<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="ahb_bridge.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="1"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="14"/>
    </file>
    <file xil_pn:name="cm0_wrapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="2"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="15"/>
    </file>
    <file xil_pn:name="config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="3"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
    </file>
    <file xil_pn:name="CORTEXM0DS.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="4"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="13"/>
    </file>
    <file xil_pn:name="cortexm0ds_logic.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="5"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="11"/>
    </file>
    <file xil_pn:name="data_swapper.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="6"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="10"/>
    </file>
    <file xil_pn:name="detectorbus.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="7"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="12"/>
    </file>
    <file xil_pn:name="state_machine.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="8"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="9"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/acache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="19"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbdma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="20"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbdpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="21"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbjtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="22"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbjtag_bsd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="23"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="24"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="8"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbmst2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="25"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbmst_em.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="26"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbram.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="27"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="28"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbrep.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="29"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbrom.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="30"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbslv_em.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="31"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbstat.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="32"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbstat.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="33"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbtbm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="34"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbtbp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="35"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbtbs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="36"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbtrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="37"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbtrace_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="38"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbtrace_mmb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="39"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="40"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahb_mst_iface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="41"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahb_slv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="42"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ahb_tbfunct.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="43"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ambatest.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="44"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/apbps2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="45"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/apbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="46"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/apbvga.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="47"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/arith.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="48"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ata.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="49"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ata.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="50"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/atactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="51"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/atactrl_dma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="52"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/atactrl_nodma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="53"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/atahost_ahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="54"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/atahost_amba_slave.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="55"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/atahost_dma_fifo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="56"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ata_device.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="57"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ata_inf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="58"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/bscan.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="59"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/bscanregs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="60"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/bscanregsbd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="61"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="62"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/cachemem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="63"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="64"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/canmux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="65"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can_mc.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="66"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can_mc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="67"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can_mod.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="68"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can_oc.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="69"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can_oc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="70"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/can_rd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="71"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/charrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="72"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/charrom_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="73"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/cpu_disasx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="74"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="75"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dcom.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="76"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="77"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dcom_uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="78"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2buf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="79"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2sp.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="80"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2sp16a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="81"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2sp32a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="82"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2sp64a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="83"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2spa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="84"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2spax.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="85"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2spax_ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="86"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddr2spax_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="87"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrctrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="88"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="89"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrphy_wrap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="90"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrrec.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="91"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrsp.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="92"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrsp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="93"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrsp16a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="94"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrsp32a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="95"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrsp64a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="96"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ddrspa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="97"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/delay_wire.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="98"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/div32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="99"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dmactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="100"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dsu3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="101"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/dsu3x.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="102"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/edcl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="103"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ethernet_mac.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="104"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gptimer.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="105"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gptimer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="106"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gr1553b.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="107"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gr1553b_2.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="108"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gr1553b_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="109"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gracectrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="110"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/gracectrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="111"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grcan.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="112"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/greth.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="113"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/greth.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="114"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grethm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="115"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/greth_gbit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="116"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/greth_gbit_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="117"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/greth_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="118"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grfpushwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="119"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="120"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grfpwxsh.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="121"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grgpio.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="122"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grgpio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="123"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grgpio2.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="124"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grgpreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="125"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grlfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="126"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grspw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="127"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grspw2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="128"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grspwm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="129"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grsysmon.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="130"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grsysmon.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="131"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grusb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="132"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grusbdc.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="133"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grusbdcsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="134"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grusbhc.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="135"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grusb_dcl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="136"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/grusb_dclsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="137"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/hs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="138"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/i2c.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="139"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/i2cmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="140"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/i2cmst_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="141"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/i2cslv.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="142"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/i2cslv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="143"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/icache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="144"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/irqmp.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="145"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/irqmp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="146"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/iu3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="147"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/jtag.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="148"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/jtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="149"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/jtag2.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="150"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/jtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="151"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/jtagtst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="152"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="153"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="154"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3cg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="155"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3ft.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="156"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3net.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="157"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3s.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="158"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/leon3sh.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="159"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/libcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="160"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/libdcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="161"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/libiu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="162"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/libjtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="163"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/libmmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="164"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/libproc3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="165"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/logan.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="166"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/memctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="167"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mfpwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="168"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/misc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="169"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="7"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="170"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmuconfig.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="171"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmuiface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="172"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmulru.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="173"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmulrue.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="174"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmutlb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="175"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmutlbcam.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="176"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmutw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="177"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmu_acache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="178"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmu_cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="179"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmu_dcache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="180"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mmu_icache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="181"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/mul32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="182"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="183"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ocidec2_amba_slave.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="184"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pci.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="185"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pci.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="186"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pciahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="187"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcidma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="188"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcilib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="189"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcipads.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="190"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="191"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="192"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb_clkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="193"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb_master.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="194"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb_master_script.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="195"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb_monitor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="196"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitb_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="197"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitrace.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="198"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pcitrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="199"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pci_mt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="200"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pci_mtf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="201"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pci_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="202"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pci_tbfunct.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="203"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="204"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/proc3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="205"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ps2.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="206"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ps2vga.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="207"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pt_pci_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="208"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pt_pci_master.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="209"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pt_pci_monitor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="210"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pt_pci_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="211"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pt_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="212"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/pwm_check.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="213"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/router.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="214"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/rstgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="215"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sdctrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="216"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sdctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="217"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sdctrl64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="218"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sdmctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="219"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="220"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spacewire.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="221"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spacewire.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="222"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spictrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="223"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spictrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="224"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spictrlx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="225"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spimctrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="226"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spimctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="227"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/spi_flash.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="228"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="229"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/sram16.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="230"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/srctrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="231"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/srctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="232"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/ssrctrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="233"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/svgactrl.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="234"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/svgactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="235"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/tbufmem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="236"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="237"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/uart1.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="238"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/uart2.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="239"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/usbsim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="240"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/wild.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="241"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/gaisler/wild2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="242"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/ahbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="243"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/amba.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="244"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/amba.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="245"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="4"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/amba_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="246"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/apbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="247"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="248"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="3"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/cpu_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="249"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/debug.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="250"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/defmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="251"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/devices.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="252"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="6"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/dma2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="253"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/dma2ahb_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="254"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/dma2ahb_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="255"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/fpudummy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="256"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/leaves.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="257"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/multlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="258"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/sparc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="259"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/sparc_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="260"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/stdio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="261"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/stdio_tb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="262"/>
      <association xil_pn:name="PostMapSimulation" xil_pn:seqID="262"/>
      <association xil_pn:name="PostRouteSimulation" xil_pn:seqID="262"/>
      <association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="262"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/stdlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="263"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="2"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/testlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="264"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/util.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="265"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/grlib/version.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="266"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/aclkout.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="267"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/actrlout.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="268"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/admout.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="269"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/adqin.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="270"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/adqout.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="271"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/adqsin.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="272"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/adqsout.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="273"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/allclkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="274"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/allddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="275"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/allmem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="276"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/allmul.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="277"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/allpads.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="278"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/alltap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="279"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/apll.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="280"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/bidir_dqs_iobuf_inst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="281"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/bidir_dq_iobuf_inst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="282"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/buffer_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="283"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkand.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="284"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkgen.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="285"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="286"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkgen_altera_mf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="287"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkgen_stratixii.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="288"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkgen_stratixiii.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="289"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkgen_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="290"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkmux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="291"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="292"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/clkpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="293"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/cpu_disas_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="294"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/cycloneiii_clkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="295"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/cycloneiii_ddr_phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="296"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddrphy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="297"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_ec.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="298"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="299"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_ireg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="300"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_oreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="301"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_phy_cycloneiii.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="302"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_phy_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="303"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_phy_stratixiii.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="304"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_phy_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="305"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ddr_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="306"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/dq_dqs_inst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="307"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/gencomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="308"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="5"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grfpw_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="309"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grgates.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="310"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grlfpw_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="311"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grspwc2_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="312"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grspwc2_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="313"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grspwc_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="314"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grspwc_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="315"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grusbhc_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="316"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grusbhc_stratixii.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="317"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/grusbhc_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="318"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/inpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="319"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/inpad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="320"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/inpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="321"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/iodpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="322"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/iopad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="323"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/iopad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="324"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/iopad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="325"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/leon4_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="326"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/lvds_combo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="327"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_altera_mf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="328"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_ec.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="329"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_eclipse.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="330"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="331"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_umc18.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="332"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="333"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/memory_virage.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="334"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/mul_61x61.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="335"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/mul_dware.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="336"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/mul_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="337"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/mul_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="338"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/nandtree.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="339"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/netcomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="340"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/odpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="341"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/outpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="342"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/outpad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="343"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/outpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="344"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/output_dqs_iobuf_inst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="345"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/pads_atc18.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="346"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/pads_umc18.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="347"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/pads_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="348"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/regfile_3p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="349"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ringosc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="350"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/scanreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="351"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/skew_outpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="352"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/spictrl_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="353"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/spictrl_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="354"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/spictrl_unisim_comb0.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="355"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/spictrl_unisim_comb1.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="356"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ssrctrl_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="357"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/ssrctrl_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="358"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/stratixii_ddr_phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="359"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncfifo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="360"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="361"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram128.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="362"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram128bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="363"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram156bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="364"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="365"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram_2p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="366"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/syncram_dp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="367"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/sysmon_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="368"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/system_monitor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="369"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/tap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="370"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/tap_altera_mf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="371"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/tap_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="372"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/tech.in.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="373"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/techbuf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="374"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/techmult.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="375"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/toutpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="376"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="N:/LAB/Embeddedsystem/Embedded_Unit_Lab/LAB2_ISE/impl_lib/techmap/toutpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="377"/>
      <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="cm0_wrapper.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation" xil_pn:seqID="388"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="AES Initial Vector spartan6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="AES Initial Vector virtex6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="AES Key (Hex String) spartan6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="AES Key (Hex String) virtex6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Add I/O Buffers" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Logic Optimization Across Hierarchy" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow SelectMAP Pins to Persist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unexpanded Blocks" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unmatched LOC Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Allow Unmatched Timing Group Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Analysis Effort Level" xil_pn:value="Standard" xil_pn:valueState="default"/>
    <property xil_pn:name="Asynchronous To Synchronous" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Auto Implementation Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatic BRAM Packing" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatically Insert glbl Module in the Netlist" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Automatically Run Generate Target PROM/ACE File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="BPI Reads Per Page" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="BPI Sync Mode" xil_pn:value="Disable" xil_pn:valueState="default"/>
    <property xil_pn:name="BRAM Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Bring Out Global Set/Reset Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Bring Out Global Tristate Net as a Port" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Bus Delimiter" xil_pn:value="&lt;>" xil_pn:valueState="default"/>
    <property xil_pn:name="Case" xil_pn:value="Maintain" xil_pn:valueState="default"/>
    <property xil_pn:name="Case Implementation Style" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Change Device Speed To" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Change Device Speed To Post Trace" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Combinatorial Logic Optimization" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile EDK Simulation Library" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile SIMPRIM (Timing) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile UNISIM (Functional) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile XilinxCoreLib (CORE Generator) Simulation Library" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Compile for HDL Debugging" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Clk (Configuration Pins)" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Done" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Init" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M0" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M1" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin M2" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Pin Program" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Rate spartan6" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Configuration Rate virtex5" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Correlate Output to Input Design" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create ASCII Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Binary Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Bit File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Create I/O Pads from Ports" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create IEEE 1532 Configuration File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create IEEE 1532 Configuration File spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Logic Allocation File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create Mask File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Create ReadBack Data Files" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Cross Clock Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Cycles for First BPI Page Read" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="DCI Update Mode" xil_pn:value="As Required" xil_pn:valueState="default"/>
    <property xil_pn:name="DSP Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Delay Values To Be Read from SDF" xil_pn:value="Setup Time" xil_pn:valueState="default"/>
    <property xil_pn:name="Device" xil_pn:value="xc6slx100" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan6" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Speed Grade/Select ABS Minimum" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Disable Detailed Package Model Insertion" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Disable JTAG Connection" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Do Not Escape Signal and Instance Names in Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Done (Output Events)" xil_pn:value="Default (4)" xil_pn:valueState="default"/>
    <property xil_pn:name="Drive Awake Pin During Suspend/Wake Sequence spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Drive Done Pin High" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable BitStream Compression" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Cyclic Redundancy Checking (CRC)" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Cyclic Redundancy Checking (CRC) spartan6" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Debugging of Serial Mode BitStream" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable External Master Clock" xil_pn:value="Disable" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable External Master Clock spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Internal Done Pipe" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Message Filtering" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Pin Wake-Up Suspend Mode spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading par spartan6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Multi-Threading par virtex5" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Outputs (Output Events)" xil_pn:value="Default (5)" xil_pn:valueState="default"/>
    <property xil_pn:name="Enable Suspend/Wake Global Set/Reset spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Bitstream spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Bitstream virtex6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Key Select spartan6" xil_pn:value="BBRAM" xil_pn:valueState="default"/>
    <property xil_pn:name="Encrypt Key Select virtex6" xil_pn:value="BBRAM" xil_pn:valueState="default"/>
    <property xil_pn:name="Equivalent Register Removal Map" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Equivalent Register Removal XST" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Essential Bits" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Evaluation Development Board" xil_pn:value="None Specified" xil_pn:valueState="default"/>
    <property xil_pn:name="Exclude Compilation of Deprecated EDK Cores" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Exclude Compilation of EDK Sub-Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Cost Tables Map" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Cost Tables Map virtex6" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Extra Effort (Highest PAR level only)" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="FPGA Start-Up Clock" xil_pn:value="CCLK" xil_pn:valueState="default"/>
    <property xil_pn:name="FSM Encoding Algorithm" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="FSM Style" xil_pn:value="LUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Fallback Reconfiguration virtex7" xil_pn:value="Disable" xil_pn:valueState="default"/>
    <property xil_pn:name="Filter Files From Compile Order" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Flatten Output Netlist" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language ArchWiz" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language Coregen" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Functional Model Target Language Schematic" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="GTS Cycle During Suspend/Wakeup Sequence spartan6" xil_pn:value="4" xil_pn:valueState="default"/>
    <property xil_pn:name="GWE Cycle During Suspend/Wakeup Sequence spartan6" xil_pn:value="5" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Architecture Only (No Entity Declaration)" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Asynchronous Delay Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Clock Region Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Constraints Interaction Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Constraints Interaction Report Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Datasheet Section" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Datasheet Section Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Detailed MAP Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Multiple Hierarchical Netlist Files" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Power Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Simulation Model" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate RTL Schematic" xil_pn:value="Yes" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate SAIF File for Power Optimization/Estimation Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Testbench File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Timegroups Section" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generate Timegroups Section Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Generics, Parameters" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization Goal" xil_pn:value="AllClockNets" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization map spartan6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Optimization map virtex5" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Set/Reset Port Name" xil_pn:value="GSR_PORT" xil_pn:valueState="default"/>
    <property xil_pn:name="Global Tristate Port Name" xil_pn:value="GTS_PORT" xil_pn:valueState="default"/>
    <property xil_pn:name="HMAC Key (Hex String)" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Hierarchy Separator" xil_pn:value="/" xil_pn:valueState="default"/>
    <property xil_pn:name="ICAP Select" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="ISim UUT Instance Name" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Ignore User Timing Constraints Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Ignore User Timing Constraints Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|cm0_wrapper|structural" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="cm0_wrapper.vhd" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/cm0_wrapper" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Include 'uselib Directive in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include SIMPRIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include UNISIM Models in Verilog File" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Include sdf_annotate task in Verilog File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Incremental Compilation" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Insert Buffers to Prevent Pulse Swallowing" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Instantiation Template Target Language Xps" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TCK" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TDI" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TDO" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG Pin TMS" xil_pn:value="Pull Up" xil_pn:valueState="default"/>
    <property xil_pn:name="JTAG to XADC Connection" xil_pn:value="Enable" xil_pn:valueState="default"/>
    <property xil_pn:name="Keep Hierarchy" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="LUT Combining Map" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="LUT Combining Xst" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Language" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Applied Goal" xil_pn:value="Balanced" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Applied Strategy" xil_pn:value="Xilinx Default (unlocked)" xil_pn:valueState="default"/>
    <property xil_pn:name="Last Unlock Status" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Launch SDK after Export" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Library for Verilog Sources" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Load glbl" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Map Slice Logic into Unused Block RAMs" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Mask Pins for Multi-Pin Wake-Up Suspend Mode spartan6" xil_pn:value="0x00" xil_pn:valueState="default"/>
    <property xil_pn:name="Max Fanout" xil_pn:value="100000" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Compression" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Number of Lines in Report" xil_pn:value="1000" xil_pn:valueState="default"/>
    <property xil_pn:name="Maximum Signal Name Length" xil_pn:value="20" xil_pn:valueState="default"/>
    <property xil_pn:name="Move First Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Move Last Flip-Flop Stage" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Insert IPROG CMD in the Bitfile spartan6" xil_pn:value="Enable" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Insert IPROG CMD in the Bitfile virtex7" xil_pn:value="Enable" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Next Configuration Mode spartan6" xil_pn:value="001" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Starting Address for Golden Configuration spartan6" xil_pn:value="0x00000000" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Starting Address for Next Configuration spartan6" xil_pn:value="0x00000000" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: Use New Mode for Next Configuration spartan6" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="MultiBoot: User-Defined Register for Failsafe Scheme spartan6" xil_pn:value="0x0000" xil_pn:valueState="default"/>
    <property xil_pn:name="Netlist Hierarchy" xil_pn:value="As Optimized" xil_pn:valueState="default"/>
    <property xil_pn:name="Netlist Translation Type" xil_pn:value="Timestamp" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Clock Buffers" xil_pn:value="16" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Paths in Error/Verbose Report" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Number of Paths in Error/Verbose Report Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Effort spartan6" xil_pn:value="Normal" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Effort virtex6" xil_pn:value="Normal" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimization Goal" xil_pn:value="Speed" xil_pn:valueState="default"/>
    <property xil_pn:name="Optimize Instantiated Primitives" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Bitgen Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Bitgen Command Line Options spartan6" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Par" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compiler Options Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Compxlib Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Map Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other NETGEN Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Ngdbuild Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Place &amp; Route Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other Simulator Commands Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other XPWR Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Other XST Command Line Options" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Output Extended Identifiers" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Output File Name" xil_pn:value="cm0_wrapper" xil_pn:valueState="default"/>
    <property xil_pn:name="Overwrite Compiled Libraries" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Pack I/O Registers into IOBs" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Pack I/O Registers/Latches into IOBs" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Package" xil_pn:value="fgg676" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Perform Advanced Analysis" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Perform Advanced Analysis Post Trace" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Perform Timing-Driven Packing and Placement" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High" xil_pn:valueState="default"/>
    <property xil_pn:name="Place And Route Mode" xil_pn:value="Normal Place and Route" xil_pn:valueState="default"/>
    <property xil_pn:name="Place MultiBoot Settings into Bitstream spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Place MultiBoot Settings into Bitstream virtex7" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Placer Effort Level Map" xil_pn:value="High" xil_pn:valueState="default"/>
    <property xil_pn:name="Placer Extra Effort Map" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Port to be used" xil_pn:value="Auto - default" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Map Simulation Model Name" xil_pn:value="cm0_wrapper_map.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Place &amp; Route Simulation Model Name" xil_pn:value="cm0_wrapper_timesim.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Synthesis Simulation Model Name" xil_pn:value="cm0_wrapper_synthesis.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Post Translate Simulation Model Name" xil_pn:value="cm0_wrapper_translate.vhd" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Down Device if Over Safe Temperature" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Map spartan6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Map virtex6" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Power Reduction Xst" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Produce Verbose Report" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Project Description" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="RAM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="RAM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="ROM Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="ROM Style" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Read Cores" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Reduce Control Sets" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Regenerate Core" xil_pn:value="Under Current Project Setting" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Balancing" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Duplication Map" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Duplication Xst" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Ordering spartan6" xil_pn:value="4" xil_pn:valueState="default"/>
    <property xil_pn:name="Register Ordering virtex6" xil_pn:value="4" xil_pn:valueState="default"/>
    <property xil_pn:name="Release Write Enable (Output Events)" xil_pn:value="Default (6)" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Design Instance in Testbench File to" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Architecture To" xil_pn:value="Structure" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Entity to" xil_pn:value="cm0_wrapper" xil_pn:valueState="default"/>
    <property xil_pn:name="Rename Top Level Module To" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Fastest Path(s) in Each Constraint Post Trace" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Paths by Endpoint" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Paths by Endpoint Post Trace" xil_pn:value="3" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Type" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Type Post Trace" xil_pn:value="Verbose Report" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Unconstrained Paths" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Report Unconstrained Paths Post Trace" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Reset On Configuration Pulse Width" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Resource Sharing" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Retain Hierarchy" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Retry Configuration if CRC Error Occurs spartan6" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Revision Select" xil_pn:value="00" xil_pn:valueState="default"/>
    <property xil_pn:name="Revision Select Tristate" xil_pn:value="Disable" xil_pn:valueState="default"/>
    <property xil_pn:name="Run Design Rules Checker (DRC)" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Map" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Par" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Run for Specified Time Translate" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="SPI 32-bit Addressing" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Safe Implementation" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Security" xil_pn:value="Enable Readback and Reconfiguration" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Translate" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="UUT" xil_pn:valueState="default"/>
    <property xil_pn:name="Set SPI Configuration Bus Width" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Set SPI Configuration Bus Width spartan6" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Setup External Master Clock Division spartan6" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Extraction" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Minimum Size spartan6" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Shift Register Minimum Size virtex6" xil_pn:value="2" xil_pn:valueState="default"/>
    <property xil_pn:name="Show All Models" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Model Target" xil_pn:value="VHDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time ISim" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Map" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Par" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulation Run Time Translate" xil_pn:value="1000 ns" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Slice Utilization Ratio" xil_pn:value="100" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify 'define Macro Name and Value" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Behavioral" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Map" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Route" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Specify Top Level Instance Names Post-Translate" xil_pn:value="Default" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-3" xil_pn:valueState="default"/>
    <property xil_pn:name="Starting Address for Fallback Configuration virtex7" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="Starting Placer Cost Table (1-100)" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Starting Placer Cost Table (1-100) Map spartan6" xil_pn:value="1" xil_pn:valueState="default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Target Simulator" xil_pn:value="Please Specify" xil_pn:valueState="default"/>
    <property xil_pn:name="Target UCF File Name" xil_pn:value="cm0_wrapper.ucf" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Timing Mode Map" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
    <property xil_pn:name="Timing Mode Par" xil_pn:value="Performance Evaluation" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Module Name in Output Netlist" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Trim Unconnected Signals" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Tristate On Configuration Pulse Width" xil_pn:value="0" xil_pn:valueState="default"/>
    <property xil_pn:name="Unused IOB Pins" xil_pn:value="Pull Down" xil_pn:valueState="default"/>
    <property xil_pn:name="Use 64-bit PlanAhead on 64-bit Systems" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Clock Enable" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Route" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Project File Post-Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Behavioral" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Simulation Command File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Behav" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Map" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Par" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Custom Waveform Configuration File Translate" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use DSP Block" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use DSP Block spartan6" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use LOC Constraints" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="Use RLOC Constraints" xil_pn:value="Yes" xil_pn:valueState="default"/>
    <property xil_pn:name="Use SPI Falling Edge" xil_pn:value="No" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Smart Guide" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synchronous Reset" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synchronous Set" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Use Synthesis Constraints File" xil_pn:value="true" xil_pn:valueState="default"/>
    <property xil_pn:name="User Access Register Value" xil_pn:value="None" xil_pn:valueState="default"/>
    <property xil_pn:name="User Browsed Strategy Files" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="UserID Code (8 Digit Hexadecimal)" xil_pn:value="0xFFFFFFFF" xil_pn:valueState="default"/>
    <property xil_pn:name="VCCAUX Voltage Level spartan6" xil_pn:value="2.5V" xil_pn:valueState="default"/>
    <property xil_pn:name="VHDL Source Analysis Standard" xil_pn:value="VHDL-93" xil_pn:valueState="default"/>
    <property xil_pn:name="Value Range Check" xil_pn:value="false" xil_pn:valueState="default"/>
    <property xil_pn:name="Verilog Macros" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="Wait for DCI Match (Output Events) virtex5" xil_pn:value="Auto" xil_pn:valueState="default"/>
    <property xil_pn:name="Wait for DCM and PLL Lock (Output Events) spartan6" xil_pn:value="Default (NoWait)" xil_pn:valueState="default"/>
    <property xil_pn:name="Wait for PLL Lock (Output Events) virtex6" xil_pn:value="No Wait" xil_pn:valueState="default"/>
    <property xil_pn:name="Wakeup Clock spartan6" xil_pn:value="Startup Clock" xil_pn:valueState="default"/>
    <property xil_pn:name="Watchdog Timer Mode 7-series" xil_pn:value="Off" xil_pn:valueState="default"/>
    <property xil_pn:name="Watchdog Timer Value 7-series" xil_pn:value="0x00000000" xil_pn:valueState="default"/>
    <property xil_pn:name="Watchdog Timer Value spartan6" xil_pn:value="0xFFFF" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <property xil_pn:name="Write Timing Constraints" xil_pn:value="false" xil_pn:valueState="default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="ahb_bridge_m0_Lab_main" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan6" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_FPGAConfiguration" xil_pn:value="FPGAConfiguration" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostMapSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostSynthSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PostXlateSimTop" xil_pn:value="" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_PreSynthesis" xil_pn:value="PreSynthesis" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2022-10-26T16:42:28" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="E81B3767624F4A7C9244607B4179F0A0" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries>
    <library xil_pn:name="gaisler"/>
    <library xil_pn:name="grlib"/>
    <library xil_pn:name="techmap"/>
  </libraries>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
