{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542365791032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542365791039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 11:56:30 2018 " "Processing started: Fri Nov 16 11:56:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542365791039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542365791039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pruebaI2C_Read -c pruebaI2C_Read " "Command: quartus_sta pruebaI2C_Read -c pruebaI2C_Read" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542365791039 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1542365791411 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1542365792441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542365792441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365792489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365792489 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1542365792977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pruebaI2C_Read.sdc " "Synopsys Design Constraints File file not found: 'pruebaI2C_Read.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542365793014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365793014 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50 " "create_clock -period 1.000 -name FPGA_CLK1_50 FPGA_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542365793014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C_Read:inst1\|clk200k masterI2C_Read:inst1\|clk200k " "create_clock -period 1.000 -name masterI2C_Read:inst1\|clk200k masterI2C_Read:inst1\|clk200k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542365793014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C_Read:inst1\|clk100k masterI2C_Read:inst1\|clk100k " "create_clock -period 1.000 -name masterI2C_Read:inst1\|clk100k masterI2C_Read:inst1\|clk100k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542365793014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name masterI2C_Read:inst1\|ep.e0 masterI2C_Read:inst1\|ep.e0 " "create_clock -period 1.000 -name masterI2C_Read:inst1\|ep.e0 masterI2C_Read:inst1\|ep.e0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542365793014 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542365793014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542365793015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542365793017 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542365793017 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1542365793036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542365793057 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542365793057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.304 " "Worst-case setup slack is -5.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.304             -41.753 masterI2C_Read:inst1\|clk200k  " "   -5.304             -41.753 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.412            -111.516 FPGA_CLK1_50  " "   -4.412            -111.516 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.589              -2.589 masterI2C_Read:inst1\|ep.e0  " "   -2.589              -2.589 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365793062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.895 " "Worst-case hold slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -5.209 FPGA_CLK1_50  " "   -0.895              -5.209 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 masterI2C_Read:inst1\|clk200k  " "    0.256               0.000 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 masterI2C_Read:inst1\|ep.e0  " "    0.613               0.000 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365793068 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365793073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365793077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.645 " "Worst-case minimum pulse width slack is -0.645" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.645             -26.272 FPGA_CLK1_50  " "   -0.645             -26.272 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.355 masterI2C_Read:inst1\|clk200k  " "   -0.538              -8.355 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.776 masterI2C_Read:inst1\|clk100k  " "   -0.538              -0.776 masterI2C_Read:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.776 masterI2C_Read:inst1\|ep.e0  " "   -0.538              -0.776 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365793082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365793082 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1542365793099 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542365793134 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542365794335 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542365794439 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542365794447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542365794447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.569 " "Worst-case setup slack is -5.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.569             -44.060 masterI2C_Read:inst1\|clk200k  " "   -5.569             -44.060 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.908             -98.267 FPGA_CLK1_50  " "   -3.908             -98.267 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.541              -2.541 masterI2C_Read:inst1\|ep.e0  " "   -2.541              -2.541 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365794451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.324 " "Worst-case hold slack is -1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -7.668 FPGA_CLK1_50  " "   -1.324              -7.668 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 masterI2C_Read:inst1\|clk200k  " "    0.251               0.000 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524               0.000 masterI2C_Read:inst1\|ep.e0  " "    0.524               0.000 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365794456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365794460 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365794465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.583 " "Worst-case minimum pulse width slack is -0.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.583             -28.015 FPGA_CLK1_50  " "   -0.583             -28.015 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -8.201 masterI2C_Read:inst1\|clk200k  " "   -0.538              -8.201 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.772 masterI2C_Read:inst1\|ep.e0  " "   -0.538              -0.772 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.770 masterI2C_Read:inst1\|clk100k  " "   -0.538              -0.770 masterI2C_Read:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365794469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365794469 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1542365794483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542365794699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542365795155 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542365795214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542365795216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542365795216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.407 " "Worst-case setup slack is -3.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.407             -73.006 FPGA_CLK1_50  " "   -3.407             -73.006 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.474             -18.608 masterI2C_Read:inst1\|clk200k  " "   -2.474             -18.608 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174              -1.174 masterI2C_Read:inst1\|ep.e0  " "   -1.174              -1.174 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365795221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.619 " "Worst-case hold slack is -0.619" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -3.840 FPGA_CLK1_50  " "   -0.619              -3.840 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 masterI2C_Read:inst1\|ep.e0  " "    0.028               0.000 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 masterI2C_Read:inst1\|clk200k  " "    0.088               0.000 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365795227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365795231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365795236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.546 " "Worst-case minimum pulse width slack is -0.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.546              -3.520 FPGA_CLK1_50  " "   -0.546              -3.520 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 masterI2C_Read:inst1\|clk200k  " "    0.018               0.000 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 masterI2C_Read:inst1\|ep.e0  " "    0.123               0.000 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 masterI2C_Read:inst1\|clk100k  " "    0.130               0.000 masterI2C_Read:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365795240 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1542365795254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542365795391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542365795393 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542365795393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.426 " "Worst-case setup slack is -2.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.426             -49.820 FPGA_CLK1_50  " "   -2.426             -49.820 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.260             -17.255 masterI2C_Read:inst1\|clk200k  " "   -2.260             -17.255 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.004              -1.004 masterI2C_Read:inst1\|ep.e0  " "   -1.004              -1.004 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365795398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.800 " "Worst-case hold slack is -0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.800              -5.490 FPGA_CLK1_50  " "   -0.800              -5.490 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.067              -0.067 masterI2C_Read:inst1\|ep.e0  " "   -0.067              -0.067 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 masterI2C_Read:inst1\|clk200k  " "    0.007               0.000 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365795405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365795410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542365795415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.486 " "Worst-case minimum pulse width slack is -0.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.486              -3.382 FPGA_CLK1_50  " "   -0.486              -3.382 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 masterI2C_Read:inst1\|clk200k  " "    0.065               0.000 masterI2C_Read:inst1\|clk200k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 masterI2C_Read:inst1\|clk100k  " "    0.117               0.000 masterI2C_Read:inst1\|clk100k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 masterI2C_Read:inst1\|ep.e0  " "    0.124               0.000 masterI2C_Read:inst1\|ep.e0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542365795420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542365795420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542365796589 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542365796589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542365796665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 11:56:36 2018 " "Processing ended: Fri Nov 16 11:56:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542365796665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542365796665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542365796665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542365796665 ""}
