$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Fri Jul 18 12:58:17 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ULA_1bit_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var reg 1 $ ENA $end
$var reg 1 % ENB $end
$var reg 1 & F0 $end
$var reg 1 ' F1 $end
$var reg 1 ( INVA $end
$var wire 1 ) COUT $end
$var wire 1 * S $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 B~combout $end
$var wire 1 3 ENB~combout $end
$var wire 1 4 CIN~combout $end
$var wire 1 5 INVA~combout $end
$var wire 1 6 A~combout $end
$var wire 1 7 ENA~combout $end
$var wire 1 8 inst5~combout $end
$var wire 1 9 inst|inst2~0_combout $end
$var wire 1 : F1~combout $end
$var wire 1 ; inst4~combout $end
$var wire 1 < F0~combout $end
$var wire 1 = inst15~0_combout $end
$var wire 1 > inst15~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
0'
0(
x)
x*
x+
0,
1-
x.
1/
10
11
12
03
04
05
16
07
x8
x9
0:
x;
0<
x=
x>
$end
#804
08
#1208
09
#1211
0=
#5105
0)
#5168
0;
#5206
0>
#8318
0*
#100000
1%
0+
#100852
13
#106020
1;
#200000
1$
0%
1+
#200852
03
#200989
17
#201793
18
#202197
19
#202200
1=
#202593
1>
#205705
1*
#206020
0;
#206094
1)
#206295
09
#206688
0>
#209800
0*
#210192
0)
#300000
1%
0+
#300852
13
#306020
1;
#306295
19
#306688
1>
#309800
1*
#310192
1)
#400000
1(
0$
0%
1+
#400852
03
#400979
15
#400989
07
#406020
0;
#406295
09
#406688
0>
#409800
0*
#410192
0)
#500000
1%
0+
#500852
13
#506020
1;
#506295
19
#506688
1>
#509800
1*
#510192
1)
#600000
1$
0%
1+
#600852
03
#600989
17
#601793
08
#602197
09
#602200
0=
#602593
0>
#605705
0*
#606020
0;
#606094
0)
#700000
1%
0+
#700852
13
#706020
1;
#800000
