 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon May 13 22:31:07 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.40 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.31       0.71 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q[0] (dffr_s_SIZE1_0)
                                                          0.00       0.71 r
  fpu_in/fpu_in_ctl/U110/Y (INVX0_RVT)                    0.14 *     0.84 f
  fpu_in/fpu_in_ctl/U109/Y (NOR3X0_RVT)                   0.17 *     1.01 r
  fpu_in/fpu_in_ctl/U108/Y (AND4X1_RVT)                   0.24 *     1.25 r
  fpu_in/fpu_in_ctl/U106/Y (NAND3X0_RVT)                  0.12 *     1.37 f
  fpu_in/fpu_in_ctl/U50/Y (INVX0_RVT)                     0.08 *     1.45 r
  fpu_in/fpu_in_ctl/U6/Y (NAND3X0_RVT)                    0.20 *     1.65 f
  fpu_in/fpu_in_ctl/inq_wraddr[3] (fpu_in_ctl)            0.00       1.65 f
  fpu_in/inq_wraddr[3] (fpu_in)                           0.00       1.65 f
  U74/Y (INVX1_RVT)                                       0.71 *     2.36 r
  fpu_in/IN16 (fpu_in)                                    0.00       2.36 r
  fpu_in/fpu_in_ctl/IN16 (fpu_in_ctl)                     0.00       2.36 r
  fpu_in/fpu_in_ctl/U39/Y (AND3X1_RVT)                    0.11 *     2.47 r
  fpu_in/fpu_in_ctl/U42/Y (AO21X1_RVT)                    0.10 *     2.58 r
  fpu_in/fpu_in_ctl/U168/Y (OA21X1_RVT)                   0.09 *     2.67 r
  fpu_in/fpu_in_ctl/U55/Y (INVX0_RVT)                     0.16 *     2.83 f
  fpu_in/fpu_in_ctl/U2/Y (NOR4X1_RVT)                     0.19 *     3.02 r
  fpu_in/fpu_in_ctl/fdiv_clken_l (fpu_in_ctl)             0.00       3.02 r
  fpu_in/fdiv_clken_l (fpu_in)                            0.00       3.02 r
  fpu_rptr_groups/fdiv_clken_l (fpu_rptr_groups)          0.00       3.02 r
  fpu_rptr_groups/i_fdiv_clken_l_buf1/in[2] (fpu_bufrpt_grp4_3)
                                                          0.00       3.02 r
  fpu_rptr_groups/i_fdiv_clken_l_buf1/out[2] (fpu_bufrpt_grp4_3)
                                                          0.00       3.02 r
  fpu_rptr_groups/fdiv_clken_l_div_frac_buf1 (fpu_rptr_groups)
                                                          0.00       3.02 r
  fpu_div/fdiv_clken_l (fpu_div)                          0.00       3.02 r
  fpu_div/fpu_div_frac_dp/fdiv_clken_l (fpu_div_frac_dp)
                                                          0.00       3.02 r
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/enb_l (clken_buf_4)
                                                          0.00       3.02 r
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/U2/Y (NAND2X0_RVT)
                                                          0.05 *     3.07 f
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     3.07 f
  data arrival time                                                  3.07

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_div/fpu_div_frac_dp/ckbuf_div_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.28

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         9.92   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.40 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.31       0.71 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q[0] (dffr_s_SIZE1_0)
                                                          0.00       0.71 r
  fpu_in/fpu_in_ctl/U110/Y (INVX0_RVT)                    0.14 *     0.84 f
  fpu_in/fpu_in_ctl/U109/Y (NOR3X0_RVT)                   0.17 *     1.01 r
  fpu_in/fpu_in_ctl/U108/Y (AND4X1_RVT)                   0.24 *     1.25 r
  fpu_in/fpu_in_ctl/U106/Y (NAND3X0_RVT)                  0.12 *     1.37 f
  fpu_in/fpu_in_ctl/U50/Y (INVX0_RVT)                     0.08 *     1.45 r
  fpu_in/fpu_in_ctl/U6/Y (NAND3X0_RVT)                    0.20 *     1.65 f
  fpu_in/fpu_in_ctl/inq_wraddr[3] (fpu_in_ctl)            0.00       1.65 f
  fpu_in/inq_wraddr[3] (fpu_in)                           0.00       1.65 f
  U74/Y (INVX1_RVT)                                       0.71 *     2.36 r
  fpu_in/IN16 (fpu_in)                                    0.00       2.36 r
  fpu_in/fpu_in_ctl/IN16 (fpu_in_ctl)                     0.00       2.36 r
  fpu_in/fpu_in_ctl/U39/Y (AND3X1_RVT)                    0.11 *     2.47 r
  fpu_in/fpu_in_ctl/U42/Y (AO21X1_RVT)                    0.10 *     2.58 r
  fpu_in/fpu_in_ctl/U168/Y (OA21X1_RVT)                   0.09 *     2.67 r
  fpu_in/fpu_in_ctl/U55/Y (INVX0_RVT)                     0.16 *     2.83 f
  fpu_in/fpu_in_ctl/U2/Y (NOR4X1_RVT)                     0.19 *     3.02 r
  fpu_in/fpu_in_ctl/fdiv_clken_l (fpu_in_ctl)             0.00       3.02 r
  fpu_in/fdiv_clken_l (fpu_in)                            0.00       3.02 r
  fpu_rptr_groups/fdiv_clken_l (fpu_rptr_groups)          0.00       3.02 r
  fpu_rptr_groups/i_fdiv_clken_l_buf1/in[3] (fpu_bufrpt_grp4_3)
                                                          0.00       3.02 r
  fpu_rptr_groups/i_fdiv_clken_l_buf1/out[3] (fpu_bufrpt_grp4_3)
                                                          0.00       3.02 r
  fpu_rptr_groups/fdiv_clken_l_div_exp_buf1 (fpu_rptr_groups)
                                                          0.00       3.02 r
  fpu_div/fdiv_clken_l_div_exp_buf1 (fpu_div)             0.00       3.02 r
  fpu_div/fpu_div_exp_dp/fdiv_clken_l (fpu_div_exp_dp)
                                                          0.00       3.02 r
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/enb_l (clken_buf_5)
                                                          0.00       3.02 r
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/U2/Y (NAND2X0_RVT)
                                                          0.05 *     3.07 f
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     3.07 f
  data arrival time                                                  3.07

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_div/fpu_div_exp_dp/ckbuf_div_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        7.28

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         9.92   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.40 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.31       0.71 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q[0] (dffr_s_SIZE1_0)
                                                          0.00       0.71 r
  fpu_in/fpu_in_ctl/U110/Y (INVX0_RVT)                    0.14 *     0.84 f
  fpu_in/fpu_in_ctl/U109/Y (NOR3X0_RVT)                   0.17 *     1.01 r
  fpu_in/fpu_in_ctl/U108/Y (AND4X1_RVT)                   0.24 *     1.25 r
  fpu_in/fpu_in_ctl/U106/Y (NAND3X0_RVT)                  0.12 *     1.37 f
  fpu_in/fpu_in_ctl/U50/Y (INVX0_RVT)                     0.08 *     1.45 r
  fpu_in/fpu_in_ctl/U6/Y (NAND3X0_RVT)                    0.20 *     1.65 f
  fpu_in/fpu_in_ctl/inq_wraddr[3] (fpu_in_ctl)            0.00       1.65 f
  fpu_in/inq_wraddr[3] (fpu_in)                           0.00       1.65 f
  U74/Y (INVX1_RVT)                                       0.71 *     2.36 r
  fpu_in/IN16 (fpu_in)                                    0.00       2.36 r
  fpu_in/fpu_in_ctl/IN16 (fpu_in_ctl)                     0.00       2.36 r
  fpu_in/fpu_in_ctl/U39/Y (AND3X1_RVT)                    0.11 *     2.47 r
  fpu_in/fpu_in_ctl/U42/Y (AO21X1_RVT)                    0.10 *     2.58 r
  fpu_in/fpu_in_ctl/U178/Y (AO22X1_RVT)                   0.20 *     2.78 r
  fpu_in/fpu_in_ctl/U3/Y (NOR4X1_RVT)                     0.18 *     2.95 f
  fpu_in/fpu_in_ctl/fmul_clken_l (fpu_in_ctl)             0.00       2.95 f
  fpu_in/fmul_clken_l (fpu_in)                            0.00       2.95 f
  fpu_mul/fmul_clken_l (fpu_mul)                          0.00       2.95 f
  fpu_mul/fpu_mul_frac_dp/fmul_clken_l (fpu_mul_frac_dp)
                                                          0.00       2.95 f
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/enb_l (clken_buf_8)
                                                          0.00       2.95 f
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/U2/Y (NAND2X0_RVT)
                                                          0.07 *     3.03 r
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     3.03 r
  data arrival time                                                  3.03

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/ckbuf_mul_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        7.32

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.04   
  --------------------------------------------------------------
  max time borrow                                         9.96   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.40 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.31       0.71 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q[0] (dffr_s_SIZE1_0)
                                                          0.00       0.71 r
  fpu_in/fpu_in_ctl/U110/Y (INVX0_RVT)                    0.14 *     0.84 f
  fpu_in/fpu_in_ctl/U109/Y (NOR3X0_RVT)                   0.17 *     1.01 r
  fpu_in/fpu_in_ctl/U108/Y (AND4X1_RVT)                   0.24 *     1.25 r
  fpu_in/fpu_in_ctl/U106/Y (NAND3X0_RVT)                  0.12 *     1.37 f
  fpu_in/fpu_in_ctl/U50/Y (INVX0_RVT)                     0.08 *     1.45 r
  fpu_in/fpu_in_ctl/U6/Y (NAND3X0_RVT)                    0.20 *     1.65 f
  fpu_in/fpu_in_ctl/inq_wraddr[3] (fpu_in_ctl)            0.00       1.65 f
  fpu_in/inq_wraddr[3] (fpu_in)                           0.00       1.65 f
  U74/Y (INVX1_RVT)                                       0.71 *     2.36 r
  fpu_in/IN16 (fpu_in)                                    0.00       2.36 r
  fpu_in/fpu_in_ctl/IN16 (fpu_in_ctl)                     0.00       2.36 r
  fpu_in/fpu_in_ctl/U39/Y (AND3X1_RVT)                    0.11 *     2.47 r
  fpu_in/fpu_in_ctl/U42/Y (AO21X1_RVT)                    0.10 *     2.58 r
  fpu_in/fpu_in_ctl/U178/Y (AO22X1_RVT)                   0.20 *     2.78 r
  fpu_in/fpu_in_ctl/U3/Y (NOR4X1_RVT)                     0.18 *     2.95 f
  fpu_in/fpu_in_ctl/fmul_clken_l (fpu_in_ctl)             0.00       2.95 f
  fpu_in/fmul_clken_l (fpu_in)                            0.00       2.95 f
  fpu_rptr_groups/fmul_clken_l (fpu_rptr_groups)          0.00       2.95 f
  fpu_rptr_groups/i_inq_id_mul_buf1/in[25] (fpu_bufrpt_grp32_2)
                                                          0.00       2.95 f
  fpu_rptr_groups/i_inq_id_mul_buf1/out[25] (fpu_bufrpt_grp32_2)
                                                          0.00       2.95 f
  fpu_rptr_groups/fmul_clken_l_buf1 (fpu_rptr_groups)     0.00       2.95 f
  fpu_mul/fmul_clken_l_buf1 (fpu_mul)                     0.00       2.95 f
  fpu_mul/fpu_mul_exp_dp/fmul_clken_l (fpu_mul_exp_dp)
                                                          0.00       2.95 f
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/enb_l (clken_buf_9)
                                                          0.00       2.95 f
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/U2/Y (NAND2X0_RVT)
                                                          0.07 *     3.02 r
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     3.02 r
  data arrival time                                                  3.02

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_exp_dp/ckbuf_mul_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -3.02
  --------------------------------------------------------------------------
  slack (MET)                                                        7.33

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.04   
  --------------------------------------------------------------
  max time borrow                                         9.96   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.40 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.31       0.71 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q[0] (dffr_s_SIZE1_0)
                                                          0.00       0.71 r
  fpu_in/fpu_in_ctl/U110/Y (INVX0_RVT)                    0.14 *     0.84 f
  fpu_in/fpu_in_ctl/U109/Y (NOR3X0_RVT)                   0.17 *     1.01 r
  fpu_in/fpu_in_ctl/U108/Y (AND4X1_RVT)                   0.24 *     1.25 r
  fpu_in/fpu_in_ctl/U106/Y (NAND3X0_RVT)                  0.12 *     1.37 f
  fpu_in/fpu_in_ctl/U50/Y (INVX0_RVT)                     0.08 *     1.45 r
  fpu_in/fpu_in_ctl/U6/Y (NAND3X0_RVT)                    0.20 *     1.65 f
  fpu_in/fpu_in_ctl/inq_wraddr[3] (fpu_in_ctl)            0.00       1.65 f
  fpu_in/inq_wraddr[3] (fpu_in)                           0.00       1.65 f
  U74/Y (INVX1_RVT)                                       0.71 *     2.36 r
  fpu_in/IN16 (fpu_in)                                    0.00       2.36 r
  fpu_in/fpu_in_ctl/IN16 (fpu_in_ctl)                     0.00       2.36 r
  fpu_in/fpu_in_ctl/U39/Y (AND3X1_RVT)                    0.11 *     2.47 r
  fpu_in/fpu_in_ctl/U42/Y (AO21X1_RVT)                    0.10 *     2.58 r
  fpu_in/fpu_in_ctl/U53/Y (INVX0_RVT)                     0.05 *     2.63 f
  fpu_in/fpu_in_ctl/U130/Y (AO22X1_RVT)                   0.09 *     2.72 f
  fpu_in/fpu_in_ctl/U4/Y (NOR4X1_RVT)                     0.11 *     2.83 r
  fpu_in/fpu_in_ctl/fadd_clken_l (fpu_in_ctl)             0.00       2.83 r
  fpu_in/fadd_clken_l (fpu_in)                            0.00       2.83 r
  fpu_add/fadd_clken_l (fpu_add)                          0.00       2.83 r
  fpu_add/fpu_add_exp_dp/fadd_clken_l (fpu_add_exp_dp)
                                                          0.00       2.83 r
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/enb_l (clken_buf_11)
                                                          0.00       2.83 r
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/U2/Y (NAND2X0_RVT)
                                                          0.06 *     2.89 f
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.89 f
  data arrival time                                                  2.89

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/ckbuf_add_exp_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                        7.46

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         9.91   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/CLK (SDFFSSRX1_RVT)
                                                          0.00       0.40 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q_reg[0]/Q (SDFFSSRX1_RVT)
                                                          0.31       0.71 r
  fpu_in/fpu_in_ctl/i_fp_data_rdy/q[0] (dffr_s_SIZE1_0)
                                                          0.00       0.71 r
  fpu_in/fpu_in_ctl/U110/Y (INVX0_RVT)                    0.14 *     0.84 f
  fpu_in/fpu_in_ctl/U109/Y (NOR3X0_RVT)                   0.17 *     1.01 r
  fpu_in/fpu_in_ctl/U108/Y (AND4X1_RVT)                   0.24 *     1.25 r
  fpu_in/fpu_in_ctl/U106/Y (NAND3X0_RVT)                  0.12 *     1.37 f
  fpu_in/fpu_in_ctl/U50/Y (INVX0_RVT)                     0.08 *     1.45 r
  fpu_in/fpu_in_ctl/U6/Y (NAND3X0_RVT)                    0.20 *     1.65 f
  fpu_in/fpu_in_ctl/inq_wraddr[3] (fpu_in_ctl)            0.00       1.65 f
  fpu_in/inq_wraddr[3] (fpu_in)                           0.00       1.65 f
  U74/Y (INVX1_RVT)                                       0.71 *     2.36 r
  fpu_in/IN16 (fpu_in)                                    0.00       2.36 r
  fpu_in/fpu_in_ctl/IN16 (fpu_in_ctl)                     0.00       2.36 r
  fpu_in/fpu_in_ctl/U39/Y (AND3X1_RVT)                    0.11 *     2.47 r
  fpu_in/fpu_in_ctl/U42/Y (AO21X1_RVT)                    0.10 *     2.58 r
  fpu_in/fpu_in_ctl/U53/Y (INVX0_RVT)                     0.05 *     2.63 f
  fpu_in/fpu_in_ctl/U130/Y (AO22X1_RVT)                   0.09 *     2.72 f
  fpu_in/fpu_in_ctl/U4/Y (NOR4X1_RVT)                     0.11 *     2.83 r
  fpu_in/fpu_in_ctl/fadd_clken_l (fpu_in_ctl)             0.00       2.83 r
  fpu_in/fadd_clken_l (fpu_in)                            0.00       2.83 r
  fpu_add/fadd_clken_l (fpu_add)                          0.00       2.83 r
  fpu_add/fpu_add_frac_dp/fadd_clken_l (fpu_add_frac_dp)
                                                          0.00       2.83 r
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/enb_l (clken_buf_10)
                                                          0.00       2.83 r
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/U2/Y (NAND2X0_RVT)
                                                          0.04 *     2.87 f
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.87 f
  data arrival time                                                  2.87

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/ckbuf_add_frac_dp/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -2.87
  --------------------------------------------------------------------------
  slack (MET)                                                        7.48

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.08   
  --------------------------------------------------------------
  max time borrow                                         9.92   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q[2] (dffre_s_SIZE3_3)
                                                          0.00       0.59 r
  fpu_mul/fpu_mul_ctl/U110/Y (INVX0_RVT)                  0.06 *     0.65 f
  fpu_mul/fpu_mul_ctl/U182/Y (NOR2X0_RVT)                 0.33 *     0.98 r
  fpu_mul/fpu_mul_ctl/m6stg_step (fpu_mul_ctl)            0.00       0.98 r
  fpu_mul/U10/Y (INVX1_RVT)                               0.73 *     1.71 f
  fpu_mul/i_m4stg_frac/mul_step (mul64)                   0.00       1.71 f
  fpu_mul/i_m4stg_frac/U294/Y (NAND2X0_RVT)               0.22 *     1.93 r
  fpu_mul/i_m4stg_frac/ckbuf_1/enb_l (clken_buf_6)        0.00       1.93 r
  fpu_mul/i_m4stg_frac/ckbuf_1/U2/Y (NAND2X0_RVT)         0.12 *     2.05 f
  fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.05 f
  data arrival time                                                  2.05

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/ckbuf_1/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        8.30

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.10   
  --------------------------------------------------------------
  max time borrow                                         9.90   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/Q (DFFX1_RVT)
                                                          0.19       0.59 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q[2] (dffre_s_SIZE3_3)
                                                          0.00       0.59 r
  fpu_mul/fpu_mul_ctl/U110/Y (INVX0_RVT)                  0.06 *     0.65 f
  fpu_mul/fpu_mul_ctl/U182/Y (NOR2X0_RVT)                 0.33 *     0.98 r
  fpu_mul/fpu_mul_ctl/m6stg_step (fpu_mul_ctl)            0.00       0.98 r
  fpu_mul/U10/Y (INVX1_RVT)                               0.73 *     1.71 f
  fpu_mul/i_m4stg_frac/mul_step (mul64)                   0.00       1.71 f
  fpu_mul/i_m4stg_frac/booth/mul_step (mul_booth)         0.00       1.71 f
  fpu_mul/i_m4stg_frac/booth/U14/Y (NAND2X0_RVT)          0.20 *     1.91 r
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/enb_l (clken_buf_1)
                                                          0.00       1.91 r
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/U2/Y (NAND2X0_RVT)
                                                          0.08 *     2.00 f
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     2.00 f
  data arrival time                                                  2.00

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (MET)                                                        8.35

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.09   
  --------------------------------------------------------------
  max time borrow                                         9.91   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/Q (DFFX1_RVT)
                                                          0.20       0.60 f
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q[2] (dffre_s_SIZE3_3)
                                                          0.00       0.60 f
  fpu_mul/fpu_mul_ctl/U110/Y (INVX0_RVT)                  0.07 *     0.67 r
  fpu_mul/fpu_mul_ctl/U182/Y (NOR2X0_RVT)                 0.32 *     0.98 f
  fpu_mul/fpu_mul_ctl/m6stg_step (fpu_mul_ctl)            0.00       0.98 f
  fpu_mul/i_m4stg_frac/IN0 (mul64)                        0.00       0.98 f
  fpu_mul/i_m4stg_frac/ckbuf_0/enb_l (clken_buf_7)        0.00       0.98 f
  fpu_mul/i_m4stg_frac/ckbuf_0/U2/Y (NAND2X0_RVT)         0.18 *     1.16 r
  fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     1.16 r
  data arrival time                                                  1.16

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/ckbuf_0/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        9.19

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                         9.94   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q_reg[2]/Q (DFFX1_RVT)
                                                          0.20       0.60 f
  fpu_mul/fpu_mul_ctl/i_m6stg_opdec/q[2] (dffre_s_SIZE3_3)
                                                          0.00       0.60 f
  fpu_mul/fpu_mul_ctl/U110/Y (INVX0_RVT)                  0.07 *     0.67 r
  fpu_mul/fpu_mul_ctl/U182/Y (NOR2X0_RVT)                 0.32 *     0.98 f
  fpu_mul/fpu_mul_ctl/m6stg_step (fpu_mul_ctl)            0.00       0.98 f
  fpu_mul/i_m4stg_frac/IN1 (mul64)                        0.00       0.98 f
  fpu_mul/i_m4stg_frac/booth/IN9 (mul_booth)              0.00       0.98 f
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/enb_l (clken_buf_2)
                                                          0.00       0.98 f
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/U2/Y (NAND2X0_RVT)
                                                          0.17 *     1.16 r
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/D (LATCHX1_RVT)
                                                          0.00 *     1.16 r
  data arrival time                                                  1.16

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        9.19

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.06   
  --------------------------------------------------------------
  max time borrow                                         9.94   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/dbginit_repeater/repeater/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: cluster_header/I0/dbginit_repeater/lockup/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/CLK (SDFFASRSX1_RVT)
                                                          0.00       0.40 r
  cluster_header/I0/dbginit_repeater/repeater/i0/q_reg/Q (SDFFASRSX1_RVT)
                                                          0.30       0.70 f
  cluster_header/I0/dbginit_repeater/repeater/i0/U4/Y (OR2X1_RVT)
                                                          0.08 *     0.78 f
  cluster_header/I0/dbginit_repeater/repeater/i0/so (zsoffasr_prim_2)
                                                          0.00       0.78 f
  cluster_header/I0/dbginit_repeater/repeater/so (bw_u1_soffasr_2x_2)
                                                          0.00       0.78 f
  cluster_header/I0/dbginit_repeater/lockup/sd (bw_u1_scanl_2x_1)
                                                          0.00       0.78 f
  cluster_header/I0/dbginit_repeater/lockup/U2/Y (INVX1_RVT)
                                                          0.03 *     0.81 r
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.81 r
  data arrival time                                                  0.81

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         9.98   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/rst_repeater/repeater/i0/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: cluster_header/I0/rst_repeater/lockup/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  cluster_header/I0/rst_repeater/repeater/i0/q_reg/CLK (SDFFASRX2_RVT)
                                                          0.00       0.40 r
  cluster_header/I0/rst_repeater/repeater/i0/q_reg/Q (SDFFASRX2_RVT)
                                                          0.29       0.69 f
  cluster_header/I0/rst_repeater/repeater/i0/U5/Y (OR2X1_RVT)
                                                          0.08 *     0.77 f
  cluster_header/I0/rst_repeater/repeater/i0/so (zsoffasr_prim_0)
                                                          0.00       0.77 f
  cluster_header/I0/rst_repeater/repeater/so (bw_u1_soffasr_2x_0)
                                                          0.00       0.77 f
  cluster_header/I0/rst_repeater/lockup/sd (bw_u1_scanl_2x_2)
                                                          0.00       0.77 f
  cluster_header/I0/rst_repeater/lockup/U2/Y (INVX1_RVT)
                                                          0.03 *     0.80 r
  cluster_header/I0/rst_repeater/lockup/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.80 r
  data arrival time                                                  0.80

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  cluster_header/I0/rst_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        9.55

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.02   
  --------------------------------------------------------------
  max time borrow                                         9.98   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: cluster_header/I0/dbginit_repeater/lockup/so_l_reg
              (positive level-sensitive latch clocked by ideal_clock1')
  Endpoint: cluster_header/I0/dbginit_repeater/syncff/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.40 r
  cluster_header/I0/dbginit_repeater/lockup/so_l_reg/QN (LATCHX1_RVT)
                                                          0.16      10.56 f
  cluster_header/I0/dbginit_repeater/lockup/so (bw_u1_scanl_2x_1)
                                                          0.00      10.56 f
  cluster_header/I0/dbginit_repeater/syncff/sd (bw_u1_soffasr_2x_1)
                                                          0.00      10.56 f
  cluster_header/I0/dbginit_repeater/syncff/i0/sd (zsoffasr_prim_1)
                                                          0.00      10.56 f
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/D (SDFFASRSX1_RVT)
                                                          0.00 *    10.56 f
  data arrival time                                                 10.56

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK (SDFFASRSX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.13      20.22
  data required time                                                20.22
  --------------------------------------------------------------------------
  data required time                                                20.22
  data arrival time                                                -10.56
  --------------------------------------------------------------------------
  slack (MET)                                                        9.67


  Startpoint: cluster_header/I0/rst_repeater/lockup/so_l_reg
              (positive level-sensitive latch clocked by ideal_clock1')
  Endpoint: cluster_header/I0/rst_repeater/syncff/i0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  cluster_header/I0/rst_repeater/lockup/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.40 r
  cluster_header/I0/rst_repeater/lockup/so_l_reg/QN (LATCHX1_RVT)
                                                          0.16      10.56 f
  cluster_header/I0/rst_repeater/lockup/so (bw_u1_scanl_2x_2)
                                                          0.00      10.56 f
  cluster_header/I0/rst_repeater/syncff/sd (bw_u1_soffasr_2x_3)
                                                          0.00      10.56 f
  cluster_header/I0/rst_repeater/syncff/i0/sd (zsoffasr_prim_3)
                                                          0.00      10.56 f
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/D (SDFFASRSX1_RVT)
                                                          0.00 *    10.56 f
  data arrival time                                                 10.56

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  cluster_header/I0/rst_repeater/syncff/i0/q_reg/CLK (SDFFASRSX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.13      20.22
  data required time                                                20.22
  --------------------------------------------------------------------------
  data required time                                                20.22
  data arrival time                                                -10.56
  --------------------------------------------------------------------------
  slack (MET)                                                        9.67


  Startpoint: cluster_header/I0/sync_cluster_master/q_r_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: cluster_header/I0/sync_cluster_slave/so_l_reg
            (positive level-sensitive latch clocked by ideal_clock1')
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  cluster_header/I0/sync_cluster_master/q_r_reg/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  cluster_header/I0/sync_cluster_master/q_r_reg/Q (SDFFX1_RVT)
                                                          0.19       0.59 f
  cluster_header/I0/sync_cluster_master/q (bw_u1_syncff_4x)
                                                          0.00       0.59 f
  cluster_header/I0/sync_cluster_slave/sd (bw_u1_scanl_2x_0)
                                                          0.00       0.59 f
  cluster_header/I0/sync_cluster_slave/U2/Y (INVX1_RVT)
                                                          0.04 *     0.63 r
  cluster_header/I0/sync_cluster_slave/so_l_reg/D (LATCHX1_RVT)
                                                          0.00 *     0.63 r
  data arrival time                                                  0.63

  clock ideal_clock1' (rise edge)                        10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  cluster_header/I0/sync_cluster_slave/so_l_reg/CLK (LATCHX1_RVT)
                                                          0.00      10.35 r
  time borrowed from endpoint                             0.00      10.35
  data required time                                                10.35
  --------------------------------------------------------------------------
  data required time                                                10.35
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        9.72

  Time Borrowing Information
  --------------------------------------------------------------
  ideal_clock1' nominal pulse width                      10.00   
  library setup time                                     -0.03   
  --------------------------------------------------------------
  max time borrow                                         9.97   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[71]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.59 r
  fpu_mul/i_m4stg_frac/co31_dff/q[0] (dff_s_SIZE1_29)     0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/B[0] (mul64_DW01_add_2)
                                                          0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/U1/Y (AND2X1_RVT)          0.07 *     0.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_1/CO (FADDX1_RVT)       0.10 *     0.76 r
  fpu_mul/i_m4stg_frac/add_289/U1_2/CO (FADDX1_RVT)       0.11 *     0.87 r
  fpu_mul/i_m4stg_frac/add_289/U1_3/CO (FADDX1_RVT)       0.11 *     0.98 r
  fpu_mul/i_m4stg_frac/add_289/U1_4/CO (FADDX1_RVT)       0.11 *     1.10 r
  fpu_mul/i_m4stg_frac/add_289/U1_5/CO (FADDX1_RVT)       0.11 *     1.21 r
  fpu_mul/i_m4stg_frac/add_289/U1_6/CO (FADDX1_RVT)       0.11 *     1.31 r
  fpu_mul/i_m4stg_frac/add_289/U1_7/CO (FADDX1_RVT)       0.11 *     1.42 r
  fpu_mul/i_m4stg_frac/add_289/U1_8/CO (FADDX1_RVT)       0.12 *     1.54 r
  fpu_mul/i_m4stg_frac/add_289/U1_9/CO (FADDX1_RVT)       0.12 *     1.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_10/CO (FADDX1_RVT)      0.11 *     1.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_11/CO (FADDX1_RVT)      0.11 *     1.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_12/CO (FADDX1_RVT)      0.11 *     1.99 r
  fpu_mul/i_m4stg_frac/add_289/U1_13/CO (FADDX1_RVT)      0.12 *     2.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_14/CO (FADDX1_RVT)      0.12 *     2.23 r
  fpu_mul/i_m4stg_frac/add_289/U1_15/CO (FADDX1_RVT)      0.11 *     2.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_16/CO (FADDX1_RVT)      0.11 *     2.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_17/CO (FADDX1_RVT)      0.11 *     2.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_18/CO (FADDX1_RVT)      0.11 *     2.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_19/CO (FADDX1_RVT)      0.11 *     2.77 r
  fpu_mul/i_m4stg_frac/add_289/U1_20/CO (FADDX1_RVT)      0.11 *     2.88 r
  fpu_mul/i_m4stg_frac/add_289/U1_21/CO (FADDX1_RVT)      0.12 *     3.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_22/CO (FADDX1_RVT)      0.11 *     3.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_23/CO (FADDX1_RVT)      0.11 *     3.22 r
  fpu_mul/i_m4stg_frac/add_289/U1_24/CO (FADDX1_RVT)      0.12 *     3.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_25/CO (FADDX1_RVT)      0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_26/CO (FADDX1_RVT)      0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_27/CO (FADDX1_RVT)      0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_28/CO (FADDX1_RVT)      0.11 *     3.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_29/CO (FADDX1_RVT)      0.10 *     3.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_30/CO (FADDX1_RVT)      0.11 *     4.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_31/CO (FADDX1_RVT)      0.12 *     4.12 r
  fpu_mul/i_m4stg_frac/add_289/SUM[32] (mul64_DW01_add_2)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/CI (mul64_DW01_add_1)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_0/CO (FADDX1_RVT)
                                                          0.11 *     4.23 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     4.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     4.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     4.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_4/CO (FADDX1_RVT)
                                                          0.12 *     4.67 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_5/CO (FADDX1_RVT)
                                                          0.11 *     4.78 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     4.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     5.00 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     5.11 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     5.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_10/CO (FADDX1_RVT)
                                                          0.10 *     5.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_11/CO (FADDX1_RVT)
                                                          0.10 *     5.43 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     5.54 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     5.65 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     5.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_15/CO (FADDX1_RVT)
                                                          0.12 *     5.88 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     6.09 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     6.30 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_20/CO (FADDX1_RVT)
                                                          0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     6.52 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_22/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_23/CO (FADDX1_RVT)
                                                          0.10 *     6.73 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_24/CO (FADDX1_RVT)
                                                          0.10 *     6.83 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     6.94 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_26/CO (FADDX1_RVT)
                                                          0.11 *     7.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     7.15 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_28/CO (FADDX1_RVT)
                                                          0.11 *     7.25 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     7.36 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     7.46 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     7.57 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     7.68 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     7.79 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     7.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_35/CO (FADDX1_RVT)
                                                          0.11 *     8.01 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     8.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     8.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     8.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_39/S (FADDX1_RVT)
                                                          0.31 *     8.64 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/SUM[39] (mul64_DW01_add_1)
                                                          0.00       8.64 f
  fpu_mul/i_m4stg_frac/out_dff/din[71] (dff_s_SIZE104)
                                                          0.00       8.64 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/D (SDFFX1_RVT)
                                                          0.01 *     8.65 f
  data arrival time                                                  8.65

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  fpu_mul/i_m4stg_frac/out_dff/q_reg[71]/CLK (SDFFX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.19      20.16
  data required time                                                20.16
  --------------------------------------------------------------------------
  data required time                                                20.16
  data arrival time                                                 -8.65
  --------------------------------------------------------------------------
  slack (MET)                                                       11.51


  Startpoint: fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[73]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.59 r
  fpu_mul/i_m4stg_frac/co31_dff/q[0] (dff_s_SIZE1_29)     0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/B[0] (mul64_DW01_add_2)
                                                          0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/U1/Y (AND2X1_RVT)          0.07 *     0.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_1/CO (FADDX1_RVT)       0.10 *     0.76 r
  fpu_mul/i_m4stg_frac/add_289/U1_2/CO (FADDX1_RVT)       0.11 *     0.87 r
  fpu_mul/i_m4stg_frac/add_289/U1_3/CO (FADDX1_RVT)       0.11 *     0.98 r
  fpu_mul/i_m4stg_frac/add_289/U1_4/CO (FADDX1_RVT)       0.11 *     1.10 r
  fpu_mul/i_m4stg_frac/add_289/U1_5/CO (FADDX1_RVT)       0.11 *     1.21 r
  fpu_mul/i_m4stg_frac/add_289/U1_6/CO (FADDX1_RVT)       0.11 *     1.31 r
  fpu_mul/i_m4stg_frac/add_289/U1_7/CO (FADDX1_RVT)       0.11 *     1.42 r
  fpu_mul/i_m4stg_frac/add_289/U1_8/CO (FADDX1_RVT)       0.12 *     1.54 r
  fpu_mul/i_m4stg_frac/add_289/U1_9/CO (FADDX1_RVT)       0.12 *     1.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_10/CO (FADDX1_RVT)      0.11 *     1.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_11/CO (FADDX1_RVT)      0.11 *     1.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_12/CO (FADDX1_RVT)      0.11 *     1.99 r
  fpu_mul/i_m4stg_frac/add_289/U1_13/CO (FADDX1_RVT)      0.12 *     2.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_14/CO (FADDX1_RVT)      0.12 *     2.23 r
  fpu_mul/i_m4stg_frac/add_289/U1_15/CO (FADDX1_RVT)      0.11 *     2.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_16/CO (FADDX1_RVT)      0.11 *     2.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_17/CO (FADDX1_RVT)      0.11 *     2.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_18/CO (FADDX1_RVT)      0.11 *     2.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_19/CO (FADDX1_RVT)      0.11 *     2.77 r
  fpu_mul/i_m4stg_frac/add_289/U1_20/CO (FADDX1_RVT)      0.11 *     2.88 r
  fpu_mul/i_m4stg_frac/add_289/U1_21/CO (FADDX1_RVT)      0.12 *     3.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_22/CO (FADDX1_RVT)      0.11 *     3.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_23/CO (FADDX1_RVT)      0.11 *     3.22 r
  fpu_mul/i_m4stg_frac/add_289/U1_24/CO (FADDX1_RVT)      0.12 *     3.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_25/CO (FADDX1_RVT)      0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_26/CO (FADDX1_RVT)      0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_27/CO (FADDX1_RVT)      0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_28/CO (FADDX1_RVT)      0.11 *     3.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_29/CO (FADDX1_RVT)      0.10 *     3.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_30/CO (FADDX1_RVT)      0.11 *     4.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_31/CO (FADDX1_RVT)      0.12 *     4.12 r
  fpu_mul/i_m4stg_frac/add_289/SUM[32] (mul64_DW01_add_2)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/CI (mul64_DW01_add_1)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_0/CO (FADDX1_RVT)
                                                          0.11 *     4.23 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     4.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     4.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     4.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_4/CO (FADDX1_RVT)
                                                          0.12 *     4.67 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_5/CO (FADDX1_RVT)
                                                          0.11 *     4.78 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     4.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     5.00 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     5.11 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     5.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_10/CO (FADDX1_RVT)
                                                          0.10 *     5.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_11/CO (FADDX1_RVT)
                                                          0.10 *     5.43 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     5.54 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     5.65 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     5.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_15/CO (FADDX1_RVT)
                                                          0.12 *     5.88 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     6.09 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     6.30 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_20/CO (FADDX1_RVT)
                                                          0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     6.52 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_22/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_23/CO (FADDX1_RVT)
                                                          0.10 *     6.73 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_24/CO (FADDX1_RVT)
                                                          0.10 *     6.83 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     6.94 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_26/CO (FADDX1_RVT)
                                                          0.11 *     7.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     7.15 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_28/CO (FADDX1_RVT)
                                                          0.11 *     7.25 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     7.36 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     7.46 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     7.57 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     7.68 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     7.79 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     7.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_35/CO (FADDX1_RVT)
                                                          0.11 *     8.01 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     8.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     8.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     8.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_39/CO (FADDX1_RVT)
                                                          0.11 *     8.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_40/CO (FADDX1_RVT)
                                                          0.11 *     8.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_41/S (FADDX1_RVT)
                                                          0.17 *     8.72 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/SUM[41] (mul64_DW01_add_1)
                                                          0.00       8.72 f
  fpu_mul/i_m4stg_frac/out_dff/din[73] (dff_s_SIZE104)
                                                          0.00       8.72 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/D (SDFFX1_RVT)
                                                          0.00 *     8.72 f
  data arrival time                                                  8.72

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  fpu_mul/i_m4stg_frac/out_dff/q_reg[73]/CLK (SDFFX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.12      20.23
  data required time                                                20.23
  --------------------------------------------------------------------------
  data required time                                                20.23
  data arrival time                                                 -8.72
  --------------------------------------------------------------------------
  slack (MET)                                                       11.51


  Startpoint: fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[70]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.59 r
  fpu_mul/i_m4stg_frac/co31_dff/q[0] (dff_s_SIZE1_29)     0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/B[0] (mul64_DW01_add_2)
                                                          0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/U1/Y (AND2X1_RVT)          0.07 *     0.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_1/CO (FADDX1_RVT)       0.10 *     0.76 r
  fpu_mul/i_m4stg_frac/add_289/U1_2/CO (FADDX1_RVT)       0.11 *     0.87 r
  fpu_mul/i_m4stg_frac/add_289/U1_3/CO (FADDX1_RVT)       0.11 *     0.98 r
  fpu_mul/i_m4stg_frac/add_289/U1_4/CO (FADDX1_RVT)       0.11 *     1.10 r
  fpu_mul/i_m4stg_frac/add_289/U1_5/CO (FADDX1_RVT)       0.11 *     1.21 r
  fpu_mul/i_m4stg_frac/add_289/U1_6/CO (FADDX1_RVT)       0.11 *     1.31 r
  fpu_mul/i_m4stg_frac/add_289/U1_7/CO (FADDX1_RVT)       0.11 *     1.42 r
  fpu_mul/i_m4stg_frac/add_289/U1_8/CO (FADDX1_RVT)       0.12 *     1.54 r
  fpu_mul/i_m4stg_frac/add_289/U1_9/CO (FADDX1_RVT)       0.12 *     1.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_10/CO (FADDX1_RVT)      0.11 *     1.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_11/CO (FADDX1_RVT)      0.11 *     1.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_12/CO (FADDX1_RVT)      0.11 *     1.99 r
  fpu_mul/i_m4stg_frac/add_289/U1_13/CO (FADDX1_RVT)      0.12 *     2.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_14/CO (FADDX1_RVT)      0.12 *     2.23 r
  fpu_mul/i_m4stg_frac/add_289/U1_15/CO (FADDX1_RVT)      0.11 *     2.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_16/CO (FADDX1_RVT)      0.11 *     2.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_17/CO (FADDX1_RVT)      0.11 *     2.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_18/CO (FADDX1_RVT)      0.11 *     2.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_19/CO (FADDX1_RVT)      0.11 *     2.77 r
  fpu_mul/i_m4stg_frac/add_289/U1_20/CO (FADDX1_RVT)      0.11 *     2.88 r
  fpu_mul/i_m4stg_frac/add_289/U1_21/CO (FADDX1_RVT)      0.12 *     3.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_22/CO (FADDX1_RVT)      0.11 *     3.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_23/CO (FADDX1_RVT)      0.11 *     3.22 r
  fpu_mul/i_m4stg_frac/add_289/U1_24/CO (FADDX1_RVT)      0.12 *     3.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_25/CO (FADDX1_RVT)      0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_26/CO (FADDX1_RVT)      0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_27/CO (FADDX1_RVT)      0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_28/CO (FADDX1_RVT)      0.11 *     3.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_29/CO (FADDX1_RVT)      0.10 *     3.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_30/CO (FADDX1_RVT)      0.11 *     4.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_31/CO (FADDX1_RVT)      0.12 *     4.12 r
  fpu_mul/i_m4stg_frac/add_289/SUM[32] (mul64_DW01_add_2)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/CI (mul64_DW01_add_1)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_0/CO (FADDX1_RVT)
                                                          0.11 *     4.23 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     4.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     4.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     4.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_4/CO (FADDX1_RVT)
                                                          0.12 *     4.67 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_5/CO (FADDX1_RVT)
                                                          0.11 *     4.78 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     4.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     5.00 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     5.11 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     5.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_10/CO (FADDX1_RVT)
                                                          0.10 *     5.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_11/CO (FADDX1_RVT)
                                                          0.10 *     5.43 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     5.54 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     5.65 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     5.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_15/CO (FADDX1_RVT)
                                                          0.12 *     5.88 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     6.09 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     6.30 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_20/CO (FADDX1_RVT)
                                                          0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     6.52 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_22/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_23/CO (FADDX1_RVT)
                                                          0.10 *     6.73 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_24/CO (FADDX1_RVT)
                                                          0.10 *     6.83 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     6.94 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_26/CO (FADDX1_RVT)
                                                          0.11 *     7.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     7.15 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_28/CO (FADDX1_RVT)
                                                          0.11 *     7.25 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     7.36 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     7.46 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     7.57 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     7.68 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     7.79 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     7.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_35/CO (FADDX1_RVT)
                                                          0.11 *     8.01 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     8.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     8.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_38/S (FADDX1_RVT)
                                                          0.31 *     8.53 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/SUM[38] (mul64_DW01_add_1)
                                                          0.00       8.53 f
  fpu_mul/i_m4stg_frac/out_dff/din[70] (dff_s_SIZE104)
                                                          0.00       8.53 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/D (SDFFX1_RVT)
                                                          0.01 *     8.54 f
  data arrival time                                                  8.54

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  fpu_mul/i_m4stg_frac/out_dff/q_reg[70]/CLK (SDFFX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.19      20.16
  data required time                                                20.16
  --------------------------------------------------------------------------
  data required time                                                20.16
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                       11.62


  Startpoint: fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/out_dff/q_reg[72]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/co31_dff/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.19       0.59 r
  fpu_mul/i_m4stg_frac/co31_dff/q[0] (dff_s_SIZE1_29)     0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/B[0] (mul64_DW01_add_2)
                                                          0.00       0.59 r
  fpu_mul/i_m4stg_frac/add_289/U1/Y (AND2X1_RVT)          0.07 *     0.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_1/CO (FADDX1_RVT)       0.10 *     0.76 r
  fpu_mul/i_m4stg_frac/add_289/U1_2/CO (FADDX1_RVT)       0.11 *     0.87 r
  fpu_mul/i_m4stg_frac/add_289/U1_3/CO (FADDX1_RVT)       0.11 *     0.98 r
  fpu_mul/i_m4stg_frac/add_289/U1_4/CO (FADDX1_RVT)       0.11 *     1.10 r
  fpu_mul/i_m4stg_frac/add_289/U1_5/CO (FADDX1_RVT)       0.11 *     1.21 r
  fpu_mul/i_m4stg_frac/add_289/U1_6/CO (FADDX1_RVT)       0.11 *     1.31 r
  fpu_mul/i_m4stg_frac/add_289/U1_7/CO (FADDX1_RVT)       0.11 *     1.42 r
  fpu_mul/i_m4stg_frac/add_289/U1_8/CO (FADDX1_RVT)       0.12 *     1.54 r
  fpu_mul/i_m4stg_frac/add_289/U1_9/CO (FADDX1_RVT)       0.12 *     1.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_10/CO (FADDX1_RVT)      0.11 *     1.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_11/CO (FADDX1_RVT)      0.11 *     1.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_12/CO (FADDX1_RVT)      0.11 *     1.99 r
  fpu_mul/i_m4stg_frac/add_289/U1_13/CO (FADDX1_RVT)      0.12 *     2.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_14/CO (FADDX1_RVT)      0.12 *     2.23 r
  fpu_mul/i_m4stg_frac/add_289/U1_15/CO (FADDX1_RVT)      0.11 *     2.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_16/CO (FADDX1_RVT)      0.11 *     2.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_17/CO (FADDX1_RVT)      0.11 *     2.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_18/CO (FADDX1_RVT)      0.11 *     2.66 r
  fpu_mul/i_m4stg_frac/add_289/U1_19/CO (FADDX1_RVT)      0.11 *     2.77 r
  fpu_mul/i_m4stg_frac/add_289/U1_20/CO (FADDX1_RVT)      0.11 *     2.88 r
  fpu_mul/i_m4stg_frac/add_289/U1_21/CO (FADDX1_RVT)      0.12 *     3.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_22/CO (FADDX1_RVT)      0.11 *     3.11 r
  fpu_mul/i_m4stg_frac/add_289/U1_23/CO (FADDX1_RVT)      0.11 *     3.22 r
  fpu_mul/i_m4stg_frac/add_289/U1_24/CO (FADDX1_RVT)      0.12 *     3.34 r
  fpu_mul/i_m4stg_frac/add_289/U1_25/CO (FADDX1_RVT)      0.11 *     3.45 r
  fpu_mul/i_m4stg_frac/add_289/U1_26/CO (FADDX1_RVT)      0.11 *     3.56 r
  fpu_mul/i_m4stg_frac/add_289/U1_27/CO (FADDX1_RVT)      0.11 *     3.67 r
  fpu_mul/i_m4stg_frac/add_289/U1_28/CO (FADDX1_RVT)      0.11 *     3.78 r
  fpu_mul/i_m4stg_frac/add_289/U1_29/CO (FADDX1_RVT)      0.10 *     3.89 r
  fpu_mul/i_m4stg_frac/add_289/U1_30/CO (FADDX1_RVT)      0.11 *     4.00 r
  fpu_mul/i_m4stg_frac/add_289/U1_31/CO (FADDX1_RVT)      0.12 *     4.12 r
  fpu_mul/i_m4stg_frac/add_289/SUM[32] (mul64_DW01_add_2)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/CI (mul64_DW01_add_1)
                                                          0.00       4.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_0/CO (FADDX1_RVT)
                                                          0.11 *     4.23 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     4.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     4.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     4.55 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_4/CO (FADDX1_RVT)
                                                          0.12 *     4.67 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_5/CO (FADDX1_RVT)
                                                          0.11 *     4.78 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     4.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     5.00 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     5.11 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     5.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_10/CO (FADDX1_RVT)
                                                          0.10 *     5.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_11/CO (FADDX1_RVT)
                                                          0.10 *     5.43 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     5.54 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     5.65 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     5.76 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_15/CO (FADDX1_RVT)
                                                          0.12 *     5.88 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     6.09 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     6.30 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_20/CO (FADDX1_RVT)
                                                          0.11 *     6.41 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     6.52 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_22/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_23/CO (FADDX1_RVT)
                                                          0.10 *     6.73 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_24/CO (FADDX1_RVT)
                                                          0.10 *     6.83 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     6.94 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_26/CO (FADDX1_RVT)
                                                          0.11 *     7.04 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     7.15 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_28/CO (FADDX1_RVT)
                                                          0.11 *     7.25 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     7.36 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     7.46 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     7.57 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     7.68 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     7.79 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     7.89 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_35/CO (FADDX1_RVT)
                                                          0.11 *     8.01 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     8.12 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     8.22 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     8.33 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_39/CO (FADDX1_RVT)
                                                          0.11 *     8.44 r
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/U1_40/S (FADDX1_RVT)
                                                          0.17 *     8.61 f
  fpu_mul/i_m4stg_frac/add_1_root_add_293_2/SUM[40] (mul64_DW01_add_1)
                                                          0.00       8.61 f
  fpu_mul/i_m4stg_frac/out_dff/din[72] (dff_s_SIZE104)
                                                          0.00       8.61 f
  fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/D (SDFFX1_RVT)
                                                          0.00 *     8.61 f
  data arrival time                                                  8.61

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  fpu_mul/i_m4stg_frac/out_dff/q_reg[72]/CLK (SDFFX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.12      20.23
  data required time                                                20.23
  --------------------------------------------------------------------------
  data required time                                                20.23
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                       11.62


  Startpoint: fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q_reg[0]/Q (DFFX1_RVT)
                                                          0.22       0.62 r
  fpu_add/fpu_add_frac_dp/i_a3stg_frac1/q[0] (dffe_s_SIZE64_6)
                                                          0.00       0.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/A[0] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.10 *     0.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.10 *     1.07 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.10 *     1.17 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.11 *     1.28 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.39 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.49 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.60 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.71 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.13 *     1.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.12 *     1.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.07 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.39 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.11 *     2.61 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.11 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.10 *     3.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.11 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.12 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.11 *     3.47 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.11 *     3.58 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.69 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.11 *     3.79 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.10 *     3.90 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     4.01 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.12 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.12 *     4.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.34 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.45 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.11 *     4.56 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.66 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.77 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.87 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.98 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.19 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.11 *     5.29 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.40 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.50 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.11 *     5.61 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.10 *     5.71 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.10 *     5.82 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.92 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.10 *     6.03 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.13 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.23 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.10 *     6.34 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.10 *     6.44 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.54 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.10 *     6.75 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.96 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.07 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.12 *     7.19 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.11 *     7.40 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/S (FADDX1_RVT)
                                                          0.22 *     7.63 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.63 f
  fpu_add/fpu_add_frac_dp/U740/Y (INVX1_RVT)              0.07 *     7.70 r
  fpu_add/fpu_add_frac_dp/U741/Y (AND3X1_RVT)             0.10 *     7.80 r
  fpu_add/fpu_add_frac_dp/U269/Y (NAND3X0_RVT)            0.06 *     7.86 f
  fpu_add/fpu_add_frac_dp/U267/Y (AOI21X1_RVT)            0.36 *     8.21 r
  fpu_add/fpu_add_frac_dp/U306/Y (NBUFFX2_RVT)            0.23 *     8.44 r
  fpu_add/fpu_add_frac_dp/U576/Y (AND2X1_RVT)             0.10 *     8.54 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[31] (dff_s_SIZE64_3)
                                                          0.00       8.54 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/D (SDFFX1_RVT)
                                                          0.00 *     8.54 r
  data arrival time                                                  8.54

  clock ideal_clock1 (rise edge)                         20.00      20.00
  clock network delay (ideal)                             0.40      20.40
  clock uncertainty                                      -0.05      20.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[31]/CLK (SDFFX1_RVT)
                                                          0.00      20.35 r
  library setup time                                     -0.12      20.23
  data required time                                                20.23
  --------------------------------------------------------------------------
  data required time                                                20.23
  data arrival time                                                 -8.54
  --------------------------------------------------------------------------
  slack (MET)                                                       11.69


1
