// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Processing_HW_load_nfft_value (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        D1_dout,
        D1_num_data_valid,
        D1_fifo_cap,
        D1_empty_n,
        D1_read,
        S0_din,
        S0_num_data_valid,
        S0_fifo_cap,
        S0_full_n,
        S0_write,
        numFFT_dout,
        numFFT_num_data_valid,
        numFFT_fifo_cap,
        numFFT_empty_n,
        numFFT_read,
        num_c40_din,
        num_c40_num_data_valid,
        num_c40_fifo_cap,
        num_c40_full_n,
        num_c40_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [63:0] D1_dout;
input  [10:0] D1_num_data_valid;
input  [10:0] D1_fifo_cap;
input   D1_empty_n;
output   D1_read;
output  [63:0] S0_din;
input  [10:0] S0_num_data_valid;
input  [10:0] S0_fifo_cap;
input   S0_full_n;
output   S0_write;
input  [9:0] numFFT_dout;
input  [1:0] numFFT_num_data_valid;
input  [1:0] numFFT_fifo_cap;
input   numFFT_empty_n;
output   numFFT_read;
output  [9:0] num_c40_din;
input  [1:0] num_c40_num_data_valid;
input  [1:0] num_c40_fifo_cap;
input   num_c40_full_n;
output   num_c40_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg D1_read;
reg S0_write;
reg numFFT_read;
reg num_c40_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    numFFT_blk_n;
reg    num_c40_blk_n;
wire   [10:0] sub_i_i_fu_116_p2;
reg   [10:0] sub_i_i_reg_157;
reg   [8:0] BufferIN_re_address0;
reg    BufferIN_re_ce0;
reg    BufferIN_re_we0;
wire   [31:0] BufferIN_re_q0;
reg   [8:0] BufferIN_re_1_address0;
reg    BufferIN_re_1_ce0;
reg    BufferIN_re_1_we0;
wire   [31:0] BufferIN_re_1_q0;
reg   [8:0] BufferIN_im_address0;
reg    BufferIN_im_ce0;
reg    BufferIN_im_we0;
wire   [31:0] BufferIN_im_q0;
reg   [8:0] BufferIN_im_1_address0;
reg    BufferIN_im_1_ce0;
reg    BufferIN_im_1_we0;
wire   [31:0] BufferIN_im_1_q0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_done;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_idle;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_ready;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_D1_read;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_ce0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_we0;
wire   [31:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_d0;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_ce0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_we0;
wire   [31:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_d0;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_ce0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_we0;
wire   [31:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_d0;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_ce0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_we0;
wire   [31:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_d0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_done;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_idle;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_ready;
wire   [63:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_S0_din;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_S0_write;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_ce0;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_1_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_1_ce0;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_ce0;
wire   [8:0] grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_1_address0;
wire    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_1_ce0;
reg    grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln1027_fu_134_p2;
wire    ap_CS_fsm_state3;
reg    grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [9:0] counter_V_fu_58;
wire   [9:0] add_ln1027_fu_139_p2;
reg    ap_block_state1;
wire   [10:0] numFFT_cast14_fu_112_p1;
wire   [10:0] zext_ln1027_fu_130_p1;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
#0 grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start_reg = 1'b0;
#0 grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start_reg = 1'b0;
end

Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
BufferIN_re_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BufferIN_re_address0),
    .ce0(BufferIN_re_ce0),
    .we0(BufferIN_re_we0),
    .d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_d0),
    .q0(BufferIN_re_q0)
);

Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
BufferIN_re_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BufferIN_re_1_address0),
    .ce0(BufferIN_re_1_ce0),
    .we0(BufferIN_re_1_we0),
    .d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_d0),
    .q0(BufferIN_re_1_q0)
);

Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
BufferIN_im_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BufferIN_im_address0),
    .ce0(BufferIN_im_ce0),
    .we0(BufferIN_im_we0),
    .d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_d0),
    .q0(BufferIN_im_q0)
);

Processing_HW_load_nfft_value_BufferIN_re_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
BufferIN_im_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BufferIN_im_1_address0),
    .ce0(BufferIN_im_1_ce0),
    .we0(BufferIN_im_1_we0),
    .d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_d0),
    .q0(BufferIN_im_1_q0)
);

Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_210_2 grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start),
    .ap_done(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_done),
    .ap_idle(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_idle),
    .ap_ready(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_ready),
    .D1_dout(D1_dout),
    .D1_num_data_valid(11'd0),
    .D1_fifo_cap(11'd0),
    .D1_empty_n(D1_empty_n),
    .D1_read(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_D1_read),
    .BufferIN_im_1_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_address0),
    .BufferIN_im_1_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_ce0),
    .BufferIN_im_1_we0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_we0),
    .BufferIN_im_1_d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_d0),
    .BufferIN_im_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_address0),
    .BufferIN_im_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_ce0),
    .BufferIN_im_we0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_we0),
    .BufferIN_im_d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_d0),
    .BufferIN_re_1_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_address0),
    .BufferIN_re_1_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_ce0),
    .BufferIN_re_1_we0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_we0),
    .BufferIN_re_1_d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_d0),
    .BufferIN_re_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_address0),
    .BufferIN_re_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_ce0),
    .BufferIN_re_we0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_we0),
    .BufferIN_re_d0(grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_d0)
);

Processing_HW_load_nfft_value_Pipeline_VITIS_LOOP_214_3 grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start),
    .ap_done(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_done),
    .ap_idle(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_idle),
    .ap_ready(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_ready),
    .S0_din(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_S0_din),
    .S0_num_data_valid(11'd0),
    .S0_fifo_cap(11'd0),
    .S0_full_n(S0_full_n),
    .S0_write(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_S0_write),
    .BufferIN_re_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_address0),
    .BufferIN_re_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_ce0),
    .BufferIN_re_q0(BufferIN_re_q0),
    .BufferIN_re_1_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_1_address0),
    .BufferIN_re_1_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_1_ce0),
    .BufferIN_re_1_q0(BufferIN_re_1_q0),
    .BufferIN_im_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_address0),
    .BufferIN_im_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_ce0),
    .BufferIN_im_q0(BufferIN_im_q0),
    .BufferIN_im_1_address0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_1_address0),
    .BufferIN_im_1_ce0(grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_1_ce0),
    .BufferIN_im_1_q0(BufferIN_im_1_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_134_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_134_p2 == 1'd1))) begin
            grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_ready == 1'b1)) begin
            grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start_reg <= 1'b1;
        end else if ((grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_ready == 1'b1)) begin
            grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((num_c40_full_n == 1'b0) | (numFFT_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        counter_V_fu_58 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_134_p2 == 1'd1))) begin
        counter_V_fu_58 <= add_ln1027_fu_139_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_i_i_reg_157 <= sub_i_i_fu_116_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_im_1_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_im_1_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_address0;
    end else begin
        BufferIN_im_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_im_1_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_im_1_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_ce0;
    end else begin
        BufferIN_im_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_im_1_we0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_1_we0;
    end else begin
        BufferIN_im_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_im_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_im_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_address0;
    end else begin
        BufferIN_im_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_im_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_im_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_im_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_ce0;
    end else begin
        BufferIN_im_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_im_we0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_im_we0;
    end else begin
        BufferIN_im_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_re_1_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_re_1_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_address0;
    end else begin
        BufferIN_re_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_re_1_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_re_1_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_ce0;
    end else begin
        BufferIN_re_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_re_1_we0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_1_we0;
    end else begin
        BufferIN_re_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_re_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_re_address0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_address0;
    end else begin
        BufferIN_re_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        BufferIN_re_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_BufferIN_re_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_re_ce0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_ce0;
    end else begin
        BufferIN_re_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        BufferIN_re_we0 = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_BufferIN_re_we0;
    end else begin
        BufferIN_re_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        D1_read = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_D1_read;
    end else begin
        D1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        S0_write = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_S0_write;
    end else begin
        S0_write = 1'b0;
    end
end

always @ (*) begin
    if (((num_c40_full_n == 1'b0) | (numFFT_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_134_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_134_p2 == 1'd0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numFFT_blk_n = numFFT_empty_n;
    end else begin
        numFFT_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((num_c40_full_n == 1'b0) | (numFFT_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        numFFT_read = 1'b1;
    end else begin
        numFFT_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_c40_blk_n = num_c40_full_n;
    end else begin
        num_c40_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((num_c40_full_n == 1'b0) | (numFFT_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        num_c40_write = 1'b1;
    end else begin
        num_c40_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((num_c40_full_n == 1'b0) | (numFFT_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1027_fu_134_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign S0_din = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_S0_din;

assign add_ln1027_fu_139_p2 = (counter_V_fu_58 + 10'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((num_c40_full_n == 1'b0) | (numFFT_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start = grp_load_nfft_value_Pipeline_VITIS_LOOP_210_2_fu_92_ap_start_reg;

assign grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start = grp_load_nfft_value_Pipeline_VITIS_LOOP_214_3_fu_102_ap_start_reg;

assign icmp_ln1027_fu_134_p2 = (($signed(sub_i_i_reg_157) > $signed(zext_ln1027_fu_130_p1)) ? 1'b1 : 1'b0);

assign numFFT_cast14_fu_112_p1 = numFFT_dout;

assign num_c40_din = numFFT_dout;

assign start_out = real_start;

assign sub_i_i_fu_116_p2 = ($signed(numFFT_cast14_fu_112_p1) + $signed(11'd2045));

assign zext_ln1027_fu_130_p1 = counter_V_fu_58;

endmodule //Processing_HW_load_nfft_value
