$date
	Fri Nov 22 12:41:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_au $end
$var wire 4 ! y [3:0] $end
$var wire 1 " done $end
$var wire 1 # c $end
$var reg 2 $ a [1:0] $end
$var reg 2 % b [1:0] $end
$var reg 1 & clk $end
$var reg 2 ' ctrl [1:0] $end
$var reg 1 ( reset $end
$scope module uut $end
$var wire 2 ) a [1:0] $end
$var wire 2 * b [1:0] $end
$var wire 1 & clk $end
$var wire 2 + ctrl [1:0] $end
$var wire 1 ( reset $end
$var parameter 2 , EXECUTE $end
$var parameter 2 - FETCH $end
$var parameter 2 . WRITEBACK $end
$var reg 2 / a_reg [1:0] $end
$var reg 2 0 b_reg [1:0] $end
$var reg 1 # c $end
$var reg 2 1 ctrl_reg [1:0] $end
$var reg 1 " done $end
$var reg 2 2 next_state [1:0] $end
$var reg 2 3 state [1:0] $end
$var reg 4 4 y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 .
b0 -
b1 ,
$end
#0
$dumpvars
b0 4
b0 3
b1 2
b0 1
b1 0
b10 /
b0 +
b1 *
b10 )
1(
b0 '
0&
b1 %
b10 $
0#
0"
b0 !
$end
#5
1&
#10
0&
0(
#15
b10 2
b11 !
b11 4
b1 3
1&
#20
b10 2
0&
b11 %
b11 *
#25
b0 2
1"
b10 3
1&
#30
0&
#35
b1 2
b11 0
0"
b0 3
1&
#40
b1 1
b1 0
b1 2
0&
b1 '
b1 +
b1 %
b1 *
#45
b10 2
b1 !
b1 4
b1 3
1&
#50
0&
#55
b0 2
1"
b10 3
1&
#60
b0 2
1"
0&
b10 '
b10 +
b10 %
b10 *
#65
b1 2
b10 1
b10 0
0"
b0 3
1&
#70
0&
#75
b10 2
b100 !
b100 4
b1 3
1&
#80
b10 2
0&
b11 '
b11 +
#85
b0 2
1"
b10 3
1&
#90
0&
#95
b1 2
b11 1
0"
b0 3
1&
#100
b0 0
b1 2
0&
b0 %
b0 *
#105
b10 2
1#
b0 !
b0 4
b1 3
1&
#110
0&
#115
b0 2
1"
b10 3
1&
#120
0&
