dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,h:/EEEN402/lab 7/lab_7_noisy/lab_7_noisy.srcs/sources_1/ip/PWMAudio_0/src/dist_mem_gen_0/simulation/dist_mem_gen_v8_0.v,
dist_mem_gen_0.v,verilog,xil_defaultlib,../../../../lab_7_noisy.srcs/sources_1/ip/PWMAudio_0/src/dist_mem_gen_0/sim/dist_mem_gen_0.v,
PWMDriver.vhd,vhdl,xil_defaultlib,../../../../lab_7_noisy.srcs/sources_1/ip/PWMAudio_0/src/PWMDriver.vhd,
PWMAudio.vhd,vhdl,xil_defaultlib,../../../../lab_7_noisy.srcs/sources_1/ip/PWMAudio_0/src/PWMAudio.vhd,
PWMAudio_0.vhd,vhdl,xil_defaultlib,../../../../lab_7_noisy.srcs/sources_1/ip/PWMAudio_0/sim/PWMAudio_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
