# One-digit_add_subtract_calculator

## Architecture

![IMG_1417](https://user-images.githubusercontent.com/67861004/234933781-98df4988-25af-407f-9e27-2c98d9ebc2da.jpg)

- Simple design of 4-bit binary up-counter
- Design of halfadder & fulladder and verification of operation by logic simulation
- Design of 4-bit binary adder and verification of operation by logic simulation
- Design of 4-bit BCD adder and verification of its operation by logic simulation
- Design of a single-digit numerical add/subtract circuit and verification of its operation by logic simulation
- Once it is verified that the circuit works correctly, implement it in FPGA and check it in the production environment.
- RTL description (Register-Transfer Level) High level of abstraction in the order of { operation > register transfer > gate > transistor }

## Operating environment

- Quartus-lite-20.1.0.711-windows

![IMG_1410](https://user-images.githubusercontent.com/67861004/234933437-4edf7768-ec3a-4170-8359-38aade4f50ad.jpg)

- Tips
![IMG_1413](https://user-images.githubusercontent.com/67861004/234933566-c26dddcc-f855-48c0-814c-730b656c2d4f.jpg)
![IMG_1414](https://user-images.githubusercontent.com/67861004/234933660-e285b957-dc59-4d25-972a-9372012e6699.jpg)

- FPGA:Altera Cyclone IV : <https://www.intel.co.jp/content/www/jp/ja/products/details/fpga/cyclone/iv/e.html>
- Monitor:Model Sim: <https://www.intel.co.jp/content/www/jp/ja/software/programmable/quartus-prime/model-sim.html>

## Result

![IMG_1415](https://user-images.githubusercontent.com/67861004/234933727-dc994e8e-6e2e-4a74-8408-f493e2ae3434.jpg)
