#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May  5 02:45:54 2019
# Process ID: 23000
# Current directory: D:/zybo-z10_workspace/project_8
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent65616 D:\zybo-z10_workspace\project_8\project_8.xpr
# Log file: D:/zybo-z10_workspace/project_8/vivado.log
# Journal file: D:/zybo-z10_workspace/project_8\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/zybo-z10_workspace/project_8/project_8.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 709.152 ; gain = 123.758
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/leds_0/setLed

VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 02:46:35 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 872.684 ; gain = 82.629
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
[Sun May  5 02:47:20 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 02:48:29 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1841.293 ; gain = 910.793
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:module_ref:buttons:1.0 - buttons_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:leds:1.0 - leds_0
Successfully read diagram <design_1> from BD file <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.988 ; gain = 96.105
delete_bd_objs [get_bd_nets btn_0_1] [get_bd_cells buttons_0]
delete_bd_objs [get_bd_ports btn_0]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/leds_0/setLed

update_compile_order -fileset sources_1
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_leds_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'sys_clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_leds_0_0 from leds_v1_0 1.0 to leds_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'setLed'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_leds_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_leds_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 02:54:26 2019] Launched design_1_leds_0_0_synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1/runme.log
[Sun May  5 02:54:26 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 02:55:52 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 02:57:01 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_leds_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'sys_clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_leds_0_0 from leds_v1_0 1.0 to leds_v1_0 1.0
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_module_reference design_1_leds_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'leds'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'leds'.
ERROR: [Runs 36-346] File 'D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_leds_0_0/design_1_leds_0_0.xci' needed for run contains invalid reference(s).
update_module_reference design_1_leds_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'sys_clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_leds_0_0 from leds_v1_0 1.0 to leds_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'clock' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_leds_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clock'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_leds_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_leds_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins leds_0/clock]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {25.500} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {127.500} CONFIG.CLKOUT1_JITTER {529.616} CONFIG.CLKOUT1_PHASE_ERROR {319.966}] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run design_1_clk_wiz_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/design_1_clk_wiz_0_0_synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 03:05:24 2019] Launched design_1_clk_wiz_0_0_synth_1, design_1_leds_0_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_leds_0_0_synth_1: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1/runme.log
[Sun May  5 03:05:24 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.461 ; gain = 36.773
launch_runs impl_1 -jobs 4
[Sun May  5 03:06:42 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:07:51 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L xilinx_vip -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'leds'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/zybo-z10_workspace/project_8/project_8.ip_user_files/bd/design_1/ip/design_1_leds_0_0/sim/design_1_leds_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_leds_0_0'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 22f05516eda64c2f800da728356e11a0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_4 -L processing_system7_vip_v1_0_6 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:208]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5463]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:5481]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'WR_DATA_STRB' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_gp.v:292]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:80]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:89]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10170]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10188]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10189]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:165]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:174]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:251]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:260]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'WR_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:337]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 9 for port 'RD_BYTES' [/proj/xbuilds/2018.3_1207_2324/infra/XSIM/lin/.cxl.ip/incl/processing_system7_vip_v1_0_6_axi_hp.v:346]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_bid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7074]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 3 for port 'm_axi_rid' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7092]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'm_axi_rdata' [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7093]
WARNING: [VRFC 10-3027] 'ocm_wr_strb_port0' was previously declared with a different range [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:3726]
WARNING: [VRFC 10-3283] element index 64 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:6051]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:10811]
WARNING: [VRFC 10-3283] element index 128 into 'wrp_strb' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7689]
WARNING: [VRFC 10-3705] select index 4 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:7902]
WARNING: [VRFC 10-3705] select index 4 into 'ar_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8041]
WARNING: [VRFC 10-3705] select index 4 into 'wr_rresp_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8138]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8157]
WARNING: [VRFC 10-3705] select index 4 into 'rd_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8298]
WARNING: [VRFC 10-3705] select index 4 into 'rresp_time_cnt' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8303]
WARNING: [VRFC 10-3705] select index 4 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv:8308]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=25.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture behavioral of entity xil_defaultlib.leds [leds_default]
Compiling architecture design_1_leds_0_0_arch of entity xil_defaultlib.design_1_leds_0_0 [design_1_leds_0_0_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ge...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ge...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_fm...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ar...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ss...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_in...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_sp...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_dd...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_oc...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_oc...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_re...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_re...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_in...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_af...
Compiling module xilinx_vip.axi_vip_axi4pc(PROTOCOL=1,RID_WI...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=1,C_AX...
Compiling module axi_vip_v1_1_4.axi_vip_v1_1_4_top(C_AXI_PROTOCO...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6_ax...
Compiling module processing_system7_vip_v1_0_6.processing_system7_vip_v1_0_6(C_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 84.500 ; gain = 0.715
INFO: [Common 17-206] Exiting Webtalk at Sun May  5 03:09:50 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2391.723 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/zybo-z10_workspace/project_8/project_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP0.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.M_AXI_GP1.master
[0] : *ZYNQ_VIP_INFO : M_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP0 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_GP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_GP1 : Port is DISABLED.
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP0.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP0 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP1.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP1 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP2.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP2 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_HP3.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_HP3 : Port is DISABLED.
                   0 BEFORE checking line ...... x
                   0 AFTER checking line ...... x
XilinxAXIVIP: Found at Path: design_1_wrapper.design_1_i.processing_system7_0.inst.S_AXI_ACP.slave
[0] : *ZYNQ_VIP_INFO : S_AXI_ACP : Port is DISABLED.
                   0 else checking line ......x
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2435.230 ; gain = 25.848
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2435.230 ; gain = 43.508
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:46 . Memory (MB): peak = 2435.230 ; gain = 43.508
remove_forces { {/design_1_wrapper/DDR_addr} }
remove_forces { {/design_1_wrapper/DDR_addr} }
run 1000 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/processing_system7_vip_v1_0/hdl/processing_system7_vip_v1_0_vl_rfs.sv: file does not exist.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2435.230 ; gain = 0.000
add_bp {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd} 55
remove_bps -file {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd} -line 55
add_bp {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd} 55
add_bp {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd} 56
run 1000 ms
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/proc_sys_reset_v5_0/hdl/proc_sys_reset_v5_0_vh_rfs.vhd: file does not exist.
remove_bps -file {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd} -line 55
remove_bps -file {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd} -line 56
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc
file delete -force D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc
add_files -fileset constrs_1 -norecurse D:/zybo-z10_workspace/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 D:/zybo-z10_workspace/Zybo-Z7-Master.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun May  5 03:14:51 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 03:15:39 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:16:55 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
set_property top design_1_wrapper [current_fileset]
set_property top_arch STRUCTURE [current_fileset]
set_property top_file {} [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun May  5 03:20:01 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 03:20:50 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:22:04 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 3199.188 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 3199.188 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3199.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3695.465 ; gain = 1049.184
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_bd_cells clk_wiz_0]
WARNING: [BD 41-1684] Pin /clk_wiz_0/reset is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets reset_rtl_0_1]
endgroup
delete_bd_objs [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_nets leds_0_led] [get_bd_ports led]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run design_1_clk_wiz_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/design_1_clk_wiz_0_0_synth_1

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 03:31:22 2019] Launched design_1_clk_wiz_0_0_synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_clk_wiz_0_0_synth_1/runme.log
[Sun May  5 03:31:22 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3703.816 ; gain = 0.000
launch_runs impl_1 -jobs 4
[Sun May  5 03:33:45 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:34:53 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
set_property top leds [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch Behavioral [current_fileset]
set_property top_file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun May  5 03:40:31 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 03:42:55 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:44:33 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc
file delete -force D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc
add_files -fileset constrs_1 -norecurse D:/zybo-z10_workspace/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 D:/zybo-z10_workspace/Zybo-Z7-Master.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun May  5 03:46:31 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 03:47:41 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:48:38 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
WARNING: [filemgmt 20-736] The current top specification, "design_1_wrapper", does not uniquely identify a single design element. Using "design_1_wrapper" (Library: xil_defaultlib, File: D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v).
[Sun May  5 03:50:46 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 03:51:27 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:52:43 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
set_property top_lib xil_defaultlib [current_fileset]
set_property top_arch STRUCTURE [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
file delete -force D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 03:56:53 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 03:57:33 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 03:58:44 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
update_module_reference design_1_leds_0_0
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file '../../../new/leds.vhd'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'leds'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near "led". [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd:45]
update_module_reference design_1_leds_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_clock' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clock': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'sys_clock': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded design_1_leds_0_0 from leds_v1_0 1.0 to leds_v1_0 1.0
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
save_bd_design
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 04:01:55 2019] Launched design_1_leds_0_0_synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1/runme.log
[Sun May  5 04:01:55 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4192.684 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
launch_runs impl_1 -jobs 4
[Sun May  5 04:03:10 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:05:03 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_pins_external  [get_bd_pins leds_0/led]
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
save_bd_design
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 04:08:16 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
launch_runs impl_1 -jobs 4
[Sun May  5 04:08:57 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:10:54 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
set_property name led [get_bd_ports led_0]
save_bd_design
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 04:15:04 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 04:16:08 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:17:45 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 4192.684 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 4192.684 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4192.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets leds_0_led]
delete_bd_objs [get_bd_ports led]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells leds_0]
update_compile_order -fileset sources_1
validate_bd_design
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
create_bd_cell -type module -reference leds leds_0
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/sys_clock (125 MHz)" }  [get_bd_pins leds_0/sys_clock]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (5 MHz)" }  [get_bd_pins leds_0/clock]
endgroup
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /leds_0/sys_clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_sys_clock 
WARNING: [BD 41-927] Following properties on pin /leds_0/clock have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 04:25:40 2019] Launched design_1_leds_0_0_synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_leds_0_0_synth_1/runme.log
[Sun May  5 04:25:40 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4212.367 ; gain = 19.684
launch_runs impl_1 -jobs 4
[Sun May  5 04:27:36 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:29:01 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun May  5 04:30:15 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:31:21 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4282.777 ; gain = 66.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:42]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:71]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:170]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_leds_0_0' declared at 'D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_leds_0_0_stub.vhdl:5' bound to instance 'leds_0' of component 'design_1_leds_0_0' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:175]
INFO: [Synth 8-638] synthesizing module 'design_1_leds_0_0' [D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_leds_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:194]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [D:/zybo-z10_workspace/project_8/.Xil/Vivado-23000-BERAT/realtime/design_1_processing_system7_0_0_stub.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4323.254 ; gain = 107.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4323.254 ; gain = 107.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4323.254 ; gain = 107.215
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_leds_0_0/design_1_leds_0_0.dcp' for cell 'design_1_i/leds_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.043 ; gain = 0.000
Parsing XDC File [D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/zybo-z10_workspace/project_8/project_8.srcs/constrs_1/imports/zybo-z10_workspace/Zybo-Z7-Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4436.043 ; gain = 220.004
28 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4436.043 ; gain = 220.004
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells leds_0]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_cells clk_wiz_0]
validate_bd_design
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
set_property is_enabled false [get_files  D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/buttons.vhd]
create_bd_cell -type module -reference leds leds_0
delete_bd_objs [get_bd_cells leds_0]
create_bd_cell -type module -reference leds leds_0
delete_bd_objs [get_bd_cells leds_0]
export_ip_user_files -of_objects  [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd] -no_script -reset -force -quiet
remove_files  D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd
file delete -force D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/leds.vhd
update_module_reference design_1_leds_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'leds'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
close [ open D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/deneme23.vhd w ]
add_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/new/deneme23.vhd
update_compile_order -fileset sources_1
create_bd_cell -type module -reference deneme23 deneme23_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
validate_bd_design
make_wrapper -files [get_files D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\zybo-z10_workspace\project_8\project_8.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/zybo-z10_workspace/project_8/project_8.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block deneme23_0 .
Exporting to file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun May  5 04:41:20 2019] Launched design_1_deneme23_0_0_synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/design_1_deneme23_0_0_synth_1/runme.log
[Sun May  5 04:41:20 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 04:42:31 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:43:41 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
file mkdir D:/zybo-z10_workspace/project_8/project_8.sdk
file copy -force D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.sysdef D:/zybo-z10_workspace/project_8/project_8.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/zybo-z10_workspace/project_8/project_8.sdk -hwspec D:/zybo-z10_workspace/project_8/project_8.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/zybo-z10_workspace/project_8/project_8.sdk -hwspec D:/zybo-z10_workspace/project_8/project_8.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 4443.000 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.360 . Memory (MB): peak = 4443.000 ; gain = 0.000
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5159.992 ; gain = 722.590
open_bd_design {D:/zybo-z10_workspace/project_8/project_8.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:51:06 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_8/project_8.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A81A07A
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5168.367 ; gain = 0.000
create_project project_9 D:/zybo-z10_workspace/project_9 -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5168.367 ; gain = 0.000
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property coreContainer.enable 1 [current_project]
add_files -fileset constrs_1 -norecurse D:/zybo-z10_workspace/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 D:/zybo-z10_workspace/Zybo-Z7-Master.xdc
set_property target_language VHDL [current_project]
file mkdir D:/zybo-z10_workspace/project_9/project_9.srcs/sources_1/new
close [ open D:/zybo-z10_workspace/project_9/project_9.srcs/sources_1/new/ledler.vhd w ]
add_files D:/zybo-z10_workspace/project_9/project_9.srcs/sources_1/new/ledler.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sun May  5 04:57:56 2019] Launched synth_1...
Run output will be captured here: D:/zybo-z10_workspace/project_9/project_9.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun May  5 04:58:32 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_9/project_9.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May  5 04:59:26 2019] Launched impl_1...
Run output will be captured here: D:/zybo-z10_workspace/project_9/project_9.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A81A07A
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_9/project_9.runs/impl_1/ledler.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/zybo-z10_workspace/project_9/project_9.runs/impl_1/ledler.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
create_bd_design "design_1"
Wrote  : <D:\zybo-z10_workspace\project_9\project_9.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5209.055 ; gain = 40.688
update_compile_order -fileset sources_1
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/zybo-z10_workspace/project_9/project_9.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/zybo-z10_workspace/project_9/project_9.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sun May  5 05:01:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May  5 05:01:20 2019...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 5209.055 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 05:01:26 2019...
