Received: from mail-24431.protonmail.ch (mail-24431.protonmail.ch [109.224.244.31])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id EF94437475B
	for <sashiko-reviews@lists.linux.dev>; Wed, 19 Aug 2026 23:37:09 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=109.224.244.31
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1787182632; cv=none; b=Slghw/S0DD1GMb6UKIiZTDhHqKPm9hotPC3uQrGmou6ES8bB/TO7JIAIJvZ/hGlcv3gbuSeUjmoUgxW3JmnHrdV2UdTi+sEvK5lYrl6pukX8GXP5x8mkz+rtSCmOvuOCAyWJ/g8DohgIsH3iz5cYcm7uZy9bEZNGkO2GWVdD5zE=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1787182632; c=relaxed/simple;
	bh=T1RX4BsoftmeCYwceyFW4W7+YlPKsDkcCIsIkem3sD0=;
	h=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References:
	 MIME-Version:Content-Type; b=kFowo+r90MUmDwRYWyLmI5ezCpuVhpwqWgPzSYlGGZ8EjzGCUTLykY11sekCkIo/KIs6JD4PGbzOI6dWtNOXB9u3DfA9nwAmWtrGuDhoHO56XrsAhIgY7xKf1M+aeiC6bu1lGZMhfO7b/KCiBVqcQd3kk+A35kSxuT69+UMNOts=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=protonmail.com; spf=pass smtp.mailfrom=protonmail.com; dkim=pass (2048-bit key) header.d=protonmail.com header.i=@protonmail.com header.b=J5a0lyPQ; arc=none smtp.client-ip=109.224.244.31
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=protonmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=protonmail.com
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=protonmail.com header.i=@protonmail.com header.b="J5a0lyPQ"
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=protonmail.com;
	s=protonmail3; t=1787182621; x=1787441821;
	bh=xmk48MDHeI5qyQlK5RSyYpYYbm/gHF3M+T/awEAKowY=;
	h=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References:
	 Feedback-ID:From:To:Cc:Date:Subject:Reply-To:Feedback-ID:
	 Message-ID:BIMI-Selector;
	b=J5a0lyPQ0vkYTwQAzbhXjz5UhI3VWH/31ZMYBgOiLyOopOL8sbQfDfH50oCO6id++
	 lENQpe/AyPKzPjUYxfpi53WIGKgMVmR5+fkwrUzdzaKCHkRGw2l1BvJn6F/c6mCOwI
	 y/8CohDdNajYep+QAmt75BmqAq2Gf0sHdFOOHPPwE7Cd/jrN7W4AkEbJliWqsuLnh9
	 2p5s3tf0+NzJX58RDelHwlyiUUo03sJbqlCi0Uhm8O0q5kgLfxfjRZldXhfVfkaB/M
	 givx5uFEmSnOpdJUQYC9DYc1FUCeejBbtqLEZ649Gy7gKN/PdvkHUbrXo7WzrKo+fb
	 8Neghmltq1rFQ==
Date: Wed, 19 Aug 2026 23:36:59 +0000
To: Aiden Isik <aidenisik@protonmail.com>
From: Aiden Isik <aidenisik@protonmail.com>
Cc: Guenter Roeck <linux@roeck-us.net>, sashiko-reviews@lists.linux.dev, Aiden Isik <aidenisik@member.fsf.org>, devicetree@vger.kernel.org, robh@kernel.org, linux-watchdog@vger.kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v3 2/2] watchdog: s3c2410_wdt: Add exynos5515-wdt compatible data
Message-ID: <XNt95pVriUNFbMMYsr5mnQo9LUABboJjUMboxV5mWYj9FQJb6XGjsGkGRre7eSK4bvCG4oOuTg4YNiujCpX7ZlonVgQSHFBEzpFvZLFTXtw=@protonmail.com>
In-Reply-To: <cTie_daC2kaIY2BT6HkyAeivwspRhq3thkrkGDMVdIpF2vF5Vr38HQxPcvKFK6pvWatAFk-CO7XL2uz3OCfDSwI-EOxQqI8hNylXjG1jrQI=@protonmail.com>
References: <20260818-for-next-lucky7-watchdog-v3-0-2912bd122c57@member.fsf.org> <20260818-for-next-lucky7-watchdog-v3-2-2912bd122c57@member.fsf.org> <20260818181349.894171F000E9@smtp.kernel.org> <k_6CWq_7vPkV72MkyL0wCdcr9ptTffpGOGc6dBLbXjcHBV4DGRzP-35mxO0tdOBaIEhy4BxByYLCh8T5nidgwaMwGcNYD9KCIpxkeF4RRiE=@protonmail.com> <83b5d8e7-9504-41c9-9f24-8fce60641de4@roeck-us.net> <-HoGjao7Mdcx5P3JHoh9WjecLbbXBISKawVeEa59KRfhq7rul5NozHGaISvi0T-ZTp2otj7_b5qqb9tQI5XR0Wvp4UzG7crAekiRTXhiOd4=@protonmail.com> <d8191041-a4bc-4674-ab9e-7fb56ca2b56f@roeck-us.net> <cTie_daC2kaIY2BT6HkyAeivwspRhq3thkrkGDMVdIpF2vF5Vr38HQxPcvKFK6pvWatAFk-CO7XL2uz3OCfDSwI-EOxQqI8hNylXjG1jrQI=@protonmail.com>
Feedback-ID: 46524699:user:proton
X-Pm-Message-ID: 111a5a9167fae369011da8dfeac121ed85b8e216
Precedence: bulk
X-Mailing-List: sashiko-reviews@lists.linux.dev
List-Id: <sashiko-reviews.lists.linux.dev>
List-Subscribe: <mailto:sashiko-reviews+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:sashiko-reviews+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable

Hi again Guenter,

> Hi Guenter,
>=20
> > On 8/18/26 12:35, Aiden Isik wrote:
> > > Hi Guenter,
> > >
> > >> On 8/18/26 11:33, Aiden Isik wrote:
> > >>>> Thank you for your contribution! Sashiko AI review found 1 potenti=
al issue(s) to consider:
> > >>>> - [Medium] Missing PMU counter enable configuration for Exynos5515=
 watchdog.
> > >>>> --
> > >>>>
> > >>>> --- Patch [2]: [PATCH v3 2/2] watchdog: s3c2410_wdt: Add exynos551=
5-wdt compatible data ---
> > >>>> commit 9ce360e3c933b7447ba5da9ba1b7ae3fee989703
> > >>>> Author: Aiden Isik <aidenisik@member.fsf.org>
> > >>>>
> > >>>> watchdog: s3c2410_wdt: Add exynos5515-wdt compatible data
> > >>>>
> > >>>> This commit adds driver data for the Exynos5515 SoC's watchdog tim=
er.
> > >>>>
> > >>>>> diff --git a/drivers/watchdog/s3c2410_wdt.c b/drivers/watchdog/s3=
c2410_wdt.c
> > >>>>> index e31f93db05096..5592f25fe6c83 100644
> > >>>>> --- a/drivers/watchdog/s3c2410_wdt.c
> > >>>>> +++ b/drivers/watchdog/s3c2410_wdt.c
> > >>>>> @@ -232,6 +232,16 @@ static const struct s3c2410_wdt_variant drv_=
data_exynos5420 =3D {
> > >>>>>    =09=09  QUIRK_HAS_PMU_RST_STAT | QUIRK_HAS_PMU_AUTO_DISABLE,
> > >>>>>    };
> > >>>>>
> > >>>>> +static const struct s3c2410_wdt_variant drv_data_exynos5515 =3D =
{
> > >>>>> +=09.mask_reset_reg =3D EXYNOSAUTOV920_CLUSTER0_NONCPU_INT_EN,
> > >>>>> +=09.mask_bit =3D 2,
> > >>>>> +=09.mask_reset_inv =3D true,
> > >>>>> +=09.rst_stat_reg =3D EXYNOS5_RST_STAT_REG_OFFSET,
> > >>>>> +=09.rst_stat_bit =3D 24,
> > >>>>> +=09.quirks =3D QUIRK_HAS_WTCLRINT_REG | QUIRK_HAS_PMU_MASK_RESET=
 | \
> > >>>>> +=09=09  QUIRK_HAS_PMU_RST_STAT | QUIRK_HAS_DBGACK_BIT,
> > >>>>> +};
> > >>>>
> > >>>> [Severity: Medium]
> > >>>> Does the Exynos5515 PMU require explicit counter enablement like o=
ther recent
> > >>>> Exynos SoCs?
> > >>>>
> > >>>> Other variants in this driver (like Exynos850, AutoV920, and GS101=
) that use
> > >>>> the NONCPU_INT_EN PMU registers also pair it with a NONCPU_OUT reg=
ister and
> > >>>> the QUIRK_HAS_PMU_CNT_EN flag to ensure the watchdog counter ticks=
.
> > >>>>
> > >>>> If the Exynos5515 hardware works similarly, omitting cnt_en_reg, c=
nt_en_bit,
> > >>>> and QUIRK_HAS_PMU_CNT_EN here might leave the counter disabled and=
 the
> > >>>> watchdog silently non-functional. Could you confirm if this varian=
t needs the
> > >>>> counter enable logic?
> > >>>
> > >>> Exynos5515 does not require this.
> > >>>
> > >>> Downstream on GS101, as an example, has this struct member set:
> > >>>
> > >>>> pmu_count_en_func
> > >>>
> > >>> This is not set downstream for Exynos5515, so it is not used for
> > >>> Exynos5515.
> > >>>
> > >>
> > >> You keep talking about "downstream". What is that ?
> > >
> > > By "downstream" I am referring specifically to Samsung's Linux kernel
> > > fork for Exynos5515.
> > >
> > > I host a copy here: https://github.com/Aiden-Isik/linux-android-lucky=
7
> > >
> > > Also in this message I refer to Google's GS101 kernel fork, which can
> > > be found here:
> > > https://github.com/LineageOS/android_kernel_google_gs101
> > >
> >
> > Both are completely irrelevant for the upstream kernel. I am most defin=
itely
> > not going to look into that code. If there is anything relevant - such =
as
> > the comment you pointed to earlier - you'll need to provide that as ind=
ependent
> > comment(s), not just refer to some downstream code as explanation. The
> > explanation needs to be provided in the _upstream_ kernel code.
> >
>=20
> There's not really any explanation for it other than "that is the way it =
is".
> Samsung designed the Exynos5515 watchdog timer to not have that quirk,
> I read the downstream code and learnt that fact, so we don't enable
> that quirk.
>=20

Just in case I am misunderstanding what you are asking for and you want
examples of how I know this is correct to be posted on the mailing list,
here you go.

Unfortunately Samsung doesn't publish technical specifications for their
modern SoCs, so the best documentation we have is their own source code,
which doesn't really explain the *why*, but it does explain the *what*
and the *how*.

I'll do my best to explain it concisely and how we drive the hardware
in the same way upstream:

Google (and/or Samsung since GS101 is Exynos-based) define the struct
for the watchdog timer like this:

> static const struct s3c2410_wdt_variant drv_data_gs101_cl0 =3D {
> =09.noncpu_int_en =3D EXYNOS_CLUSTER0_NONCPU_INT_EN,
> =09.noncpu_out =3D EXYNOS_CLUSTER0_NONCPU_OUT,
> =09.mask_bit =3D 2,
> =09.cnt_en_bit =3D 8,
> =09.rst_stat_reg =3D EXYNOS_RST_STAT_REG_OFFSET,
> =09.rst_stat_bit =3D 0,      /* CLUSTER0 WDTRESET */
> =09.pmu_reset_func =3D s3c2410wdt_noncpu_int_en,
> =09.pmu_count_en_func =3D s3c2410wdt_noncpu_out,
> =09.quirks =3D QUIRK_HAS_PMU_CONFIG | QUIRK_HAS_RST_STAT | QUIRK_HAS_WTCL=
RINT_REG |
> =09=09  QUIRK_HAS_DBGACK_BIT | QUIRK_HAS_WTMINCNT_REG,
> };

Note 'pmu_count_en_func' is set.

Later on in the file, we have this code:

> if (wdt->drv_data->pmu_count_en_func) {
> =09ret =3D wdt->drv_data->pmu_count_en_func(wdt, true);
> =09if (ret < 0) {
> =09=09dev_info(wdt->dev, "wdt count enable fail\n");
> =09=09return ret;
> =09}
> }

Which will call the chosen counter enable function if that field is set,
which will, well, enable the counter.

Now, for the struct corresponding to Exynos5515 in the same driver:

> static const struct s3c2410_wdt_variant drv_data_exynos9_v4 =3D {
> =09.noncpu_int_en =3D EXYNOS_CLUSTER2_NONCPU_INT_EN,
> =09.mask_bit =3D 2,
> =09.rst_stat_reg =3D EXYNOS5_RST_STAT_REG_OFFSET,
> =09.rst_stat_bit =3D 23,=09/* CLUSTER2 WDTRESET */
> =09.pmu_reset_func =3D s3c2410wdt_noncpu_int_en,
> =09.quirks =3D QUIRK_HAS_PMU_CONFIG | QUIRK_HAS_RST_STAT | QUIRK_HAS_WTCL=
RINT_REG |
> =09=09  QUIRK_HAS_DBGACK_BIT | QUIRK_HAS_WTMINCNT_REG,
};

We can see that 'pmu_count_en_func' is not set, meaning that code within
the if statement shown earlier is not called, and the counter is not manual=
ly
enabled.

Translating this to upstream, if QUIRK_HAS_PMU_CNT_EN is set as a flag,
the following code within the if statement will execute:

> if (wdt->drv_data->quirks & QUIRK_HAS_PMU_CNT_EN) {
> =09ret =3D s3c2410wdt_enable_counter(wdt, en);
> =09=09if (ret < 0)
> =09=09=09return ret;
> =09}

Which as we can see does the same thing and enables the counter.

So, since 'pmu_count_en_func' is enabled on GS101 in the downstream vendor
code, the QUIRK_HAS_PMU_CNT_EN flag is set, as the Sashiko AI points out.
However, since it is *not* set for Exynos5515, that means Exynos5515 does
not require manual counter enablement and that flag should not be set,
which is why the AI's concern is wrong.

I also tested this (with the watchdog actually enabled this time), and it
behaves as expected.

> > Guenter
> >
> > >>
> > >> Guenter
> > >>
> > >>
> > >
> > > Kind regards,
> > > - Aiden Isik
> >
> >
>=20
> Kind regards,
> - Aiden Isik
>=20

Kind regards,
- Aiden Isik
