
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_builder.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <error_tok_2>:
       0:	str	fp, [sp, #-8]!
       4:	str	lr, [sp, #4]
       8:	add	fp, sp, #4
       c:	sub	sp, sp, #24
      10:	str	r0, [fp, #-8]
      14:	str	r1, [fp, #-12]
      18:	str	r2, [fp, #-16]
      1c:	str	r3, [fp, #-20]	; 0xffffffec
      20:	mov	r3, #0
      24:	str	r3, [sp, #4]
      28:	mov	r3, #0
      2c:	str	r3, [sp]
      30:	ldr	r3, [fp, #-20]	; 0xffffffec
      34:	ldr	r2, [fp, #-16]
      38:	ldr	r1, [fp, #-12]
      3c:	ldr	r0, [fp, #-8]
      40:	bl	0 <__flatcc_error_report>
      44:	nop	{0}
      48:	sub	sp, fp, #4
      4c:	ldr	fp, [sp]
      50:	add	sp, sp, #4
      54:	pop	{pc}		; (ldr pc, [sp], #4)

00000058 <token_name>:
      58:	push	{fp}		; (str fp, [sp, #-4]!)
      5c:	add	fp, sp, #0
      60:	sub	sp, sp, #20
      64:	str	r0, [fp, #-8]
      68:	str	r1, [fp, #-12]
      6c:	str	r2, [fp, #-16]
      70:	ldr	r3, [fp, #-8]
      74:	ldr	r2, [r3, #4]
      78:	ldr	r3, [fp, #-12]
      7c:	str	r2, [r3]
      80:	ldr	r3, [fp, #-8]
      84:	ldr	r2, [r3]
      88:	ldr	r3, [fp, #-16]
      8c:	str	r2, [r3]
      90:	nop	{0}
      94:	add	sp, fp, #0
      98:	pop	{fp}		; (ldr fp, [sp], #4)
      9c:	bx	lr

000000a0 <fb_compound_name>:
      a0:	str	fp, [sp, #-8]!
      a4:	str	lr, [sp, #4]
      a8:	add	fp, sp, #4
      ac:	sub	sp, sp, #8
      b0:	str	r0, [fp, #-8]
      b4:	str	r1, [fp, #-12]
      b8:	ldr	r3, [fp, #-8]
      bc:	ldr	r3, [r3, #12]
      c0:	ldr	r1, [fp, #-8]
      c4:	ldr	r2, [fp, #-12]
      c8:	mov	r0, r3
      cc:	bl	0 <__flatcc_fb_scoped_symbol_name>
      d0:	nop	{0}
      d4:	sub	sp, fp, #4
      d8:	ldr	fp, [sp]
      dc:	add	sp, sp, #4
      e0:	pop	{pc}		; (ldr pc, [sp], #4)

000000e4 <symbol_name>:
      e4:	str	fp, [sp, #-8]!
      e8:	str	lr, [sp, #4]
      ec:	add	fp, sp, #4
      f0:	sub	sp, sp, #16
      f4:	str	r0, [fp, #-8]
      f8:	str	r1, [fp, #-12]
      fc:	str	r2, [fp, #-16]
     100:	ldr	r3, [fp, #-8]
     104:	ldr	r3, [r3, #4]
     108:	ldr	r2, [fp, #-16]
     10c:	ldr	r1, [fp, #-12]
     110:	mov	r0, r3
     114:	bl	58 <token_name>
     118:	nop	{0}
     11c:	sub	sp, fp, #4
     120:	ldr	fp, [sp]
     124:	add	sp, sp, #4
     128:	pop	{pc}		; (ldr pc, [sp], #4)

0000012c <scalar_type_ns>:
     12c:	push	{fp}		; (str fp, [sp, #-4]!)
     130:	add	fp, sp, #0
     134:	sub	sp, sp, #12
     138:	str	r0, [fp, #-8]
     13c:	str	r1, [fp, #-12]
     140:	ldr	r3, [fp, #-8]
     144:	cmp	r3, #5
     148:	bne	154 <scalar_type_ns+0x28>
     14c:	ldr	r3, [fp, #-12]
     150:	b	15c <scalar_type_ns+0x30>
     154:	movw	r3, #0
     158:	movt	r3, #0
     15c:	mov	r0, r3
     160:	add	sp, fp, #0
     164:	pop	{fp}		; (ldr fp, [sp], #4)
     168:	bx	lr

0000016c <scalar_type_prefix>:
     16c:	str	fp, [sp, #-8]!
     170:	str	lr, [sp, #4]
     174:	add	fp, sp, #4
     178:	sub	sp, sp, #24
     17c:	str	r0, [fp, #-16]
     180:	ldr	r3, [fp, #-16]
     184:	sub	r3, r3, #1
     188:	cmp	r3, #10
     18c:	ldrls	pc, [pc, r3, lsl #2]
     190:	b	270 <scalar_type_prefix+0x104>
     194:	.word	0x000001c0
     198:	.word	0x000001d0
     19c:	.word	0x000001e0
     1a0:	.word	0x000001f0
     1a4:	.word	0x00000200
     1a8:	.word	0x00000210
     1ac:	.word	0x00000220
     1b0:	.word	0x00000230
     1b4:	.word	0x00000240
     1b8:	.word	0x00000260
     1bc:	.word	0x00000250
     1c0:	movw	r3, #0
     1c4:	movt	r3, #0
     1c8:	str	r3, [fp, #-8]
     1cc:	b	2c0 <scalar_type_prefix+0x154>
     1d0:	movw	r3, #0
     1d4:	movt	r3, #0
     1d8:	str	r3, [fp, #-8]
     1dc:	b	2c0 <scalar_type_prefix+0x154>
     1e0:	movw	r3, #0
     1e4:	movt	r3, #0
     1e8:	str	r3, [fp, #-8]
     1ec:	b	2c0 <scalar_type_prefix+0x154>
     1f0:	movw	r3, #0
     1f4:	movt	r3, #0
     1f8:	str	r3, [fp, #-8]
     1fc:	b	2c0 <scalar_type_prefix+0x154>
     200:	movw	r3, #0
     204:	movt	r3, #0
     208:	str	r3, [fp, #-8]
     20c:	b	2c0 <scalar_type_prefix+0x154>
     210:	movw	r3, #0
     214:	movt	r3, #0
     218:	str	r3, [fp, #-8]
     21c:	b	2c0 <scalar_type_prefix+0x154>
     220:	movw	r3, #0
     224:	movt	r3, #0
     228:	str	r3, [fp, #-8]
     22c:	b	2c0 <scalar_type_prefix+0x154>
     230:	movw	r3, #0
     234:	movt	r3, #0
     238:	str	r3, [fp, #-8]
     23c:	b	2c0 <scalar_type_prefix+0x154>
     240:	movw	r3, #0
     244:	movt	r3, #0
     248:	str	r3, [fp, #-8]
     24c:	b	2c0 <scalar_type_prefix+0x154>
     250:	movw	r3, #0
     254:	movt	r3, #0
     258:	str	r3, [fp, #-8]
     25c:	b	2c0 <scalar_type_prefix+0x154>
     260:	movw	r3, #0
     264:	movt	r3, #0
     268:	str	r3, [fp, #-8]
     26c:	b	2c0 <scalar_type_prefix+0x154>
     270:	movw	r3, #0
     274:	movt	r3, #0
     278:	ldr	r0, [r3]
     27c:	movw	r3, #0
     280:	movt	r3, #0
     284:	str	r3, [sp]
     288:	mov	r3, #96	; 0x60
     28c:	movw	r2, #0
     290:	movt	r2, #0
     294:	movw	r1, #0
     298:	movt	r1, #0
     29c:	bl	0 <fprintf>
     2a0:	movw	r3, #0
     2a4:	movt	r3, #0
     2a8:	mov	r2, #96	; 0x60
     2ac:	movw	r1, #0
     2b0:	movt	r1, #0
     2b4:	movw	r0, #0
     2b8:	movt	r0, #0
     2bc:	bl	0 <__assert_fail>
     2c0:	ldr	r3, [fp, #-8]
     2c4:	mov	r0, r3
     2c8:	sub	sp, fp, #4
     2cc:	ldr	fp, [sp]
     2d0:	add	sp, sp, #4
     2d4:	pop	{pc}		; (ldr pc, [sp], #4)

000002d8 <scalar_type_name>:
     2d8:	str	fp, [sp, #-8]!
     2dc:	str	lr, [sp, #4]
     2e0:	add	fp, sp, #4
     2e4:	sub	sp, sp, #24
     2e8:	str	r0, [fp, #-16]
     2ec:	ldr	r3, [fp, #-16]
     2f0:	sub	r3, r3, #1
     2f4:	cmp	r3, #10
     2f8:	ldrls	pc, [pc, r3, lsl #2]
     2fc:	b	3dc <scalar_type_name+0x104>
     300:	.word	0x0000032c
     304:	.word	0x0000033c
     308:	.word	0x0000034c
     30c:	.word	0x0000035c
     310:	.word	0x0000036c
     314:	.word	0x0000037c
     318:	.word	0x0000038c
     31c:	.word	0x0000039c
     320:	.word	0x000003ac
     324:	.word	0x000003cc
     328:	.word	0x000003bc
     32c:	movw	r3, #0
     330:	movt	r3, #0
     334:	str	r3, [fp, #-8]
     338:	b	42c <scalar_type_name+0x154>
     33c:	movw	r3, #0
     340:	movt	r3, #0
     344:	str	r3, [fp, #-8]
     348:	b	42c <scalar_type_name+0x154>
     34c:	movw	r3, #0
     350:	movt	r3, #0
     354:	str	r3, [fp, #-8]
     358:	b	42c <scalar_type_name+0x154>
     35c:	movw	r3, #0
     360:	movt	r3, #0
     364:	str	r3, [fp, #-8]
     368:	b	42c <scalar_type_name+0x154>
     36c:	movw	r3, #0
     370:	movt	r3, #0
     374:	str	r3, [fp, #-8]
     378:	b	42c <scalar_type_name+0x154>
     37c:	movw	r3, #0
     380:	movt	r3, #0
     384:	str	r3, [fp, #-8]
     388:	b	42c <scalar_type_name+0x154>
     38c:	movw	r3, #0
     390:	movt	r3, #0
     394:	str	r3, [fp, #-8]
     398:	b	42c <scalar_type_name+0x154>
     39c:	movw	r3, #0
     3a0:	movt	r3, #0
     3a4:	str	r3, [fp, #-8]
     3a8:	b	42c <scalar_type_name+0x154>
     3ac:	movw	r3, #0
     3b0:	movt	r3, #0
     3b4:	str	r3, [fp, #-8]
     3b8:	b	42c <scalar_type_name+0x154>
     3bc:	movw	r3, #0
     3c0:	movt	r3, #0
     3c4:	str	r3, [fp, #-8]
     3c8:	b	42c <scalar_type_name+0x154>
     3cc:	movw	r3, #0
     3d0:	movt	r3, #0
     3d4:	str	r3, [fp, #-8]
     3d8:	b	42c <scalar_type_name+0x154>
     3dc:	movw	r3, #0
     3e0:	movt	r3, #0
     3e4:	ldr	r0, [r3]
     3e8:	movw	r3, #0
     3ec:	movt	r3, #0
     3f0:	str	r3, [sp]
     3f4:	mov	r3, #141	; 0x8d
     3f8:	movw	r2, #0
     3fc:	movt	r2, #0
     400:	movw	r1, #0
     404:	movt	r1, #0
     408:	bl	0 <fprintf>
     40c:	movw	r3, #0
     410:	movt	r3, #0
     414:	mov	r2, #141	; 0x8d
     418:	movw	r1, #0
     41c:	movt	r1, #0
     420:	movw	r0, #0
     424:	movt	r0, #0
     428:	bl	0 <__assert_fail>
     42c:	ldr	r3, [fp, #-8]
     430:	mov	r0, r3
     434:	sub	sp, fp, #4
     438:	ldr	fp, [sp]
     43c:	add	sp, sp, #4
     440:	pop	{pc}		; (ldr pc, [sp], #4)

00000444 <scalar_cast>:
     444:	str	fp, [sp, #-8]!
     448:	str	lr, [sp, #4]
     44c:	add	fp, sp, #4
     450:	sub	sp, sp, #24
     454:	str	r0, [fp, #-16]
     458:	ldr	r3, [fp, #-16]
     45c:	sub	r3, r3, #1
     460:	cmp	r3, #8
     464:	ldrls	pc, [pc, r3, lsl #2]
     468:	b	520 <scalar_cast+0xdc>
     46c:	.word	0x00000490
     470:	.word	0x000004a0
     474:	.word	0x000004b0
     478:	.word	0x000004c0
     47c:	.word	0x000004d0
     480:	.word	0x000004e0
     484:	.word	0x000004f0
     488:	.word	0x00000500
     48c:	.word	0x00000510
     490:	movw	r3, #0
     494:	movt	r3, #0
     498:	str	r3, [fp, #-8]
     49c:	b	570 <scalar_cast+0x12c>
     4a0:	movw	r3, #0
     4a4:	movt	r3, #0
     4a8:	str	r3, [fp, #-8]
     4ac:	b	570 <scalar_cast+0x12c>
     4b0:	movw	r3, #0
     4b4:	movt	r3, #0
     4b8:	str	r3, [fp, #-8]
     4bc:	b	570 <scalar_cast+0x12c>
     4c0:	movw	r3, #0
     4c4:	movt	r3, #0
     4c8:	str	r3, [fp, #-8]
     4cc:	b	570 <scalar_cast+0x12c>
     4d0:	movw	r3, #0
     4d4:	movt	r3, #0
     4d8:	str	r3, [fp, #-8]
     4dc:	b	570 <scalar_cast+0x12c>
     4e0:	movw	r3, #0
     4e4:	movt	r3, #0
     4e8:	str	r3, [fp, #-8]
     4ec:	b	570 <scalar_cast+0x12c>
     4f0:	movw	r3, #0
     4f4:	movt	r3, #0
     4f8:	str	r3, [fp, #-8]
     4fc:	b	570 <scalar_cast+0x12c>
     500:	movw	r3, #0
     504:	movt	r3, #0
     508:	str	r3, [fp, #-8]
     50c:	b	570 <scalar_cast+0x12c>
     510:	movw	r3, #0
     514:	movt	r3, #0
     518:	str	r3, [fp, #-8]
     51c:	b	570 <scalar_cast+0x12c>
     520:	movw	r3, #0
     524:	movt	r3, #0
     528:	ldr	r0, [r3]
     52c:	movw	r3, #0
     530:	movt	r3, #0
     534:	str	r3, [sp]
     538:	mov	r3, #226	; 0xe2
     53c:	movw	r2, #0
     540:	movt	r2, #0
     544:	movw	r1, #0
     548:	movt	r1, #0
     54c:	bl	0 <fprintf>
     550:	movw	r3, #0
     554:	movt	r3, #0
     558:	mov	r2, #226	; 0xe2
     55c:	movw	r1, #0
     560:	movt	r1, #0
     564:	movw	r0, #0
     568:	movt	r0, #0
     56c:	bl	0 <__assert_fail>
     570:	ldr	r3, [fp, #-8]
     574:	mov	r0, r3
     578:	sub	sp, fp, #4
     57c:	ldr	fp, [sp]
     580:	add	sp, sp, #4
     584:	pop	{pc}		; (ldr pc, [sp], #4)

00000588 <print_literal>:
     588:	str	fp, [sp, #-8]!
     58c:	str	lr, [sp, #4]
     590:	add	fp, sp, #4
     594:	sub	sp, sp, #32
     598:	str	r0, [fp, #-16]
     59c:	str	r1, [fp, #-20]	; 0xffffffec
     5a0:	str	r2, [fp, #-24]	; 0xffffffe8
     5a4:	ldr	r3, [fp, #-20]	; 0xffffffec
     5a8:	ldrh	r3, [r3, #8]
     5ac:	sub	r3, r3, #3
     5b0:	cmp	r3, #3
     5b4:	ldrls	pc, [pc, r3, lsl #2]
     5b8:	b	6bc <print_literal+0x134>
     5bc:	.word	0x00000664
     5c0:	.word	0x00000600
     5c4:	.word	0x000005cc
     5c8:	.word	0x00000634
     5cc:	ldr	r0, [fp, #-16]
     5d0:	bl	444 <scalar_cast>
     5d4:	str	r0, [fp, #-8]
     5d8:	ldr	r3, [fp, #-20]	; 0xffffffec
     5dc:	ldrd	r2, [r3]
     5e0:	strd	r2, [sp]
     5e4:	ldr	r2, [fp, #-8]
     5e8:	movw	r1, #0
     5ec:	movt	r1, #0
     5f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
     5f4:	bl	0 <sprintf>
     5f8:	mov	r3, r0
     5fc:	b	70c <print_literal+0x184>
     600:	ldr	r0, [fp, #-16]
     604:	bl	444 <scalar_cast>
     608:	str	r0, [fp, #-8]
     60c:	ldr	r3, [fp, #-20]	; 0xffffffec
     610:	ldrd	r2, [r3]
     614:	strd	r2, [sp]
     618:	ldr	r2, [fp, #-8]
     61c:	movw	r1, #0
     620:	movt	r1, #0
     624:	ldr	r0, [fp, #-24]	; 0xffffffe8
     628:	bl	0 <sprintf>
     62c:	mov	r3, r0
     630:	b	70c <print_literal+0x184>
     634:	ldr	r0, [fp, #-16]
     638:	bl	444 <scalar_cast>
     63c:	str	r0, [fp, #-8]
     640:	ldr	r3, [fp, #-20]	; 0xffffffec
     644:	ldrb	r3, [r3]
     648:	ldr	r2, [fp, #-8]
     64c:	movw	r1, #0
     650:	movt	r1, #0
     654:	ldr	r0, [fp, #-24]	; 0xffffffe8
     658:	bl	0 <sprintf>
     65c:	mov	r3, r0
     660:	b	70c <print_literal+0x184>
     664:	ldr	r3, [fp, #-16]
     668:	cmp	r3, #11
     66c:	bne	69c <print_literal+0x114>
     670:	ldr	r3, [fp, #-20]	; 0xffffffec
     674:	vldr	d7, [r3]
     678:	vcvt.f32.f64	s15, d7
     67c:	vcvt.f64.f32	d7, s15
     680:	vmov	r2, r3, d7
     684:	movw	r1, #0
     688:	movt	r1, #0
     68c:	ldr	r0, [fp, #-24]	; 0xffffffe8
     690:	bl	0 <sprintf>
     694:	mov	r3, r0
     698:	b	70c <print_literal+0x184>
     69c:	ldr	r3, [fp, #-20]	; 0xffffffec
     6a0:	ldrd	r2, [r3]
     6a4:	movw	r1, #0
     6a8:	movt	r1, #0
     6ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
     6b0:	bl	0 <sprintf>
     6b4:	mov	r3, r0
     6b8:	b	70c <print_literal+0x184>
     6bc:	movw	r3, #0
     6c0:	movt	r3, #0
     6c4:	ldr	r0, [r3]
     6c8:	movw	r3, #0
     6cc:	movt	r3, #0
     6d0:	str	r3, [sp]
     6d4:	mov	r3, #260	; 0x104
     6d8:	movw	r2, #0
     6dc:	movt	r2, #0
     6e0:	movw	r1, #0
     6e4:	movt	r1, #0
     6e8:	bl	0 <fprintf>
     6ec:	movw	r3, #0
     6f0:	movt	r3, #0
     6f4:	mov	r2, #260	; 0x104
     6f8:	movw	r1, #0
     6fc:	movt	r1, #0
     700:	movw	r0, #0
     704:	movt	r0, #0
     708:	bl	0 <__assert_fail>
     70c:	mov	r0, r3
     710:	sub	sp, fp, #4
     714:	ldr	fp, [sp]
     718:	add	sp, sp, #4
     71c:	pop	{pc}		; (ldr pc, [sp], #4)

00000720 <gen_prologue>:
     720:	str	fp, [sp, #-8]!
     724:	str	lr, [sp, #4]
     728:	add	fp, sp, #4
     72c:	sub	sp, sp, #8
     730:	str	r0, [fp, #-8]
     734:	ldr	r3, [fp, #-8]
     738:	ldr	r3, [r3, #212]	; 0xd4
     73c:	ldr	r3, [r3, #140]	; 0x8c
     740:	cmp	r3, #0
     744:	beq	764 <gen_prologue+0x44>
     748:	ldr	r3, [fp, #-8]
     74c:	ldr	r3, [r3, #204]	; 0xcc
     750:	mov	r2, #36	; 0x24
     754:	mov	r1, #1
     758:	movw	r0, #0
     75c:	movt	r0, #0
     760:	bl	0 <fwrite>
     764:	mov	r3, #0
     768:	mov	r0, r3
     76c:	sub	sp, fp, #4
     770:	ldr	fp, [sp]
     774:	add	sp, sp, #4
     778:	pop	{pc}		; (ldr pc, [sp], #4)

0000077c <gen_epilogue>:
     77c:	str	fp, [sp, #-8]!
     780:	str	lr, [sp, #4]
     784:	add	fp, sp, #4
     788:	sub	sp, sp, #8
     78c:	str	r0, [fp, #-8]
     790:	ldr	r3, [fp, #-8]
     794:	ldr	r3, [r3, #212]	; 0xd4
     798:	ldr	r3, [r3, #140]	; 0x8c
     79c:	cmp	r3, #0
     7a0:	beq	7c0 <gen_epilogue+0x44>
     7a4:	ldr	r3, [fp, #-8]
     7a8:	ldr	r3, [r3, #204]	; 0xcc
     7ac:	mov	r2, #36	; 0x24
     7b0:	mov	r1, #1
     7b4:	movw	r0, #0
     7b8:	movt	r0, #0
     7bc:	bl	0 <fwrite>
     7c0:	mov	r3, #0
     7c4:	mov	r0, r3
     7c8:	sub	sp, fp, #4
     7cc:	ldr	fp, [sp]
     7d0:	add	sp, sp, #4
     7d4:	pop	{pc}		; (ldr pc, [sp], #4)

000007d8 <__flatcc_fb_gen_common_c_builder_header>:
     7d8:	str	fp, [sp, #-8]!
     7dc:	str	lr, [sp, #4]
     7e0:	add	fp, sp, #4
     7e4:	sub	sp, sp, #24
     7e8:	str	r0, [fp, #-16]
     7ec:	ldr	r3, [fp, #-16]
     7f0:	str	r3, [fp, #-8]
     7f4:	ldr	r3, [fp, #-16]
     7f8:	add	r3, r3, #102	; 0x66
     7fc:	str	r3, [fp, #-12]
     800:	ldr	r3, [fp, #-16]
     804:	ldr	r3, [r3, #204]	; 0xcc
     808:	ldr	r2, [fp, #-12]
     80c:	movw	r1, #0
     810:	movt	r1, #0
     814:	mov	r0, r3
     818:	bl	0 <fprintf>
     81c:	ldr	r3, [fp, #-16]
     820:	ldr	r3, [r3, #204]	; 0xcc
     824:	ldr	r2, [fp, #-12]
     828:	movw	r1, #0
     82c:	movt	r1, #0
     830:	mov	r0, r3
     834:	bl	0 <fprintf>
     838:	ldr	r3, [fp, #-16]
     83c:	ldr	r3, [r3, #204]	; 0xcc
     840:	mov	r2, #81	; 0x51
     844:	mov	r1, #1
     848:	movw	r0, #0
     84c:	movt	r0, #0
     850:	bl	0 <fwrite>
     854:	ldr	r3, [fp, #-16]
     858:	ldr	r3, [r3, #204]	; 0xcc
     85c:	mov	r2, #53	; 0x35
     860:	mov	r1, #1
     864:	movw	r0, #0
     868:	movt	r0, #0
     86c:	bl	0 <fwrite>
     870:	ldr	r0, [fp, #-16]
     874:	bl	720 <gen_prologue>
     878:	ldr	r3, [fp, #-16]
     87c:	ldr	r3, [r3, #204]	; 0xcc
     880:	mov	r2, #22
     884:	mov	r1, #1
     888:	movw	r0, #0
     88c:	movt	r0, #0
     890:	bl	0 <fwrite>
     894:	ldr	r3, [fp, #-16]
     898:	ldr	r3, [r3, #204]	; 0xcc
     89c:	mov	r2, #35	; 0x23
     8a0:	mov	r1, #1
     8a4:	movw	r0, #0
     8a8:	movt	r0, #0
     8ac:	bl	0 <fwrite>
     8b0:	ldr	r3, [fp, #-16]
     8b4:	ldr	r3, [r3, #204]	; 0xcc
     8b8:	mov	r2, #7
     8bc:	mov	r1, #1
     8c0:	movw	r0, #0
     8c4:	movt	r0, #0
     8c8:	bl	0 <fwrite>
     8cc:	movw	r1, #0
     8d0:	movt	r1, #0
     8d4:	ldr	r0, [fp, #-8]
     8d8:	bl	0 <strcmp>
     8dc:	mov	r3, r0
     8e0:	cmp	r3, #0
     8e4:	beq	990 <__flatcc_fb_gen_common_c_builder_header+0x1b8>
     8e8:	ldr	r3, [fp, #-16]
     8ec:	ldr	r3, [r3, #204]	; 0xcc
     8f0:	ldr	r2, [fp, #-8]
     8f4:	movw	r1, #0
     8f8:	movt	r1, #0
     8fc:	mov	r0, r3
     900:	bl	0 <fprintf>
     904:	ldr	r3, [fp, #-16]
     908:	ldr	r3, [r3, #204]	; 0xcc
     90c:	ldr	r2, [fp, #-8]
     910:	movw	r1, #0
     914:	movt	r1, #0
     918:	mov	r0, r3
     91c:	bl	0 <fprintf>
     920:	ldr	r3, [fp, #-16]
     924:	ldr	r3, [r3, #204]	; 0xcc
     928:	ldr	r2, [fp, #-8]
     92c:	movw	r1, #0
     930:	movt	r1, #0
     934:	mov	r0, r3
     938:	bl	0 <fprintf>
     93c:	ldr	r3, [fp, #-16]
     940:	ldr	r3, [r3, #204]	; 0xcc
     944:	ldr	r2, [fp, #-8]
     948:	movw	r1, #0
     94c:	movt	r1, #0
     950:	mov	r0, r3
     954:	bl	0 <fprintf>
     958:	ldr	r3, [fp, #-16]
     95c:	ldr	r3, [r3, #204]	; 0xcc
     960:	ldr	r2, [fp, #-8]
     964:	movw	r1, #0
     968:	movt	r1, #0
     96c:	mov	r0, r3
     970:	bl	0 <fprintf>
     974:	ldr	r3, [fp, #-16]
     978:	ldr	r3, [r3, #204]	; 0xcc
     97c:	ldr	r2, [fp, #-8]
     980:	movw	r1, #0
     984:	movt	r1, #0
     988:	mov	r0, r3
     98c:	bl	0 <fprintf>
     990:	ldr	r3, [fp, #-16]
     994:	ldr	r0, [r3, #204]	; 0xcc
     998:	ldr	r3, [fp, #-8]
     99c:	ldr	r2, [fp, #-8]
     9a0:	movw	r1, #0
     9a4:	movt	r1, #0
     9a8:	bl	0 <fprintf>
     9ac:	ldr	r3, [fp, #-16]
     9b0:	ldr	r0, [r3, #204]	; 0xcc
     9b4:	ldr	r3, [fp, #-8]
     9b8:	ldr	r2, [fp, #-8]
     9bc:	movw	r1, #0
     9c0:	movt	r1, #0
     9c4:	bl	0 <fprintf>
     9c8:	movw	r1, #0
     9cc:	movt	r1, #0
     9d0:	ldr	r0, [fp, #-8]
     9d4:	bl	0 <strcmp>
     9d8:	mov	r3, r0
     9dc:	cmp	r3, #0
     9e0:	beq	a1c <__flatcc_fb_gen_common_c_builder_header+0x244>
     9e4:	ldr	r3, [fp, #-16]
     9e8:	ldr	r3, [r3, #204]	; 0xcc
     9ec:	ldr	r2, [fp, #-8]
     9f0:	movw	r1, #0
     9f4:	movt	r1, #0
     9f8:	mov	r0, r3
     9fc:	bl	0 <fprintf>
     a00:	ldr	r3, [fp, #-16]
     a04:	ldr	r3, [r3, #204]	; 0xcc
     a08:	ldr	r2, [fp, #-8]
     a0c:	movw	r1, #0
     a10:	movt	r1, #0
     a14:	mov	r0, r3
     a18:	bl	0 <fprintf>
     a1c:	ldr	r3, [fp, #-16]
     a20:	ldr	r3, [r3, #204]	; 0xcc
     a24:	mov	r1, r3
     a28:	mov	r0, #10
     a2c:	bl	0 <fputc>
     a30:	ldr	r3, [fp, #-16]
     a34:	ldr	r3, [r3, #204]	; 0xcc
     a38:	ldr	r2, [fp, #-8]
     a3c:	movw	r1, #0
     a40:	movt	r1, #0
     a44:	mov	r0, r3
     a48:	bl	0 <fprintf>
     a4c:	ldr	r3, [fp, #-16]
     a50:	ldr	r3, [r3, #204]	; 0xcc
     a54:	ldr	r2, [fp, #-8]
     a58:	movw	r1, #0
     a5c:	movt	r1, #0
     a60:	mov	r0, r3
     a64:	bl	0 <fprintf>
     a68:	ldr	r3, [fp, #-16]
     a6c:	ldr	r0, [r3, #204]	; 0xcc
     a70:	ldr	r3, [fp, #-8]
     a74:	str	r3, [sp]
     a78:	ldr	r3, [fp, #-8]
     a7c:	ldr	r2, [fp, #-8]
     a80:	movw	r1, #0
     a84:	movt	r1, #0
     a88:	bl	0 <fprintf>
     a8c:	ldr	r3, [fp, #-16]
     a90:	ldr	r3, [r3, #204]	; 0xcc
     a94:	ldr	r2, [fp, #-8]
     a98:	movw	r1, #0
     a9c:	movt	r1, #0
     aa0:	mov	r0, r3
     aa4:	bl	0 <fprintf>
     aa8:	ldr	r3, [fp, #-16]
     aac:	ldr	r3, [r3, #204]	; 0xcc
     ab0:	ldr	r2, [fp, #-8]
     ab4:	movw	r1, #0
     ab8:	movt	r1, #0
     abc:	mov	r0, r3
     ac0:	bl	0 <fprintf>
     ac4:	ldr	r3, [fp, #-16]
     ac8:	ldr	r3, [r3, #204]	; 0xcc
     acc:	ldr	r2, [fp, #-8]
     ad0:	movw	r1, #0
     ad4:	movt	r1, #0
     ad8:	mov	r0, r3
     adc:	bl	0 <fprintf>
     ae0:	ldr	r3, [fp, #-16]
     ae4:	ldr	r3, [r3, #204]	; 0xcc
     ae8:	ldr	r2, [fp, #-8]
     aec:	movw	r1, #0
     af0:	movt	r1, #0
     af4:	mov	r0, r3
     af8:	bl	0 <fprintf>
     afc:	ldr	r3, [fp, #-16]
     b00:	ldr	r0, [r3, #204]	; 0xcc
     b04:	ldr	r3, [fp, #-8]
     b08:	ldr	r2, [fp, #-8]
     b0c:	movw	r1, #0
     b10:	movt	r1, #0
     b14:	bl	0 <fprintf>
     b18:	ldr	r3, [fp, #-16]
     b1c:	ldr	r0, [r3, #204]	; 0xcc
     b20:	ldr	r3, [fp, #-8]
     b24:	str	r3, [sp]
     b28:	ldr	r3, [fp, #-8]
     b2c:	ldr	r2, [fp, #-8]
     b30:	movw	r1, #0
     b34:	movt	r1, #0
     b38:	bl	0 <fprintf>
     b3c:	ldr	r3, [fp, #-16]
     b40:	ldr	r3, [r3, #204]	; 0xcc
     b44:	ldr	r2, [fp, #-8]
     b48:	movw	r1, #0
     b4c:	movt	r1, #0
     b50:	mov	r0, r3
     b54:	bl	0 <fprintf>
     b58:	ldr	r3, [fp, #-16]
     b5c:	ldr	r3, [r3, #204]	; 0xcc
     b60:	ldr	r2, [fp, #-8]
     b64:	movw	r1, #0
     b68:	movt	r1, #0
     b6c:	mov	r0, r3
     b70:	bl	0 <fprintf>
     b74:	ldr	r3, [fp, #-16]
     b78:	ldr	r3, [r3, #204]	; 0xcc
     b7c:	ldr	r2, [fp, #-8]
     b80:	movw	r1, #0
     b84:	movt	r1, #0
     b88:	mov	r0, r3
     b8c:	bl	0 <fprintf>
     b90:	ldr	r3, [fp, #-16]
     b94:	ldr	r0, [r3, #204]	; 0xcc
     b98:	ldr	r3, [fp, #-8]
     b9c:	ldr	r2, [fp, #-8]
     ba0:	movw	r1, #0
     ba4:	movt	r1, #0
     ba8:	bl	0 <fprintf>
     bac:	ldr	r3, [fp, #-16]
     bb0:	ldr	r3, [r3, #204]	; 0xcc
     bb4:	ldr	r2, [fp, #-8]
     bb8:	movw	r1, #0
     bbc:	movt	r1, #0
     bc0:	mov	r0, r3
     bc4:	bl	0 <fprintf>
     bc8:	ldr	r3, [fp, #-16]
     bcc:	ldr	r0, [r3, #204]	; 0xcc
     bd0:	ldr	r3, [fp, #-8]
     bd4:	str	r3, [sp]
     bd8:	ldr	r3, [fp, #-8]
     bdc:	ldr	r2, [fp, #-8]
     be0:	movw	r1, #0
     be4:	movt	r1, #0
     be8:	bl	0 <fprintf>
     bec:	ldr	r3, [fp, #-16]
     bf0:	ldr	r0, [r3, #204]	; 0xcc
     bf4:	ldr	r3, [fp, #-8]
     bf8:	str	r3, [sp, #4]
     bfc:	ldr	r3, [fp, #-8]
     c00:	str	r3, [sp]
     c04:	ldr	r3, [fp, #-8]
     c08:	ldr	r2, [fp, #-8]
     c0c:	movw	r1, #0
     c10:	movt	r1, #0
     c14:	bl	0 <fprintf>
     c18:	ldr	r3, [fp, #-16]
     c1c:	ldr	r0, [r3, #204]	; 0xcc
     c20:	ldr	r3, [fp, #-8]
     c24:	ldr	r2, [fp, #-8]
     c28:	movw	r1, #0
     c2c:	movt	r1, #0
     c30:	bl	0 <fprintf>
     c34:	ldr	r3, [fp, #-16]
     c38:	ldr	r0, [r3, #204]	; 0xcc
     c3c:	ldr	r3, [fp, #-8]
     c40:	str	r3, [sp, #4]
     c44:	ldr	r3, [fp, #-8]
     c48:	str	r3, [sp]
     c4c:	ldr	r3, [fp, #-8]
     c50:	ldr	r2, [fp, #-8]
     c54:	movw	r1, #0
     c58:	movt	r1, #0
     c5c:	bl	0 <fprintf>
     c60:	ldr	r3, [fp, #-16]
     c64:	ldr	r0, [r3, #204]	; 0xcc
     c68:	ldr	r3, [fp, #-8]
     c6c:	ldr	r2, [fp, #-8]
     c70:	movw	r1, #0
     c74:	movt	r1, #0
     c78:	bl	0 <fprintf>
     c7c:	ldr	r3, [fp, #-16]
     c80:	ldr	r3, [r3, #204]	; 0xcc
     c84:	ldr	r2, [fp, #-8]
     c88:	movw	r1, #0
     c8c:	movt	r1, #0
     c90:	mov	r0, r3
     c94:	bl	0 <fprintf>
     c98:	ldr	r3, [fp, #-16]
     c9c:	ldr	r3, [r3, #204]	; 0xcc
     ca0:	ldr	r2, [fp, #-8]
     ca4:	movw	r1, #0
     ca8:	movt	r1, #0
     cac:	mov	r0, r3
     cb0:	bl	0 <fprintf>
     cb4:	ldr	r3, [fp, #-16]
     cb8:	ldr	r3, [r3, #204]	; 0xcc
     cbc:	ldr	r2, [fp, #-8]
     cc0:	movw	r1, #0
     cc4:	movt	r1, #0
     cc8:	mov	r0, r3
     ccc:	bl	0 <fprintf>
     cd0:	ldr	r3, [fp, #-16]
     cd4:	ldr	r3, [r3, #204]	; 0xcc
     cd8:	ldr	r2, [fp, #-8]
     cdc:	movw	r1, #0
     ce0:	movt	r1, #0
     ce4:	mov	r0, r3
     ce8:	bl	0 <fprintf>
     cec:	ldr	r3, [fp, #-16]
     cf0:	ldr	r0, [r3, #204]	; 0xcc
     cf4:	ldr	r3, [fp, #-8]
     cf8:	ldr	r2, [fp, #-8]
     cfc:	movw	r1, #0
     d00:	movt	r1, #0
     d04:	bl	0 <fprintf>
     d08:	ldr	r3, [fp, #-16]
     d0c:	ldr	r3, [r3, #204]	; 0xcc
     d10:	ldr	r2, [fp, #-8]
     d14:	movw	r1, #0
     d18:	movt	r1, #0
     d1c:	mov	r0, r3
     d20:	bl	0 <fprintf>
     d24:	ldr	r3, [fp, #-16]
     d28:	ldr	r3, [r3, #204]	; 0xcc
     d2c:	ldr	r2, [fp, #-8]
     d30:	movw	r1, #0
     d34:	movt	r1, #0
     d38:	mov	r0, r3
     d3c:	bl	0 <fprintf>
     d40:	ldr	r3, [fp, #-16]
     d44:	ldr	r0, [r3, #204]	; 0xcc
     d48:	ldr	r3, [fp, #-8]
     d4c:	ldr	r2, [fp, #-8]
     d50:	movw	r1, #0
     d54:	movt	r1, #0
     d58:	bl	0 <fprintf>
     d5c:	ldr	r3, [fp, #-16]
     d60:	ldr	r0, [r3, #204]	; 0xcc
     d64:	ldr	r3, [fp, #-8]
     d68:	ldr	r2, [fp, #-8]
     d6c:	movw	r1, #0
     d70:	movt	r1, #0
     d74:	bl	0 <fprintf>
     d78:	ldr	r3, [fp, #-16]
     d7c:	ldr	r0, [r3, #204]	; 0xcc
     d80:	ldr	r3, [fp, #-8]
     d84:	ldr	r2, [fp, #-8]
     d88:	movw	r1, #0
     d8c:	movt	r1, #0
     d90:	bl	0 <fprintf>
     d94:	ldr	r3, [fp, #-16]
     d98:	ldr	r0, [r3, #204]	; 0xcc
     d9c:	ldr	r3, [fp, #-8]
     da0:	ldr	r2, [fp, #-8]
     da4:	movw	r1, #0
     da8:	movt	r1, #0
     dac:	bl	0 <fprintf>
     db0:	ldr	r3, [fp, #-16]
     db4:	ldr	r0, [r3, #204]	; 0xcc
     db8:	ldr	r3, [fp, #-8]
     dbc:	str	r3, [sp]
     dc0:	ldr	r3, [fp, #-8]
     dc4:	ldr	r2, [fp, #-8]
     dc8:	movw	r1, #0
     dcc:	movt	r1, #0
     dd0:	bl	0 <fprintf>
     dd4:	ldr	r3, [fp, #-16]
     dd8:	ldr	r0, [r3, #204]	; 0xcc
     ddc:	ldr	r3, [fp, #-8]
     de0:	ldr	r2, [fp, #-8]
     de4:	movw	r1, #0
     de8:	movt	r1, #0
     dec:	bl	0 <fprintf>
     df0:	ldr	r3, [fp, #-16]
     df4:	ldr	r3, [r3, #204]	; 0xcc
     df8:	ldr	r2, [fp, #-8]
     dfc:	movw	r1, #0
     e00:	movt	r1, #0
     e04:	mov	r0, r3
     e08:	bl	0 <fprintf>
     e0c:	ldr	r3, [fp, #-16]
     e10:	ldr	r3, [r3, #204]	; 0xcc
     e14:	ldr	r2, [fp, #-8]
     e18:	movw	r1, #0
     e1c:	movt	r1, #0
     e20:	mov	r0, r3
     e24:	bl	0 <fprintf>
     e28:	ldr	r3, [fp, #-16]
     e2c:	ldr	r3, [r3, #204]	; 0xcc
     e30:	ldr	r2, [fp, #-8]
     e34:	movw	r1, #0
     e38:	movt	r1, #0
     e3c:	mov	r0, r3
     e40:	bl	0 <fprintf>
     e44:	ldr	r3, [fp, #-16]
     e48:	ldr	r0, [r3, #204]	; 0xcc
     e4c:	ldr	r3, [fp, #-8]
     e50:	str	r3, [sp]
     e54:	ldr	r3, [fp, #-8]
     e58:	ldr	r2, [fp, #-8]
     e5c:	movw	r1, #0
     e60:	movt	r1, #0
     e64:	bl	0 <fprintf>
     e68:	ldr	r3, [fp, #-16]
     e6c:	ldr	r3, [r3, #204]	; 0xcc
     e70:	ldr	r2, [fp, #-8]
     e74:	movw	r1, #0
     e78:	movt	r1, #0
     e7c:	mov	r0, r3
     e80:	bl	0 <fprintf>
     e84:	ldr	r3, [fp, #-16]
     e88:	ldr	r3, [r3, #204]	; 0xcc
     e8c:	ldr	r2, [fp, #-8]
     e90:	movw	r1, #0
     e94:	movt	r1, #0
     e98:	mov	r0, r3
     e9c:	bl	0 <fprintf>
     ea0:	ldr	r3, [fp, #-16]
     ea4:	ldr	r3, [r3, #204]	; 0xcc
     ea8:	ldr	r2, [fp, #-8]
     eac:	movw	r1, #0
     eb0:	movt	r1, #0
     eb4:	mov	r0, r3
     eb8:	bl	0 <fprintf>
     ebc:	ldr	r3, [fp, #-16]
     ec0:	ldr	r3, [r3, #204]	; 0xcc
     ec4:	ldr	r2, [fp, #-8]
     ec8:	movw	r1, #0
     ecc:	movt	r1, #0
     ed0:	mov	r0, r3
     ed4:	bl	0 <fprintf>
     ed8:	ldr	r3, [fp, #-16]
     edc:	ldr	r0, [r3, #204]	; 0xcc
     ee0:	ldr	r3, [fp, #-8]
     ee4:	ldr	r2, [fp, #-8]
     ee8:	movw	r1, #0
     eec:	movt	r1, #0
     ef0:	bl	0 <fprintf>
     ef4:	ldr	r3, [fp, #-16]
     ef8:	ldr	r3, [r3, #204]	; 0xcc
     efc:	ldr	r2, [fp, #-8]
     f00:	movw	r1, #0
     f04:	movt	r1, #0
     f08:	mov	r0, r3
     f0c:	bl	0 <fprintf>
     f10:	ldr	r3, [fp, #-16]
     f14:	ldr	r3, [r3, #204]	; 0xcc
     f18:	ldr	r2, [fp, #-8]
     f1c:	movw	r1, #0
     f20:	movt	r1, #0
     f24:	mov	r0, r3
     f28:	bl	0 <fprintf>
     f2c:	ldr	r3, [fp, #-16]
     f30:	ldr	r3, [r3, #204]	; 0xcc
     f34:	ldr	r2, [fp, #-8]
     f38:	movw	r1, #0
     f3c:	movt	r1, #0
     f40:	mov	r0, r3
     f44:	bl	0 <fprintf>
     f48:	ldr	r3, [fp, #-16]
     f4c:	ldr	r3, [r3, #204]	; 0xcc
     f50:	ldr	r2, [fp, #-8]
     f54:	movw	r1, #0
     f58:	movt	r1, #0
     f5c:	mov	r0, r3
     f60:	bl	0 <fprintf>
     f64:	ldr	r3, [fp, #-16]
     f68:	ldr	r3, [r3, #204]	; 0xcc
     f6c:	ldr	r2, [fp, #-8]
     f70:	movw	r1, #0
     f74:	movt	r1, #0
     f78:	mov	r0, r3
     f7c:	bl	0 <fprintf>
     f80:	ldr	r3, [fp, #-16]
     f84:	ldr	r3, [r3, #204]	; 0xcc
     f88:	ldr	r2, [fp, #-8]
     f8c:	movw	r1, #0
     f90:	movt	r1, #0
     f94:	mov	r0, r3
     f98:	bl	0 <fprintf>
     f9c:	ldr	r3, [fp, #-16]
     fa0:	ldr	r3, [r3, #204]	; 0xcc
     fa4:	ldr	r2, [fp, #-8]
     fa8:	movw	r1, #0
     fac:	movt	r1, #0
     fb0:	mov	r0, r3
     fb4:	bl	0 <fprintf>
     fb8:	ldr	r3, [fp, #-16]
     fbc:	ldr	r3, [r3, #204]	; 0xcc
     fc0:	ldr	r2, [fp, #-8]
     fc4:	movw	r1, #0
     fc8:	movt	r1, #0
     fcc:	mov	r0, r3
     fd0:	bl	0 <fprintf>
     fd4:	ldr	r3, [fp, #-16]
     fd8:	ldr	r3, [r3, #204]	; 0xcc
     fdc:	ldr	r2, [fp, #-8]
     fe0:	movw	r1, #0
     fe4:	movt	r1, #0
     fe8:	mov	r0, r3
     fec:	bl	0 <fprintf>
     ff0:	ldr	r3, [fp, #-16]
     ff4:	ldr	r3, [r3, #204]	; 0xcc
     ff8:	ldr	r2, [fp, #-8]
     ffc:	movw	r1, #0
    1000:	movt	r1, #0
    1004:	mov	r0, r3
    1008:	bl	0 <fprintf>
    100c:	ldr	r3, [fp, #-16]
    1010:	ldr	r3, [r3, #204]	; 0xcc
    1014:	ldr	r2, [fp, #-8]
    1018:	movw	r1, #0
    101c:	movt	r1, #0
    1020:	mov	r0, r3
    1024:	bl	0 <fprintf>
    1028:	ldr	r3, [fp, #-16]
    102c:	ldr	r3, [r3, #204]	; 0xcc
    1030:	ldr	r2, [fp, #-8]
    1034:	movw	r1, #0
    1038:	movt	r1, #0
    103c:	mov	r0, r3
    1040:	bl	0 <fprintf>
    1044:	ldr	r3, [fp, #-16]
    1048:	ldr	r3, [r3, #204]	; 0xcc
    104c:	ldr	r2, [fp, #-8]
    1050:	movw	r1, #0
    1054:	movt	r1, #0
    1058:	mov	r0, r3
    105c:	bl	0 <fprintf>
    1060:	ldr	r3, [fp, #-16]
    1064:	ldr	r3, [r3, #204]	; 0xcc
    1068:	ldr	r2, [fp, #-8]
    106c:	movw	r1, #0
    1070:	movt	r1, #0
    1074:	mov	r0, r3
    1078:	bl	0 <fprintf>
    107c:	ldr	r3, [fp, #-16]
    1080:	ldr	r3, [r3, #204]	; 0xcc
    1084:	ldr	r2, [fp, #-8]
    1088:	movw	r1, #0
    108c:	movt	r1, #0
    1090:	mov	r0, r3
    1094:	bl	0 <fprintf>
    1098:	ldr	r3, [fp, #-16]
    109c:	ldr	r3, [r3, #204]	; 0xcc
    10a0:	ldr	r2, [fp, #-8]
    10a4:	movw	r1, #0
    10a8:	movt	r1, #0
    10ac:	mov	r0, r3
    10b0:	bl	0 <fprintf>
    10b4:	ldr	r3, [fp, #-16]
    10b8:	ldr	r3, [r3, #204]	; 0xcc
    10bc:	ldr	r2, [fp, #-8]
    10c0:	movw	r1, #0
    10c4:	movt	r1, #0
    10c8:	mov	r0, r3
    10cc:	bl	0 <fprintf>
    10d0:	ldr	r3, [fp, #-16]
    10d4:	ldr	r3, [r3, #204]	; 0xcc
    10d8:	mov	r1, r3
    10dc:	mov	r0, #10
    10e0:	bl	0 <fputc>
    10e4:	ldr	r3, [fp, #-16]
    10e8:	ldr	r0, [r3, #204]	; 0xcc
    10ec:	ldr	r3, [fp, #-8]
    10f0:	str	r3, [sp]
    10f4:	ldr	r3, [fp, #-8]
    10f8:	ldr	r2, [fp, #-8]
    10fc:	movw	r1, #0
    1100:	movt	r1, #0
    1104:	bl	0 <fprintf>
    1108:	ldr	r3, [fp, #-16]
    110c:	ldr	r0, [r3, #204]	; 0xcc
    1110:	ldr	r3, [fp, #-8]
    1114:	str	r3, [sp]
    1118:	ldr	r3, [fp, #-8]
    111c:	ldr	r2, [fp, #-8]
    1120:	movw	r1, #0
    1124:	movt	r1, #0
    1128:	bl	0 <fprintf>
    112c:	ldr	r3, [fp, #-16]
    1130:	ldr	r0, [r3, #204]	; 0xcc
    1134:	ldr	r3, [fp, #-8]
    1138:	str	r3, [sp, #4]
    113c:	ldr	r3, [fp, #-8]
    1140:	str	r3, [sp]
    1144:	ldr	r3, [fp, #-8]
    1148:	ldr	r2, [fp, #-8]
    114c:	movw	r1, #0
    1150:	movt	r1, #0
    1154:	bl	0 <fprintf>
    1158:	ldr	r3, [fp, #-16]
    115c:	ldr	r0, [r3, #204]	; 0xcc
    1160:	ldr	r3, [fp, #-8]
    1164:	str	r3, [sp]
    1168:	ldr	r3, [fp, #-8]
    116c:	ldr	r2, [fp, #-8]
    1170:	movw	r1, #0
    1174:	movt	r1, #0
    1178:	bl	0 <fprintf>
    117c:	ldr	r3, [fp, #-16]
    1180:	ldr	r0, [r3, #204]	; 0xcc
    1184:	ldr	r3, [fp, #-8]
    1188:	str	r3, [sp]
    118c:	ldr	r3, [fp, #-8]
    1190:	ldr	r2, [fp, #-8]
    1194:	movw	r1, #0
    1198:	movt	r1, #0
    119c:	bl	0 <fprintf>
    11a0:	ldr	r3, [fp, #-16]
    11a4:	ldr	r0, [r3, #204]	; 0xcc
    11a8:	ldr	r3, [fp, #-8]
    11ac:	str	r3, [sp]
    11b0:	ldr	r3, [fp, #-8]
    11b4:	ldr	r2, [fp, #-8]
    11b8:	movw	r1, #0
    11bc:	movt	r1, #0
    11c0:	bl	0 <fprintf>
    11c4:	ldr	r3, [fp, #-16]
    11c8:	ldr	r0, [r3, #204]	; 0xcc
    11cc:	ldr	r3, [fp, #-8]
    11d0:	str	r3, [sp]
    11d4:	ldr	r3, [fp, #-8]
    11d8:	ldr	r2, [fp, #-8]
    11dc:	movw	r1, #0
    11e0:	movt	r1, #0
    11e4:	bl	0 <fprintf>
    11e8:	ldr	r3, [fp, #-16]
    11ec:	ldr	r0, [r3, #204]	; 0xcc
    11f0:	ldr	r3, [fp, #-8]
    11f4:	str	r3, [sp]
    11f8:	ldr	r3, [fp, #-8]
    11fc:	ldr	r2, [fp, #-8]
    1200:	movw	r1, #0
    1204:	movt	r1, #0
    1208:	bl	0 <fprintf>
    120c:	ldr	r3, [fp, #-16]
    1210:	ldr	r0, [r3, #204]	; 0xcc
    1214:	ldr	r3, [fp, #-8]
    1218:	str	r3, [sp]
    121c:	ldr	r3, [fp, #-8]
    1220:	ldr	r2, [fp, #-8]
    1224:	movw	r1, #0
    1228:	movt	r1, #0
    122c:	bl	0 <fprintf>
    1230:	ldr	r3, [fp, #-16]
    1234:	ldr	r0, [r3, #204]	; 0xcc
    1238:	ldr	r3, [fp, #-8]
    123c:	str	r3, [sp]
    1240:	ldr	r3, [fp, #-8]
    1244:	ldr	r2, [fp, #-8]
    1248:	movw	r1, #0
    124c:	movt	r1, #0
    1250:	bl	0 <fprintf>
    1254:	ldr	r3, [fp, #-16]
    1258:	ldr	r0, [r3, #204]	; 0xcc
    125c:	ldr	r3, [fp, #-8]
    1260:	str	r3, [sp]
    1264:	ldr	r3, [fp, #-8]
    1268:	ldr	r2, [fp, #-8]
    126c:	movw	r1, #0
    1270:	movt	r1, #0
    1274:	bl	0 <fprintf>
    1278:	ldr	r3, [fp, #-16]
    127c:	ldr	r3, [r3, #204]	; 0xcc
    1280:	mov	r1, r3
    1284:	mov	r0, #10
    1288:	bl	0 <fputc>
    128c:	ldr	r3, [fp, #-16]
    1290:	ldr	r0, [r3, #204]	; 0xcc
    1294:	ldr	r3, [fp, #-8]
    1298:	ldr	r2, [fp, #-8]
    129c:	movw	r1, #0
    12a0:	movt	r1, #0
    12a4:	bl	0 <fprintf>
    12a8:	ldr	r3, [fp, #-16]
    12ac:	ldr	r3, [r3, #204]	; 0xcc
    12b0:	mov	r1, r3
    12b4:	mov	r0, #10
    12b8:	bl	0 <fputc>
    12bc:	ldr	r3, [fp, #-16]
    12c0:	ldr	r0, [r3, #204]	; 0xcc
    12c4:	ldr	r3, [fp, #-8]
    12c8:	ldr	r2, [fp, #-8]
    12cc:	movw	r1, #0
    12d0:	movt	r1, #0
    12d4:	bl	0 <fprintf>
    12d8:	ldr	r0, [fp, #-16]
    12dc:	bl	77c <gen_epilogue>
    12e0:	ldr	r3, [fp, #-16]
    12e4:	ldr	r3, [r3, #204]	; 0xcc
    12e8:	ldr	r2, [fp, #-12]
    12ec:	movw	r1, #0
    12f0:	movt	r1, #0
    12f4:	mov	r0, r3
    12f8:	bl	0 <fprintf>
    12fc:	mov	r3, #0
    1300:	mov	r0, r3
    1304:	sub	sp, fp, #4
    1308:	ldr	fp, [sp]
    130c:	add	sp, sp, #4
    1310:	pop	{pc}		; (ldr pc, [sp], #4)

00001314 <gen_builder_pretext>:
    1314:	str	fp, [sp, #-8]!
    1318:	str	lr, [sp, #4]
    131c:	add	fp, sp, #4
    1320:	sub	sp, sp, #24
    1324:	str	r0, [fp, #-16]
    1328:	ldr	r3, [fp, #-16]
    132c:	str	r3, [fp, #-8]
    1330:	ldr	r3, [fp, #-16]
    1334:	add	r3, r3, #102	; 0x66
    1338:	str	r3, [fp, #-12]
    133c:	ldr	r3, [fp, #-16]
    1340:	ldr	r0, [r3, #204]	; 0xcc
    1344:	ldr	r3, [fp, #-16]
    1348:	ldr	r3, [r3, #208]	; 0xd0
    134c:	ldr	r2, [r3, #164]	; 0xa4
    1350:	ldr	r3, [fp, #-16]
    1354:	ldr	r3, [r3, #208]	; 0xd0
    1358:	ldr	r3, [r3, #164]	; 0xa4
    135c:	movw	r1, #0
    1360:	movt	r1, #0
    1364:	bl	0 <fprintf>
    1368:	ldr	r3, [fp, #-16]
    136c:	ldr	r3, [r3, #204]	; 0xcc
    1370:	mov	r2, #81	; 0x51
    1374:	mov	r1, #1
    1378:	movw	r0, #0
    137c:	movt	r0, #0
    1380:	bl	0 <fwrite>
    1384:	ldr	r3, [fp, #-16]
    1388:	ldr	r0, [r3, #204]	; 0xcc
    138c:	ldr	r3, [fp, #-16]
    1390:	ldr	r3, [r3, #208]	; 0xd0
    1394:	ldr	r3, [r3, #164]	; 0xa4
    1398:	mov	r2, r3
    139c:	movw	r1, #0
    13a0:	movt	r1, #0
    13a4:	bl	0 <fprintf>
    13a8:	ldr	r3, [fp, #-16]
    13ac:	ldr	r0, [r3, #204]	; 0xcc
    13b0:	ldr	r3, [fp, #-16]
    13b4:	ldr	r3, [r3, #208]	; 0xd0
    13b8:	ldr	r3, [r3, #160]	; 0xa0
    13bc:	mov	r2, r3
    13c0:	movw	r1, #0
    13c4:	movt	r1, #0
    13c8:	bl	0 <fprintf>
    13cc:	ldr	r3, [fp, #-16]
    13d0:	ldr	r3, [r3, #204]	; 0xcc
    13d4:	mov	r2, #7
    13d8:	mov	r1, #1
    13dc:	movw	r0, #0
    13e0:	movt	r0, #0
    13e4:	bl	0 <fwrite>
    13e8:	ldr	r3, [fp, #-16]
    13ec:	ldr	r3, [r3, #204]	; 0xcc
    13f0:	ldr	r2, [fp, #-12]
    13f4:	movw	r1, #0
    13f8:	movt	r1, #0
    13fc:	mov	r0, r3
    1400:	bl	0 <fprintf>
    1404:	ldr	r3, [fp, #-16]
    1408:	ldr	r3, [r3, #204]	; 0xcc
    140c:	ldr	r2, [fp, #-8]
    1410:	movw	r1, #0
    1414:	movt	r1, #0
    1418:	mov	r0, r3
    141c:	bl	0 <fprintf>
    1420:	ldr	r3, [fp, #-16]
    1424:	ldr	r3, [r3, #204]	; 0xcc
    1428:	mov	r2, #7
    142c:	mov	r1, #1
    1430:	movw	r0, #0
    1434:	movt	r0, #0
    1438:	bl	0 <fwrite>
    143c:	movw	r2, #0
    1440:	movt	r2, #0
    1444:	movw	r1, #0
    1448:	movt	r1, #0
    144c:	ldr	r0, [fp, #-16]
    1450:	bl	0 <__flatcc_fb_gen_c_includes>
    1454:	ldr	r0, [fp, #-16]
    1458:	bl	720 <gen_prologue>
    145c:	ldr	r3, [fp, #-16]
    1460:	ldr	r3, [r3, #208]	; 0xd0
    1464:	ldrh	r3, [r3, #16]
    1468:	cmp	r3, #2
    146c:	bne	14b0 <gen_builder_pretext+0x19c>
    1470:	ldr	r3, [fp, #-16]
    1474:	ldr	r0, [r3, #204]	; 0xcc
    1478:	ldr	r3, [fp, #-16]
    147c:	ldr	r3, [r3, #208]	; 0xd0
    1480:	ldr	r3, [r3, #12]
    1484:	ldr	r2, [fp, #-16]
    1488:	ldr	r2, [r2, #208]	; 0xd0
    148c:	ldr	r2, [r2, #8]
    1490:	str	r2, [sp, #4]
    1494:	str	r3, [sp]
    1498:	ldr	r3, [fp, #-8]
    149c:	ldr	r2, [fp, #-8]
    14a0:	movw	r1, #0
    14a4:	movt	r1, #0
    14a8:	bl	0 <fprintf>
    14ac:	b	14cc <gen_builder_pretext+0x1b8>
    14b0:	ldr	r3, [fp, #-16]
    14b4:	ldr	r0, [r3, #204]	; 0xcc
    14b8:	ldr	r3, [fp, #-8]
    14bc:	ldr	r2, [fp, #-8]
    14c0:	movw	r1, #0
    14c4:	movt	r1, #0
    14c8:	bl	0 <fprintf>
    14cc:	ldr	r3, [fp, #-16]
    14d0:	ldr	r3, [r3, #208]	; 0xd0
    14d4:	ldrh	r3, [r3, #32]
    14d8:	cmp	r3, #2
    14dc:	bne	1520 <gen_builder_pretext+0x20c>
    14e0:	ldr	r3, [fp, #-16]
    14e4:	ldr	r0, [r3, #204]	; 0xcc
    14e8:	ldr	r3, [fp, #-16]
    14ec:	ldr	r3, [r3, #208]	; 0xd0
    14f0:	ldr	r3, [r3, #28]
    14f4:	ldr	r2, [fp, #-16]
    14f8:	ldr	r2, [r2, #208]	; 0xd0
    14fc:	ldr	r2, [r2, #24]
    1500:	str	r2, [sp, #4]
    1504:	str	r3, [sp]
    1508:	ldr	r3, [fp, #-8]
    150c:	ldr	r2, [fp, #-8]
    1510:	movw	r1, #0
    1514:	movt	r1, #0
    1518:	bl	0 <fprintf>
    151c:	b	154c <gen_builder_pretext+0x238>
    1520:	ldr	r3, [fp, #-16]
    1524:	ldr	r0, [r3, #204]	; 0xcc
    1528:	ldr	r3, [fp, #-16]
    152c:	ldr	r3, [r3, #212]	; 0xd4
    1530:	ldr	r3, [r3, #104]	; 0x68
    1534:	str	r3, [sp]
    1538:	ldr	r3, [fp, #-8]
    153c:	ldr	r2, [fp, #-8]
    1540:	movw	r1, #0
    1544:	movt	r1, #0
    1548:	bl	0 <fprintf>
    154c:	ldr	r3, [fp, #-16]
    1550:	ldr	r3, [r3, #204]	; 0xcc
    1554:	mov	r1, r3
    1558:	mov	r0, #10
    155c:	bl	0 <fputc>
    1560:	mov	r3, #0
    1564:	mov	r0, r3
    1568:	sub	sp, fp, #4
    156c:	ldr	fp, [sp]
    1570:	add	sp, sp, #4
    1574:	pop	{pc}		; (ldr pc, [sp], #4)

00001578 <get_total_struct_field_count>:
    1578:	str	fp, [sp, #-8]!
    157c:	str	lr, [sp, #4]
    1580:	add	fp, sp, #4
    1584:	sub	sp, sp, #24
    1588:	str	r0, [fp, #-24]	; 0xffffffe8
    158c:	mov	r3, #0
    1590:	str	r3, [fp, #-12]
    1594:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1598:	ldr	r3, [r3, #20]
    159c:	str	r3, [fp, #-8]
    15a0:	b	1628 <get_total_struct_field_count+0xb0>
    15a4:	ldr	r3, [fp, #-8]
    15a8:	str	r3, [fp, #-16]
    15ac:	ldr	r3, [fp, #-16]
    15b0:	ldrh	r3, [r3, #72]	; 0x48
    15b4:	and	r3, r3, #4
    15b8:	cmp	r3, #0
    15bc:	bne	1618 <get_total_struct_field_count+0xa0>
    15c0:	ldr	r3, [fp, #-16]
    15c4:	ldrh	r3, [r3, #24]
    15c8:	cmp	r3, #14
    15cc:	bne	1608 <get_total_struct_field_count+0x90>
    15d0:	ldr	r3, [fp, #-16]
    15d4:	ldr	r3, [r3, #16]
    15d8:	ldrh	r3, [r3, #8]
    15dc:	cmp	r3, #1
    15e0:	bne	1608 <get_total_struct_field_count+0x90>
    15e4:	ldr	r3, [fp, #-16]
    15e8:	ldr	r3, [r3, #16]
    15ec:	mov	r0, r3
    15f0:	bl	1578 <get_total_struct_field_count>
    15f4:	mov	r2, r0
    15f8:	ldr	r3, [fp, #-12]
    15fc:	add	r3, r3, r2
    1600:	str	r3, [fp, #-12]
    1604:	b	161c <get_total_struct_field_count+0xa4>
    1608:	ldr	r3, [fp, #-12]
    160c:	add	r3, r3, #1
    1610:	str	r3, [fp, #-12]
    1614:	b	161c <get_total_struct_field_count+0xa4>
    1618:	nop	{0}
    161c:	ldr	r3, [fp, #-8]
    1620:	ldr	r3, [r3]
    1624:	str	r3, [fp, #-8]
    1628:	ldr	r3, [fp, #-8]
    162c:	cmp	r3, #0
    1630:	bne	15a4 <get_total_struct_field_count+0x2c>
    1634:	ldr	r3, [fp, #-12]
    1638:	mov	r0, r3
    163c:	sub	sp, fp, #4
    1640:	ldr	fp, [sp]
    1644:	add	sp, sp, #4
    1648:	pop	{pc}		; (ldr pc, [sp], #4)

0000164c <gen_comma>:
    164c:	str	fp, [sp, #-8]!
    1650:	str	lr, [sp, #4]
    1654:	add	fp, sp, #4
    1658:	sub	sp, sp, #24
    165c:	str	r0, [fp, #-16]
    1660:	str	r1, [fp, #-20]	; 0xffffffec
    1664:	str	r2, [fp, #-24]	; 0xffffffe8
    1668:	str	r3, [fp, #-28]	; 0xffffffe4
    166c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1670:	cmp	r3, #0
    1674:	beq	1684 <gen_comma+0x38>
    1678:	movw	r3, #0
    167c:	movt	r3, #0
    1680:	b	168c <gen_comma+0x40>
    1684:	movw	r3, #0
    1688:	movt	r3, #0
    168c:	str	r3, [fp, #-8]
    1690:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1694:	cmp	r3, #0
    1698:	beq	1758 <gen_comma+0x10c>
    169c:	ldr	r3, [fp, #-20]	; 0xffffffec
    16a0:	cmp	r3, #0
    16a4:	bne	16f4 <gen_comma+0xa8>
    16a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    16ac:	cmp	r3, #4
    16b0:	ble	16d4 <gen_comma+0x88>
    16b4:	ldr	r3, [fp, #-16]
    16b8:	ldr	r3, [r3, #204]	; 0xcc
    16bc:	ldr	r2, [fp, #-8]
    16c0:	movw	r1, #0
    16c4:	movt	r1, #0
    16c8:	mov	r0, r3
    16cc:	bl	0 <fprintf>
    16d0:	b	175c <gen_comma+0x110>
    16d4:	ldr	r3, [fp, #-16]
    16d8:	ldr	r3, [r3, #204]	; 0xcc
    16dc:	mov	r2, #2
    16e0:	mov	r1, #1
    16e4:	movw	r0, #0
    16e8:	movt	r0, #0
    16ec:	bl	0 <fwrite>
    16f0:	b	175c <gen_comma+0x110>
    16f4:	ldr	r3, [fp, #-20]	; 0xffffffec
    16f8:	and	r3, r3, #3
    16fc:	cmp	r3, #0
    1700:	bne	1718 <gen_comma+0xcc>
    1704:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1708:	ldr	r3, [fp, #-20]	; 0xffffffec
    170c:	sub	r3, r2, r3
    1710:	cmp	r3, #2
    1714:	bgt	1738 <gen_comma+0xec>
    1718:	ldr	r3, [fp, #-16]
    171c:	ldr	r3, [r3, #204]	; 0xcc
    1720:	mov	r2, #2
    1724:	mov	r1, #1
    1728:	movw	r0, #0
    172c:	movt	r0, #0
    1730:	bl	0 <fwrite>
    1734:	b	175c <gen_comma+0x110>
    1738:	ldr	r3, [fp, #-16]
    173c:	ldr	r3, [r3, #204]	; 0xcc
    1740:	ldr	r2, [fp, #-8]
    1744:	movw	r1, #0
    1748:	movt	r1, #0
    174c:	mov	r0, r3
    1750:	bl	0 <fprintf>
    1754:	b	175c <gen_comma+0x110>
    1758:	nop	{0}
    175c:	sub	sp, fp, #4
    1760:	ldr	fp, [sp]
    1764:	add	sp, sp, #4
    1768:	pop	{pc}		; (ldr pc, [sp], #4)

0000176c <gen_builder_struct_args>:
    176c:	str	fp, [sp, #-8]!
    1770:	str	lr, [sp, #4]
    1774:	add	fp, sp, #4
    1778:	sub	sp, sp, #264	; 0x108
    177c:	str	r0, [fp, #-248]	; 0xffffff08
    1780:	str	r1, [fp, #-252]	; 0xffffff04
    1784:	str	r2, [fp, #-256]	; 0xffffff00
    1788:	str	r3, [fp, #-260]	; 0xfffffefc
    178c:	ldr	r3, [fp, #-248]	; 0xffffff08
    1790:	str	r3, [fp, #-12]
    1794:	sub	r3, fp, #244	; 0xf4
    1798:	mov	r2, #220	; 0xdc
    179c:	mov	r1, #0
    17a0:	mov	r0, r3
    17a4:	bl	0 <memset>
    17a8:	ldr	r3, [fp, #-252]	; 0xffffff04
    17ac:	ldr	r3, [r3, #20]
    17b0:	str	r3, [fp, #-8]
    17b4:	b	194c <gen_builder_struct_args+0x1e0>
    17b8:	ldr	r3, [fp, #-8]
    17bc:	str	r3, [fp, #-16]
    17c0:	ldr	r3, [fp, #-16]
    17c4:	ldrh	r3, [r3, #72]	; 0x48
    17c8:	and	r3, r3, #4
    17cc:	cmp	r3, #0
    17d0:	bne	193c <gen_builder_struct_args+0x1d0>
    17d4:	ldr	r3, [fp, #-16]
    17d8:	ldrh	r3, [r3, #24]
    17dc:	cmp	r3, #8
    17e0:	beq	187c <gen_builder_struct_args+0x110>
    17e4:	cmp	r3, #14
    17e8:	bne	18ec <gen_builder_struct_args+0x180>
    17ec:	ldr	r3, [fp, #-16]
    17f0:	ldr	r3, [r3, #16]
    17f4:	ldrh	r3, [r3, #8]
    17f8:	cmp	r3, #1
    17fc:	bne	1828 <gen_builder_struct_args+0xbc>
    1800:	ldr	r3, [fp, #-16]
    1804:	ldr	r1, [r3, #16]
    1808:	ldr	r3, [fp, #4]
    180c:	str	r3, [sp]
    1810:	ldr	r3, [fp, #-260]	; 0xfffffefc
    1814:	ldr	r2, [fp, #-256]	; 0xffffff00
    1818:	ldr	r0, [fp, #-248]	; 0xffffff08
    181c:	bl	176c <gen_builder_struct_args>
    1820:	str	r0, [fp, #-256]	; 0xffffff00
    1824:	b	1940 <gen_builder_struct_args+0x1d4>
    1828:	ldr	r3, [fp, #4]
    182c:	ldr	r2, [fp, #-260]	; 0xfffffefc
    1830:	ldr	r1, [fp, #-256]	; 0xffffff00
    1834:	ldr	r0, [fp, #-248]	; 0xffffff08
    1838:	bl	164c <gen_comma>
    183c:	ldr	r3, [fp, #-16]
    1840:	ldr	r3, [r3, #16]
    1844:	sub	r2, fp, #244	; 0xf4
    1848:	mov	r1, r2
    184c:	mov	r0, r3
    1850:	bl	a0 <fb_compound_name>
    1854:	ldr	r3, [fp, #-248]	; 0xffffff08
    1858:	ldr	r0, [r3, #204]	; 0xcc
    185c:	ldr	r3, [fp, #-256]	; 0xffffff00
    1860:	add	r2, r3, #1
    1864:	str	r2, [fp, #-256]	; 0xffffff00
    1868:	sub	r2, fp, #244	; 0xf4
    186c:	movw	r1, #0
    1870:	movt	r1, #0
    1874:	bl	0 <fprintf>
    1878:	b	1940 <gen_builder_struct_args+0x1d4>
    187c:	ldr	r3, [fp, #4]
    1880:	ldr	r2, [fp, #-260]	; 0xfffffefc
    1884:	ldr	r1, [fp, #-256]	; 0xffffff00
    1888:	ldr	r0, [fp, #-248]	; 0xffffff08
    188c:	bl	164c <gen_comma>
    1890:	ldr	r3, [fp, #-16]
    1894:	ldr	r3, [r3, #16]
    1898:	ldr	r1, [fp, #-12]
    189c:	mov	r0, r3
    18a0:	bl	12c <scalar_type_ns>
    18a4:	str	r0, [fp, #-20]	; 0xffffffec
    18a8:	ldr	r3, [fp, #-16]
    18ac:	ldr	r3, [r3, #16]
    18b0:	mov	r0, r3
    18b4:	bl	2d8 <scalar_type_name>
    18b8:	str	r0, [fp, #-24]	; 0xffffffe8
    18bc:	ldr	r3, [fp, #-248]	; 0xffffff08
    18c0:	ldr	r0, [r3, #204]	; 0xcc
    18c4:	ldr	r3, [fp, #-256]	; 0xffffff00
    18c8:	add	r2, r3, #1
    18cc:	str	r2, [fp, #-256]	; 0xffffff00
    18d0:	str	r3, [sp]
    18d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    18d8:	ldr	r2, [fp, #-20]	; 0xffffffec
    18dc:	movw	r1, #0
    18e0:	movt	r1, #0
    18e4:	bl	0 <fprintf>
    18e8:	b	1940 <gen_builder_struct_args+0x1d4>
    18ec:	movw	r3, #0
    18f0:	movt	r3, #0
    18f4:	ldr	r0, [r3]
    18f8:	movw	r3, #0
    18fc:	movt	r3, #0
    1900:	str	r3, [sp]
    1904:	movw	r3, #850	; 0x352
    1908:	movw	r2, #0
    190c:	movt	r2, #0
    1910:	movw	r1, #0
    1914:	movt	r1, #0
    1918:	bl	0 <fprintf>
    191c:	movw	r3, #0
    1920:	movt	r3, #0
    1924:	movw	r2, #850	; 0x352
    1928:	movw	r1, #0
    192c:	movt	r1, #0
    1930:	movw	r0, #0
    1934:	movt	r0, #0
    1938:	bl	0 <__assert_fail>
    193c:	nop	{0}
    1940:	ldr	r3, [fp, #-8]
    1944:	ldr	r3, [r3]
    1948:	str	r3, [fp, #-8]
    194c:	ldr	r3, [fp, #-8]
    1950:	cmp	r3, #0
    1954:	bne	17b8 <gen_builder_struct_args+0x4c>
    1958:	ldr	r3, [fp, #-256]	; 0xffffff00
    195c:	mov	r0, r3
    1960:	sub	sp, fp, #4
    1964:	ldr	fp, [sp]
    1968:	add	sp, sp, #4
    196c:	pop	{pc}		; (ldr pc, [sp], #4)

00001970 <gen_builder_struct_call_list>:
    1970:	str	fp, [sp, #-8]!
    1974:	str	lr, [sp, #4]
    1978:	add	fp, sp, #4
    197c:	sub	sp, sp, #24
    1980:	str	r0, [fp, #-16]
    1984:	str	r1, [fp, #-20]	; 0xffffffec
    1988:	str	r2, [fp, #-24]	; 0xffffffe8
    198c:	str	r3, [fp, #-28]	; 0xffffffe4
    1990:	ldr	r0, [fp, #-20]	; 0xffffffec
    1994:	bl	1578 <get_total_struct_field_count>
    1998:	str	r0, [fp, #-12]
    199c:	mov	r3, #0
    19a0:	str	r3, [fp, #-8]
    19a4:	b	19ec <gen_builder_struct_call_list+0x7c>
    19a8:	ldr	r3, [fp, #4]
    19ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
    19b0:	ldr	r1, [fp, #-8]
    19b4:	ldr	r0, [fp, #-16]
    19b8:	bl	164c <gen_comma>
    19bc:	ldr	r3, [fp, #-16]
    19c0:	ldr	r0, [r3, #204]	; 0xcc
    19c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    19c8:	add	r2, r3, #1
    19cc:	str	r2, [fp, #-24]	; 0xffffffe8
    19d0:	mov	r2, r3
    19d4:	movw	r1, #0
    19d8:	movt	r1, #0
    19dc:	bl	0 <fprintf>
    19e0:	ldr	r3, [fp, #-8]
    19e4:	add	r3, r3, #1
    19e8:	str	r3, [fp, #-8]
    19ec:	ldr	r2, [fp, #-8]
    19f0:	ldr	r3, [fp, #-12]
    19f4:	cmp	r2, r3
    19f8:	blt	19a8 <gen_builder_struct_call_list+0x38>
    19fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1a00:	mov	r0, r3
    1a04:	sub	sp, fp, #4
    1a08:	ldr	fp, [sp]
    1a0c:	add	sp, sp, #4
    1a10:	pop	{pc}		; (ldr pc, [sp], #4)

00001a14 <gen_builder_struct_field_assign>:
    1a14:	str	fp, [sp, #-8]!
    1a18:	str	lr, [sp, #4]
    1a1c:	add	fp, sp, #4
    1a20:	sub	sp, sp, #288	; 0x120
    1a24:	str	r0, [fp, #-264]	; 0xfffffef8
    1a28:	str	r1, [fp, #-268]	; 0xfffffef4
    1a2c:	str	r2, [fp, #-272]	; 0xfffffef0
    1a30:	str	r3, [fp, #-276]	; 0xfffffeec
    1a34:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1a38:	str	r3, [fp, #-20]	; 0xffffffec
    1a3c:	mov	r3, #0
    1a40:	str	r3, [fp, #-12]
    1a44:	sub	r3, fp, #256	; 0x100
    1a48:	mov	r2, #220	; 0xdc
    1a4c:	mov	r1, #0
    1a50:	mov	r0, r3
    1a54:	bl	0 <memset>
    1a58:	ldr	r3, [fp, #4]
    1a5c:	cmp	r3, #1
    1a60:	beq	1a80 <gen_builder_struct_field_assign+0x6c>
    1a64:	ldr	r3, [fp, #4]
    1a68:	cmp	r3, #2
    1a6c:	bne	1a90 <gen_builder_struct_field_assign+0x7c>
    1a70:	movw	r3, #0
    1a74:	movt	r3, #0
    1a78:	str	r3, [fp, #-16]
    1a7c:	b	1aa0 <gen_builder_struct_field_assign+0x8c>
    1a80:	movw	r3, #0
    1a84:	movt	r3, #0
    1a88:	str	r3, [fp, #-16]
    1a8c:	b	1aa0 <gen_builder_struct_field_assign+0x8c>
    1a90:	movw	r3, #0
    1a94:	movt	r3, #0
    1a98:	str	r3, [fp, #-16]
    1a9c:	nop	{0}
    1aa0:	ldr	r3, [fp, #-268]	; 0xfffffef4
    1aa4:	ldr	r3, [r3, #20]
    1aa8:	str	r3, [fp, #-8]
    1aac:	b	2114 <gen_builder_struct_field_assign+0x700>
    1ab0:	ldr	r3, [fp, #-8]
    1ab4:	str	r3, [fp, #-24]	; 0xffffffe8
    1ab8:	sub	r2, fp, #36	; 0x24
    1abc:	sub	r3, fp, #32
    1ac0:	mov	r1, r3
    1ac4:	ldr	r0, [fp, #-8]
    1ac8:	bl	e4 <symbol_name>
    1acc:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1ad0:	cmp	r3, #0
    1ad4:	ble	1b24 <gen_builder_struct_field_assign+0x110>
    1ad8:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1adc:	and	r3, r3, #3
    1ae0:	cmp	r3, #0
    1ae4:	bne	1b08 <gen_builder_struct_field_assign+0xf4>
    1ae8:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1aec:	ldr	r3, [r3, #204]	; 0xcc
    1af0:	mov	r2, #4
    1af4:	mov	r1, #1
    1af8:	movw	r0, #0
    1afc:	movt	r0, #0
    1b00:	bl	0 <fwrite>
    1b04:	b	1b24 <gen_builder_struct_field_assign+0x110>
    1b08:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1b0c:	ldr	r3, [r3, #204]	; 0xcc
    1b10:	mov	r2, #2
    1b14:	mov	r1, #1
    1b18:	movw	r0, #0
    1b1c:	movt	r0, #0
    1b20:	bl	0 <fwrite>
    1b24:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1b28:	ldrh	r3, [r3, #24]
    1b2c:	cmp	r3, #8
    1b30:	beq	1e98 <gen_builder_struct_field_assign+0x484>
    1b34:	cmp	r3, #14
    1b38:	bne	20b8 <gen_builder_struct_field_assign+0x6a4>
    1b3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1b40:	ldr	r3, [r3, #16]
    1b44:	sub	r2, fp, #256	; 0x100
    1b48:	mov	r1, r2
    1b4c:	mov	r0, r3
    1b50:	bl	a0 <fb_compound_name>
    1b54:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1b58:	ldr	r3, [r3, #16]
    1b5c:	ldrh	r3, [r3, #8]
    1b60:	cmp	r3, #1
    1b64:	bne	1c94 <gen_builder_struct_field_assign+0x280>
    1b68:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1b6c:	ldrh	r3, [r3, #72]	; 0x48
    1b70:	and	r3, r3, #4
    1b74:	cmp	r3, #0
    1b78:	beq	1bc8 <gen_builder_struct_field_assign+0x1b4>
    1b7c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1b80:	ldr	r0, [r3, #204]	; 0xcc
    1b84:	ldr	r3, [fp, #-12]
    1b88:	ldr	r2, [fp, #-12]
    1b8c:	movw	r1, #0
    1b90:	movt	r1, #0
    1b94:	bl	0 <fprintf>
    1b98:	ldr	r3, [fp, #-12]
    1b9c:	add	r3, r3, #1
    1ba0:	str	r3, [fp, #-12]
    1ba4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1ba8:	ldr	r3, [r3, #16]
    1bac:	mov	r0, r3
    1bb0:	bl	1578 <get_total_struct_field_count>
    1bb4:	mov	r2, r0
    1bb8:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1bbc:	add	r3, r3, r2
    1bc0:	str	r3, [fp, #-272]	; 0xfffffef0
    1bc4:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    1bc8:	ldr	r3, [fp, #8]
    1bcc:	cmp	r3, #0
    1bd0:	beq	1c28 <gen_builder_struct_field_assign+0x214>
    1bd4:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1bd8:	ldr	ip, [r3, #204]	; 0xcc
    1bdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1be0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1be4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1be8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1bec:	sub	lr, fp, #256	; 0x100
    1bf0:	str	r0, [sp, #12]
    1bf4:	str	r1, [sp, #8]
    1bf8:	str	r2, [sp, #4]
    1bfc:	str	r3, [sp]
    1c00:	ldr	r3, [fp, #-16]
    1c04:	mov	r2, lr
    1c08:	movw	r1, #0
    1c0c:	movt	r1, #0
    1c10:	mov	r0, ip
    1c14:	bl	0 <fprintf>
    1c18:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1c1c:	add	r3, r3, #1
    1c20:	str	r3, [fp, #-272]	; 0xfffffef0
    1c24:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    1c28:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1c2c:	ldr	r0, [r3, #204]	; 0xcc
    1c30:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1c34:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1c38:	sub	r1, fp, #256	; 0x100
    1c3c:	str	r2, [sp, #4]
    1c40:	str	r3, [sp]
    1c44:	ldr	r3, [fp, #-16]
    1c48:	mov	r2, r1
    1c4c:	movw	r1, #0
    1c50:	movt	r1, #0
    1c54:	bl	0 <fprintf>
    1c58:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1c5c:	ldr	r1, [r3, #16]
    1c60:	mov	r3, #0
    1c64:	str	r3, [sp]
    1c68:	ldr	r3, [fp, #-276]	; 0xfffffeec
    1c6c:	ldr	r2, [fp, #-272]	; 0xfffffef0
    1c70:	ldr	r0, [fp, #-264]	; 0xfffffef8
    1c74:	bl	1970 <gen_builder_struct_call_list>
    1c78:	str	r0, [fp, #-272]	; 0xfffffef0
    1c7c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1c80:	ldr	r3, [r3, #204]	; 0xcc
    1c84:	mov	r1, r3
    1c88:	mov	r0, #41	; 0x29
    1c8c:	bl	0 <fputc>
    1c90:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    1c94:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1c98:	ldrh	r3, [r3, #72]	; 0x48
    1c9c:	and	r3, r3, #4
    1ca0:	cmp	r3, #0
    1ca4:	beq	1cdc <gen_builder_struct_field_assign+0x2c8>
    1ca8:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1cac:	ldr	r0, [r3, #204]	; 0xcc
    1cb0:	ldr	r3, [fp, #-12]
    1cb4:	add	r2, r3, #1
    1cb8:	str	r2, [fp, #-12]
    1cbc:	mov	r2, r3
    1cc0:	movw	r1, #0
    1cc4:	movt	r1, #0
    1cc8:	bl	0 <fprintf>
    1ccc:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1cd0:	add	r3, r3, #1
    1cd4:	str	r3, [fp, #-272]	; 0xfffffef0
    1cd8:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    1cdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1ce0:	ldrd	r2, [r3, #88]	; 0x58
    1ce4:	cmp	r3, #0
    1ce8:	cmpeq	r2, #1
    1cec:	beq	1cf8 <gen_builder_struct_field_assign+0x2e4>
    1cf0:	ldr	r3, [fp, #4]
    1cf4:	b	1cfc <gen_builder_struct_field_assign+0x2e8>
    1cf8:	mov	r3, #0
    1cfc:	cmp	r3, #1
    1d00:	beq	1d10 <gen_builder_struct_field_assign+0x2fc>
    1d04:	cmp	r3, #2
    1d08:	beq	1d94 <gen_builder_struct_field_assign+0x380>
    1d0c:	b	1e18 <gen_builder_struct_field_assign+0x404>
    1d10:	ldr	r3, [fp, #8]
    1d14:	cmp	r3, #0
    1d18:	beq	1d5c <gen_builder_struct_field_assign+0x348>
    1d1c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1d20:	ldr	r0, [r3, #204]	; 0xcc
    1d24:	ldr	lr, [fp, #-32]	; 0xffffffe0
    1d28:	ldr	r3, [fp, #-36]	; 0xffffffdc
    1d2c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    1d30:	ldr	r1, [fp, #-36]	; 0xffffffdc
    1d34:	sub	ip, fp, #256	; 0x100
    1d38:	str	r1, [sp, #8]
    1d3c:	str	r2, [sp, #4]
    1d40:	str	r3, [sp]
    1d44:	mov	r3, lr
    1d48:	mov	r2, ip
    1d4c:	movw	r1, #0
    1d50:	movt	r1, #0
    1d54:	bl	0 <fprintf>
    1d58:	b	1e88 <gen_builder_struct_field_assign+0x474>
    1d5c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1d60:	ldr	r0, [r3, #204]	; 0xcc
    1d64:	ldr	ip, [fp, #-32]	; 0xffffffe0
    1d68:	ldr	r3, [fp, #-36]	; 0xffffffdc
    1d6c:	sub	r1, fp, #256	; 0x100
    1d70:	ldr	r2, [fp, #-272]	; 0xfffffef0
    1d74:	str	r2, [sp, #4]
    1d78:	str	r3, [sp]
    1d7c:	mov	r3, ip
    1d80:	mov	r2, r1
    1d84:	movw	r1, #0
    1d88:	movt	r1, #0
    1d8c:	bl	0 <fprintf>
    1d90:	b	1e88 <gen_builder_struct_field_assign+0x474>
    1d94:	ldr	r3, [fp, #8]
    1d98:	cmp	r3, #0
    1d9c:	beq	1de0 <gen_builder_struct_field_assign+0x3cc>
    1da0:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1da4:	ldr	r0, [r3, #204]	; 0xcc
    1da8:	ldr	lr, [fp, #-32]	; 0xffffffe0
    1dac:	ldr	r3, [fp, #-36]	; 0xffffffdc
    1db0:	ldr	r2, [fp, #-32]	; 0xffffffe0
    1db4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    1db8:	sub	ip, fp, #256	; 0x100
    1dbc:	str	r1, [sp, #8]
    1dc0:	str	r2, [sp, #4]
    1dc4:	str	r3, [sp]
    1dc8:	mov	r3, lr
    1dcc:	mov	r2, ip
    1dd0:	movw	r1, #0
    1dd4:	movt	r1, #0
    1dd8:	bl	0 <fprintf>
    1ddc:	b	1e88 <gen_builder_struct_field_assign+0x474>
    1de0:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1de4:	ldr	r0, [r3, #204]	; 0xcc
    1de8:	ldr	ip, [fp, #-32]	; 0xffffffe0
    1dec:	ldr	r3, [fp, #-36]	; 0xffffffdc
    1df0:	sub	r1, fp, #256	; 0x100
    1df4:	ldr	r2, [fp, #-272]	; 0xfffffef0
    1df8:	str	r2, [sp, #4]
    1dfc:	str	r3, [sp]
    1e00:	mov	r3, ip
    1e04:	mov	r2, r1
    1e08:	movw	r1, #0
    1e0c:	movt	r1, #0
    1e10:	bl	0 <fprintf>
    1e14:	b	1e88 <gen_builder_struct_field_assign+0x474>
    1e18:	ldr	r3, [fp, #8]
    1e1c:	cmp	r3, #0
    1e20:	beq	1e5c <gen_builder_struct_field_assign+0x448>
    1e24:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1e28:	ldr	r0, [r3, #204]	; 0xcc
    1e2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1e30:	ldr	ip, [fp, #-36]	; 0xffffffdc
    1e34:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1e38:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1e3c:	str	r2, [sp, #4]
    1e40:	str	r3, [sp]
    1e44:	mov	r3, ip
    1e48:	mov	r2, r1
    1e4c:	movw	r1, #0
    1e50:	movt	r1, #0
    1e54:	bl	0 <fprintf>
    1e58:	b	1e84 <gen_builder_struct_field_assign+0x470>
    1e5c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1e60:	ldr	r0, [r3, #204]	; 0xcc
    1e64:	ldr	r2, [fp, #-32]	; 0xffffffe0
    1e68:	ldr	r1, [fp, #-36]	; 0xffffffdc
    1e6c:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1e70:	str	r3, [sp]
    1e74:	mov	r3, r1
    1e78:	movw	r1, #0
    1e7c:	movt	r1, #0
    1e80:	bl	0 <fprintf>
    1e84:	nop	{0}
    1e88:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1e8c:	add	r3, r3, #1
    1e90:	str	r3, [fp, #-272]	; 0xfffffef0
    1e94:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    1e98:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1e9c:	ldr	r3, [r3, #16]
    1ea0:	mov	r0, r3
    1ea4:	bl	16c <scalar_type_prefix>
    1ea8:	str	r0, [fp, #-28]	; 0xffffffe4
    1eac:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1eb0:	ldrh	r3, [r3, #72]	; 0x48
    1eb4:	and	r3, r3, #4
    1eb8:	cmp	r3, #0
    1ebc:	beq	1ef4 <gen_builder_struct_field_assign+0x4e0>
    1ec0:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1ec4:	ldr	r0, [r3, #204]	; 0xcc
    1ec8:	ldr	r3, [fp, #-12]
    1ecc:	add	r2, r3, #1
    1ed0:	str	r2, [fp, #-12]
    1ed4:	mov	r2, r3
    1ed8:	movw	r1, #0
    1edc:	movt	r1, #0
    1ee0:	bl	0 <fprintf>
    1ee4:	ldr	r3, [fp, #-272]	; 0xfffffef0
    1ee8:	add	r3, r3, #1
    1eec:	str	r3, [fp, #-272]	; 0xfffffef0
    1ef0:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    1ef4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    1ef8:	ldrd	r2, [r3, #88]	; 0x58
    1efc:	cmp	r3, #0
    1f00:	cmpeq	r2, #1
    1f04:	beq	1f10 <gen_builder_struct_field_assign+0x4fc>
    1f08:	ldr	r3, [fp, #4]
    1f0c:	b	1f14 <gen_builder_struct_field_assign+0x500>
    1f10:	mov	r3, #0
    1f14:	cmp	r3, #1
    1f18:	beq	1f28 <gen_builder_struct_field_assign+0x514>
    1f1c:	cmp	r3, #2
    1f20:	beq	1fb0 <gen_builder_struct_field_assign+0x59c>
    1f24:	b	2038 <gen_builder_struct_field_assign+0x624>
    1f28:	ldr	r3, [fp, #8]
    1f2c:	cmp	r3, #0
    1f30:	beq	1f78 <gen_builder_struct_field_assign+0x564>
    1f34:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1f38:	ldr	ip, [r3, #204]	; 0xcc
    1f3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1f40:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1f44:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1f48:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1f4c:	str	r0, [sp, #12]
    1f50:	str	r1, [sp, #8]
    1f54:	str	r2, [sp, #4]
    1f58:	str	r3, [sp]
    1f5c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1f60:	ldr	r2, [fp, #-20]	; 0xffffffec
    1f64:	movw	r1, #0
    1f68:	movt	r1, #0
    1f6c:	mov	r0, ip
    1f70:	bl	0 <fprintf>
    1f74:	b	20a8 <gen_builder_struct_field_assign+0x694>
    1f78:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1f7c:	ldr	r0, [r3, #204]	; 0xcc
    1f80:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1f84:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1f88:	ldr	r1, [fp, #-272]	; 0xfffffef0
    1f8c:	str	r1, [sp, #8]
    1f90:	str	r2, [sp, #4]
    1f94:	str	r3, [sp]
    1f98:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1f9c:	ldr	r2, [fp, #-20]	; 0xffffffec
    1fa0:	movw	r1, #0
    1fa4:	movt	r1, #0
    1fa8:	bl	0 <fprintf>
    1fac:	b	20a8 <gen_builder_struct_field_assign+0x694>
    1fb0:	ldr	r3, [fp, #8]
    1fb4:	cmp	r3, #0
    1fb8:	beq	2000 <gen_builder_struct_field_assign+0x5ec>
    1fbc:	ldr	r3, [fp, #-264]	; 0xfffffef8
    1fc0:	ldr	ip, [r3, #204]	; 0xcc
    1fc4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    1fc8:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1fcc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1fd0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    1fd4:	str	r0, [sp, #12]
    1fd8:	str	r1, [sp, #8]
    1fdc:	str	r2, [sp, #4]
    1fe0:	str	r3, [sp]
    1fe4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1fe8:	ldr	r2, [fp, #-20]	; 0xffffffec
    1fec:	movw	r1, #0
    1ff0:	movt	r1, #0
    1ff4:	mov	r0, ip
    1ff8:	bl	0 <fprintf>
    1ffc:	b	20a8 <gen_builder_struct_field_assign+0x694>
    2000:	ldr	r3, [fp, #-264]	; 0xfffffef8
    2004:	ldr	r0, [r3, #204]	; 0xcc
    2008:	ldr	r3, [fp, #-32]	; 0xffffffe0
    200c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2010:	ldr	r1, [fp, #-272]	; 0xfffffef0
    2014:	str	r1, [sp, #8]
    2018:	str	r2, [sp, #4]
    201c:	str	r3, [sp]
    2020:	ldr	r3, [fp, #-28]	; 0xffffffe4
    2024:	ldr	r2, [fp, #-20]	; 0xffffffec
    2028:	movw	r1, #0
    202c:	movt	r1, #0
    2030:	bl	0 <fprintf>
    2034:	b	20a8 <gen_builder_struct_field_assign+0x694>
    2038:	ldr	r3, [fp, #8]
    203c:	cmp	r3, #0
    2040:	beq	207c <gen_builder_struct_field_assign+0x668>
    2044:	ldr	r3, [fp, #-264]	; 0xfffffef8
    2048:	ldr	r0, [r3, #204]	; 0xcc
    204c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2050:	ldr	ip, [fp, #-36]	; 0xffffffdc
    2054:	ldr	r3, [fp, #-32]	; 0xffffffe0
    2058:	ldr	r2, [fp, #-36]	; 0xffffffdc
    205c:	str	r2, [sp, #4]
    2060:	str	r3, [sp]
    2064:	mov	r3, ip
    2068:	mov	r2, r1
    206c:	movw	r1, #0
    2070:	movt	r1, #0
    2074:	bl	0 <fprintf>
    2078:	b	20a4 <gen_builder_struct_field_assign+0x690>
    207c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    2080:	ldr	r0, [r3, #204]	; 0xcc
    2084:	ldr	r2, [fp, #-32]	; 0xffffffe0
    2088:	ldr	r1, [fp, #-36]	; 0xffffffdc
    208c:	ldr	r3, [fp, #-272]	; 0xfffffef0
    2090:	str	r3, [sp]
    2094:	mov	r3, r1
    2098:	movw	r1, #0
    209c:	movt	r1, #0
    20a0:	bl	0 <fprintf>
    20a4:	nop	{0}
    20a8:	ldr	r3, [fp, #-272]	; 0xfffffef0
    20ac:	add	r3, r3, #1
    20b0:	str	r3, [fp, #-272]	; 0xfffffef0
    20b4:	b	2108 <gen_builder_struct_field_assign+0x6f4>
    20b8:	movw	r3, #0
    20bc:	movt	r3, #0
    20c0:	ldr	r0, [r3]
    20c4:	movw	r3, #0
    20c8:	movt	r3, #0
    20cc:	str	r3, [sp]
    20d0:	movw	r3, #993	; 0x3e1
    20d4:	movw	r2, #0
    20d8:	movt	r2, #0
    20dc:	movw	r1, #0
    20e0:	movt	r1, #0
    20e4:	bl	0 <fprintf>
    20e8:	movw	r3, #0
    20ec:	movt	r3, #0
    20f0:	movw	r2, #993	; 0x3e1
    20f4:	movw	r1, #0
    20f8:	movt	r1, #0
    20fc:	movw	r0, #0
    2100:	movt	r0, #0
    2104:	bl	0 <__assert_fail>
    2108:	ldr	r3, [fp, #-8]
    210c:	ldr	r3, [r3]
    2110:	str	r3, [fp, #-8]
    2114:	ldr	r3, [fp, #-8]
    2118:	cmp	r3, #0
    211c:	bne	1ab0 <gen_builder_struct_field_assign+0x9c>
    2120:	ldr	r3, [fp, #-276]	; 0xfffffeec
    2124:	cmp	r3, #0
    2128:	ble	2148 <gen_builder_struct_field_assign+0x734>
    212c:	ldr	r3, [fp, #-264]	; 0xfffffef8
    2130:	ldr	r3, [r3, #204]	; 0xcc
    2134:	mov	r2, #4
    2138:	mov	r1, #1
    213c:	movw	r0, #0
    2140:	movt	r0, #0
    2144:	bl	0 <fwrite>
    2148:	ldr	r3, [fp, #-272]	; 0xfffffef0
    214c:	mov	r0, r3
    2150:	sub	sp, fp, #4
    2154:	ldr	fp, [sp]
    2158:	add	sp, sp, #4
    215c:	pop	{pc}		; (ldr pc, [sp], #4)

00002160 <gen_builder_struct>:
    2160:	str	fp, [sp, #-8]!
    2164:	str	lr, [sp, #4]
    2168:	add	fp, sp, #4
    216c:	sub	sp, sp, #272	; 0x110
    2170:	str	r0, [fp, #-240]	; 0xffffff10
    2174:	str	r1, [fp, #-244]	; 0xffffff0c
    2178:	ldr	r3, [fp, #-240]	; 0xffffff10
    217c:	str	r3, [fp, #-8]
    2180:	sub	r3, fp, #232	; 0xe8
    2184:	mov	r2, #220	; 0xdc
    2188:	mov	r1, #0
    218c:	mov	r0, r3
    2190:	bl	0 <memset>
    2194:	ldr	r3, [fp, #-244]	; 0xffffff0c
    2198:	ldrh	r3, [r3, #8]
    219c:	cmp	r3, #1
    21a0:	beq	21c4 <gen_builder_struct+0x64>
    21a4:	movw	r3, #0
    21a8:	movt	r3, #0
    21ac:	movw	r2, #1010	; 0x3f2
    21b0:	movw	r1, #0
    21b4:	movt	r1, #0
    21b8:	movw	r0, #0
    21bc:	movt	r0, #0
    21c0:	bl	0 <__assert_fail>
    21c4:	sub	r3, fp, #232	; 0xe8
    21c8:	mov	r1, r3
    21cc:	ldr	r0, [fp, #-244]	; 0xffffff0c
    21d0:	bl	a0 <fb_compound_name>
    21d4:	ldr	r0, [fp, #-244]	; 0xffffff0c
    21d8:	bl	1578 <get_total_struct_field_count>
    21dc:	str	r0, [fp, #-12]
    21e0:	ldr	r3, [fp, #-240]	; 0xffffff10
    21e4:	ldr	r3, [r3, #204]	; 0xcc
    21e8:	sub	r2, fp, #232	; 0xe8
    21ec:	movw	r1, #0
    21f0:	movt	r1, #0
    21f4:	mov	r0, r3
    21f8:	bl	0 <fprintf>
    21fc:	mov	r3, #1
    2200:	str	r3, [sp]
    2204:	ldr	r3, [fp, #-12]
    2208:	mov	r2, #0
    220c:	ldr	r1, [fp, #-244]	; 0xffffff0c
    2210:	ldr	r0, [fp, #-240]	; 0xffffff10
    2214:	bl	176c <gen_builder_struct_args>
    2218:	ldr	r3, [fp, #-240]	; 0xffffff10
    221c:	ldr	r3, [r3, #204]	; 0xcc
    2220:	sub	r2, fp, #232	; 0xe8
    2224:	movw	r1, #0
    2228:	movt	r1, #0
    222c:	mov	r0, r3
    2230:	bl	0 <fprintf>
    2234:	mov	r3, #1
    2238:	str	r3, [sp]
    223c:	ldr	r3, [fp, #-12]
    2240:	mov	r2, #0
    2244:	ldr	r1, [fp, #-244]	; 0xffffff0c
    2248:	ldr	r0, [fp, #-240]	; 0xffffff10
    224c:	bl	1970 <gen_builder_struct_call_list>
    2250:	ldr	r3, [fp, #-240]	; 0xffffff10
    2254:	ldr	r3, [r3, #204]	; 0xcc
    2258:	mov	r1, r3
    225c:	mov	r0, #10
    2260:	bl	0 <fputc>
    2264:	ldr	r3, [fp, #-240]	; 0xffffff10
    2268:	ldr	r0, [r3, #204]	; 0xcc
    226c:	sub	r1, fp, #232	; 0xe8
    2270:	sub	r2, fp, #232	; 0xe8
    2274:	sub	r3, fp, #232	; 0xe8
    2278:	str	r3, [sp]
    227c:	mov	r3, r1
    2280:	movw	r1, #0
    2284:	movt	r1, #0
    2288:	bl	0 <fprintf>
    228c:	mov	r3, #0
    2290:	str	r3, [sp]
    2294:	ldr	r3, [fp, #-12]
    2298:	mov	r2, #0
    229c:	ldr	r1, [fp, #-244]	; 0xffffff0c
    22a0:	ldr	r0, [fp, #-240]	; 0xffffff10
    22a4:	bl	176c <gen_builder_struct_args>
    22a8:	ldr	r3, [fp, #-240]	; 0xffffff10
    22ac:	ldr	r3, [r3, #204]	; 0xcc
    22b0:	mov	r2, #4
    22b4:	mov	r1, #1
    22b8:	movw	r0, #0
    22bc:	movt	r0, #0
    22c0:	bl	0 <fwrite>
    22c4:	mov	r3, #0
    22c8:	str	r3, [sp, #4]
    22cc:	mov	r3, #0
    22d0:	str	r3, [sp]
    22d4:	ldr	r3, [fp, #-12]
    22d8:	mov	r2, #0
    22dc:	ldr	r1, [fp, #-244]	; 0xffffff0c
    22e0:	ldr	r0, [fp, #-240]	; 0xffffff10
    22e4:	bl	1a14 <gen_builder_struct_field_assign>
    22e8:	ldr	r3, [fp, #-240]	; 0xffffff10
    22ec:	ldr	r3, [r3, #204]	; 0xcc
    22f0:	mov	r2, #12
    22f4:	mov	r1, #1
    22f8:	movw	r0, #0
    22fc:	movt	r0, #0
    2300:	bl	0 <fwrite>
    2304:	ldr	r3, [fp, #-240]	; 0xffffff10
    2308:	ldr	r0, [r3, #204]	; 0xcc
    230c:	sub	r1, fp, #232	; 0xe8
    2310:	sub	r2, fp, #232	; 0xe8
    2314:	sub	r3, fp, #232	; 0xe8
    2318:	str	r3, [sp, #4]
    231c:	sub	r3, fp, #232	; 0xe8
    2320:	str	r3, [sp]
    2324:	mov	r3, r1
    2328:	movw	r1, #0
    232c:	movt	r1, #0
    2330:	bl	0 <fprintf>
    2334:	ldr	r3, [fp, #-240]	; 0xffffff10
    2338:	ldr	r3, [r3, #204]	; 0xcc
    233c:	mov	r2, #2
    2340:	mov	r1, #1
    2344:	movw	r0, #0
    2348:	movt	r0, #0
    234c:	bl	0 <fwrite>
    2350:	mov	r3, #1
    2354:	str	r3, [sp, #4]
    2358:	mov	r3, #0
    235c:	str	r3, [sp]
    2360:	ldr	r3, [fp, #-12]
    2364:	mov	r2, #0
    2368:	ldr	r1, [fp, #-244]	; 0xffffff0c
    236c:	ldr	r0, [fp, #-240]	; 0xffffff10
    2370:	bl	1a14 <gen_builder_struct_field_assign>
    2374:	ldr	r3, [fp, #-240]	; 0xffffff10
    2378:	ldr	r3, [r3, #204]	; 0xcc
    237c:	mov	r2, #12
    2380:	mov	r1, #1
    2384:	movw	r0, #0
    2388:	movt	r0, #0
    238c:	bl	0 <fwrite>
    2390:	ldr	r3, [fp, #-240]	; 0xffffff10
    2394:	ldr	r0, [r3, #204]	; 0xcc
    2398:	sub	r1, fp, #232	; 0xe8
    239c:	sub	r2, fp, #232	; 0xe8
    23a0:	sub	r3, fp, #232	; 0xe8
    23a4:	str	r3, [sp]
    23a8:	mov	r3, r1
    23ac:	movw	r1, #0
    23b0:	movt	r1, #0
    23b4:	bl	0 <fprintf>
    23b8:	mov	r3, #0
    23bc:	str	r3, [sp]
    23c0:	ldr	r3, [fp, #-12]
    23c4:	mov	r2, #0
    23c8:	ldr	r1, [fp, #-244]	; 0xffffff0c
    23cc:	ldr	r0, [fp, #-240]	; 0xffffff10
    23d0:	bl	176c <gen_builder_struct_args>
    23d4:	ldr	r3, [fp, #-240]	; 0xffffff10
    23d8:	ldr	r3, [r3, #204]	; 0xcc
    23dc:	mov	r2, #4
    23e0:	mov	r1, #1
    23e4:	movw	r0, #0
    23e8:	movt	r0, #0
    23ec:	bl	0 <fwrite>
    23f0:	mov	r3, #0
    23f4:	str	r3, [sp, #4]
    23f8:	mov	r3, #2
    23fc:	str	r3, [sp]
    2400:	ldr	r3, [fp, #-12]
    2404:	mov	r2, #0
    2408:	ldr	r1, [fp, #-244]	; 0xffffff0c
    240c:	ldr	r0, [fp, #-240]	; 0xffffff10
    2410:	bl	1a14 <gen_builder_struct_field_assign>
    2414:	ldr	r3, [fp, #-240]	; 0xffffff10
    2418:	ldr	r3, [r3, #204]	; 0xcc
    241c:	mov	r2, #12
    2420:	mov	r1, #1
    2424:	movw	r0, #0
    2428:	movt	r0, #0
    242c:	bl	0 <fwrite>
    2430:	ldr	r3, [fp, #-240]	; 0xffffff10
    2434:	ldr	r0, [r3, #204]	; 0xcc
    2438:	sub	r1, fp, #232	; 0xe8
    243c:	sub	r2, fp, #232	; 0xe8
    2440:	sub	r3, fp, #232	; 0xe8
    2444:	str	r3, [sp, #4]
    2448:	sub	r3, fp, #232	; 0xe8
    244c:	str	r3, [sp]
    2450:	mov	r3, r1
    2454:	movw	r1, #0
    2458:	movt	r1, #0
    245c:	bl	0 <fprintf>
    2460:	ldr	r3, [fp, #-240]	; 0xffffff10
    2464:	ldr	r3, [r3, #204]	; 0xcc
    2468:	mov	r2, #2
    246c:	mov	r1, #1
    2470:	movw	r0, #0
    2474:	movt	r0, #0
    2478:	bl	0 <fwrite>
    247c:	mov	r3, #1
    2480:	str	r3, [sp, #4]
    2484:	mov	r3, #2
    2488:	str	r3, [sp]
    248c:	ldr	r3, [fp, #-12]
    2490:	mov	r2, #0
    2494:	ldr	r1, [fp, #-244]	; 0xffffff0c
    2498:	ldr	r0, [fp, #-240]	; 0xffffff10
    249c:	bl	1a14 <gen_builder_struct_field_assign>
    24a0:	ldr	r3, [fp, #-240]	; 0xffffff10
    24a4:	ldr	r3, [r3, #204]	; 0xcc
    24a8:	mov	r2, #12
    24ac:	mov	r1, #1
    24b0:	movw	r0, #0
    24b4:	movt	r0, #0
    24b8:	bl	0 <fwrite>
    24bc:	ldr	r3, [fp, #-240]	; 0xffffff10
    24c0:	ldr	r0, [r3, #204]	; 0xcc
    24c4:	sub	r1, fp, #232	; 0xe8
    24c8:	sub	r2, fp, #232	; 0xe8
    24cc:	sub	r3, fp, #232	; 0xe8
    24d0:	str	r3, [sp]
    24d4:	mov	r3, r1
    24d8:	movw	r1, #0
    24dc:	movt	r1, #0
    24e0:	bl	0 <fprintf>
    24e4:	mov	r3, #0
    24e8:	str	r3, [sp]
    24ec:	ldr	r3, [fp, #-12]
    24f0:	mov	r2, #0
    24f4:	ldr	r1, [fp, #-244]	; 0xffffff0c
    24f8:	ldr	r0, [fp, #-240]	; 0xffffff10
    24fc:	bl	176c <gen_builder_struct_args>
    2500:	ldr	r3, [fp, #-240]	; 0xffffff10
    2504:	ldr	r3, [r3, #204]	; 0xcc
    2508:	mov	r2, #4
    250c:	mov	r1, #1
    2510:	movw	r0, #0
    2514:	movt	r0, #0
    2518:	bl	0 <fwrite>
    251c:	mov	r3, #0
    2520:	str	r3, [sp, #4]
    2524:	mov	r3, #1
    2528:	str	r3, [sp]
    252c:	ldr	r3, [fp, #-12]
    2530:	mov	r2, #0
    2534:	ldr	r1, [fp, #-244]	; 0xffffff0c
    2538:	ldr	r0, [fp, #-240]	; 0xffffff10
    253c:	bl	1a14 <gen_builder_struct_field_assign>
    2540:	ldr	r3, [fp, #-240]	; 0xffffff10
    2544:	ldr	r3, [r3, #204]	; 0xcc
    2548:	mov	r2, #12
    254c:	mov	r1, #1
    2550:	movw	r0, #0
    2554:	movt	r0, #0
    2558:	bl	0 <fwrite>
    255c:	ldr	r3, [fp, #-240]	; 0xffffff10
    2560:	ldr	r0, [r3, #204]	; 0xcc
    2564:	sub	r1, fp, #232	; 0xe8
    2568:	sub	r2, fp, #232	; 0xe8
    256c:	sub	r3, fp, #232	; 0xe8
    2570:	str	r3, [sp, #4]
    2574:	sub	r3, fp, #232	; 0xe8
    2578:	str	r3, [sp]
    257c:	mov	r3, r1
    2580:	movw	r1, #0
    2584:	movt	r1, #0
    2588:	bl	0 <fprintf>
    258c:	ldr	r3, [fp, #-240]	; 0xffffff10
    2590:	ldr	r3, [r3, #204]	; 0xcc
    2594:	mov	r2, #2
    2598:	mov	r1, #1
    259c:	movw	r0, #0
    25a0:	movt	r0, #0
    25a4:	bl	0 <fwrite>
    25a8:	mov	r3, #1
    25ac:	str	r3, [sp, #4]
    25b0:	mov	r3, #1
    25b4:	str	r3, [sp]
    25b8:	ldr	r3, [fp, #-12]
    25bc:	mov	r2, #0
    25c0:	ldr	r1, [fp, #-244]	; 0xffffff0c
    25c4:	ldr	r0, [fp, #-240]	; 0xffffff10
    25c8:	bl	1a14 <gen_builder_struct_field_assign>
    25cc:	ldr	r3, [fp, #-240]	; 0xffffff10
    25d0:	ldr	r3, [r3, #204]	; 0xcc
    25d4:	mov	r2, #12
    25d8:	mov	r1, #1
    25dc:	movw	r0, #0
    25e0:	movt	r0, #0
    25e4:	bl	0 <fwrite>
    25e8:	ldr	r3, [fp, #-240]	; 0xffffff10
    25ec:	ldr	r0, [r3, #204]	; 0xcc
    25f0:	ldr	r3, [fp, #-244]	; 0xffffff0c
    25f4:	ldrd	r2, [r3, #112]	; 0x70
    25f8:	ldr	r1, [fp, #-244]	; 0xffffff0c
    25fc:	ldrh	r1, [r1, #104]	; 0x68
    2600:	mov	ip, r1
    2604:	sub	r1, fp, #232	; 0xe8
    2608:	str	r1, [sp, #24]
    260c:	sub	r1, fp, #232	; 0xe8
    2610:	str	r1, [sp, #20]
    2614:	str	ip, [sp, #16]
    2618:	strd	r2, [sp, #8]
    261c:	sub	r3, fp, #232	; 0xe8
    2620:	str	r3, [sp]
    2624:	ldr	r3, [fp, #-8]
    2628:	ldr	r2, [fp, #-8]
    262c:	movw	r1, #0
    2630:	movt	r1, #0
    2634:	bl	0 <fprintf>
    2638:	nop	{0}
    263c:	sub	sp, fp, #4
    2640:	ldr	fp, [sp]
    2644:	add	sp, sp, #4
    2648:	pop	{pc}		; (ldr pc, [sp], #4)

0000264c <get_create_table_arg_count>:
    264c:	push	{fp}		; (str fp, [sp, #-4]!)
    2650:	add	fp, sp, #0
    2654:	sub	sp, sp, #28
    2658:	str	r0, [fp, #-24]	; 0xffffffe8
    265c:	mov	r3, #0
    2660:	str	r3, [fp, #-12]
    2664:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2668:	ldr	r3, [r3, #20]
    266c:	str	r3, [fp, #-8]
    2670:	b	26b0 <get_create_table_arg_count+0x64>
    2674:	ldr	r3, [fp, #-8]
    2678:	str	r3, [fp, #-16]
    267c:	ldr	r3, [fp, #-16]
    2680:	ldrh	r3, [r3, #72]	; 0x48
    2684:	and	r3, r3, #4
    2688:	cmp	r3, #0
    268c:	bne	26a0 <get_create_table_arg_count+0x54>
    2690:	ldr	r3, [fp, #-12]
    2694:	add	r3, r3, #1
    2698:	str	r3, [fp, #-12]
    269c:	b	26a4 <get_create_table_arg_count+0x58>
    26a0:	nop	{0}
    26a4:	ldr	r3, [fp, #-8]
    26a8:	ldr	r3, [r3]
    26ac:	str	r3, [fp, #-8]
    26b0:	ldr	r3, [fp, #-8]
    26b4:	cmp	r3, #0
    26b8:	bne	2674 <get_create_table_arg_count+0x28>
    26bc:	ldr	r3, [fp, #-12]
    26c0:	mov	r0, r3
    26c4:	add	sp, fp, #0
    26c8:	pop	{fp}		; (ldr fp, [sp], #4)
    26cc:	bx	lr

000026d0 <gen_builder_table_call_list>:
    26d0:	str	fp, [sp, #-8]!
    26d4:	str	lr, [sp, #4]
    26d8:	add	fp, sp, #4
    26dc:	sub	sp, sp, #32
    26e0:	str	r0, [fp, #-24]	; 0xffffffe8
    26e4:	str	r1, [fp, #-28]	; 0xffffffe4
    26e8:	str	r2, [fp, #-32]	; 0xffffffe0
    26ec:	str	r3, [fp, #-36]	; 0xffffffdc
    26f0:	mov	r3, #0
    26f4:	str	r3, [fp, #-12]
    26f8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    26fc:	ldr	r3, [r3, #20]
    2700:	str	r3, [fp, #-8]
    2704:	b	2774 <gen_builder_table_call_list+0xa4>
    2708:	ldr	r3, [fp, #-8]
    270c:	str	r3, [fp, #-16]
    2710:	ldr	r3, [fp, #-16]
    2714:	ldrh	r3, [r3, #72]	; 0x48
    2718:	and	r3, r3, #4
    271c:	cmp	r3, #0
    2720:	bne	2764 <gen_builder_table_call_list+0x94>
    2724:	ldr	r3, [fp, #-36]	; 0xffffffdc
    2728:	ldr	r2, [fp, #-32]	; 0xffffffe0
    272c:	ldr	r1, [fp, #-12]
    2730:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2734:	bl	164c <gen_comma>
    2738:	ldr	r3, [fp, #-24]	; 0xffffffe8
    273c:	ldr	r0, [r3, #204]	; 0xcc
    2740:	ldr	r3, [fp, #-16]
    2744:	ldrd	r2, [r3, #96]	; 0x60
    2748:	movw	r1, #0
    274c:	movt	r1, #0
    2750:	bl	0 <fprintf>
    2754:	ldr	r3, [fp, #-12]
    2758:	add	r3, r3, #1
    275c:	str	r3, [fp, #-12]
    2760:	b	2768 <gen_builder_table_call_list+0x98>
    2764:	nop	{0}
    2768:	ldr	r3, [fp, #-8]
    276c:	ldr	r3, [r3]
    2770:	str	r3, [fp, #-8]
    2774:	ldr	r3, [fp, #-8]
    2778:	cmp	r3, #0
    277c:	bne	2708 <gen_builder_table_call_list+0x38>
    2780:	ldr	r3, [fp, #-12]
    2784:	mov	r0, r3
    2788:	sub	sp, fp, #4
    278c:	ldr	fp, [sp]
    2790:	add	sp, sp, #4
    2794:	pop	{pc}		; (ldr pc, [sp], #4)

00002798 <gen_required_table_fields>:
    2798:	str	fp, [sp, #-8]!
    279c:	str	lr, [sp, #4]
    27a0:	add	fp, sp, #4
    27a4:	sub	sp, sp, #248	; 0xf8
    27a8:	str	r0, [fp, #-248]	; 0xffffff08
    27ac:	str	r1, [fp, #-252]	; 0xffffff04
    27b0:	ldr	r3, [fp, #-248]	; 0xffffff08
    27b4:	str	r3, [fp, #-16]
    27b8:	sub	r3, fp, #244	; 0xf4
    27bc:	mov	r2, #220	; 0xdc
    27c0:	mov	r1, #0
    27c4:	mov	r0, r3
    27c8:	bl	0 <memset>
    27cc:	ldr	r0, [fp, #-252]	; 0xffffff04
    27d0:	bl	264c <get_create_table_arg_count>
    27d4:	str	r0, [fp, #-20]	; 0xffffffec
    27d8:	mov	r3, #0
    27dc:	str	r3, [fp, #-12]
    27e0:	sub	r3, fp, #244	; 0xf4
    27e4:	mov	r1, r3
    27e8:	ldr	r0, [fp, #-252]	; 0xffffff04
    27ec:	bl	a0 <fb_compound_name>
    27f0:	ldr	r3, [fp, #-248]	; 0xffffff08
    27f4:	ldr	r0, [r3, #204]	; 0xcc
    27f8:	sub	r3, fp, #244	; 0xf4
    27fc:	ldr	r2, [fp, #-16]
    2800:	movw	r1, #0
    2804:	movt	r1, #0
    2808:	bl	0 <fprintf>
    280c:	ldr	r3, [fp, #-252]	; 0xffffff04
    2810:	ldr	r3, [r3, #20]
    2814:	str	r3, [fp, #-8]
    2818:	b	28c8 <gen_required_table_fields+0x130>
    281c:	ldr	r3, [fp, #-8]
    2820:	str	r3, [fp, #-24]	; 0xffffffe8
    2824:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2828:	ldrh	r3, [r3, #72]	; 0x48
    282c:	and	r3, r3, #4
    2830:	cmp	r3, #0
    2834:	bne	28b8 <gen_required_table_fields+0x120>
    2838:	ldr	r3, [fp, #-24]	; 0xffffffe8
    283c:	ldrh	r3, [r3, #72]	; 0x48
    2840:	and	r3, r3, #256	; 0x100
    2844:	cmp	r3, #0
    2848:	beq	28bc <gen_required_table_fields+0x124>
    284c:	ldr	r3, [fp, #-12]
    2850:	cmp	r3, #0
    2854:	ble	2870 <gen_required_table_fields+0xd8>
    2858:	mov	r3, #0
    285c:	ldr	r2, [fp, #-20]	; 0xffffffec
    2860:	ldr	r1, [fp, #-12]
    2864:	ldr	r0, [fp, #-248]	; 0xffffff08
    2868:	bl	164c <gen_comma>
    286c:	b	2884 <gen_required_table_fields+0xec>
    2870:	ldr	r3, [fp, #-248]	; 0xffffff08
    2874:	ldr	r3, [r3, #204]	; 0xcc
    2878:	mov	r1, r3
    287c:	mov	r0, #32
    2880:	bl	0 <fputc>
    2884:	ldr	r3, [fp, #-248]	; 0xffffff08
    2888:	ldr	r0, [r3, #204]	; 0xcc
    288c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2890:	ldrd	r2, [r3, #96]	; 0x60
    2894:	mov	r3, r2
    2898:	mov	r2, r3
    289c:	movw	r1, #0
    28a0:	movt	r1, #0
    28a4:	bl	0 <fprintf>
    28a8:	ldr	r3, [fp, #-12]
    28ac:	add	r3, r3, #1
    28b0:	str	r3, [fp, #-12]
    28b4:	b	28bc <gen_required_table_fields+0x124>
    28b8:	nop	{0}
    28bc:	ldr	r3, [fp, #-8]
    28c0:	ldr	r3, [r3]
    28c4:	str	r3, [fp, #-8]
    28c8:	ldr	r3, [fp, #-8]
    28cc:	cmp	r3, #0
    28d0:	bne	281c <gen_required_table_fields+0x84>
    28d4:	ldr	r3, [fp, #-12]
    28d8:	cmp	r3, #0
    28dc:	ble	2900 <gen_required_table_fields+0x168>
    28e0:	ldr	r3, [fp, #-248]	; 0xffffff08
    28e4:	ldr	r3, [r3, #204]	; 0xcc
    28e8:	mov	r2, #7
    28ec:	mov	r1, #1
    28f0:	movw	r0, #0
    28f4:	movt	r0, #0
    28f8:	bl	0 <fwrite>
    28fc:	b	291c <gen_required_table_fields+0x184>
    2900:	ldr	r3, [fp, #-248]	; 0xffffff08
    2904:	ldr	r3, [r3, #204]	; 0xcc
    2908:	mov	r2, #6
    290c:	mov	r1, #1
    2910:	movw	r0, #0
    2914:	movt	r0, #0
    2918:	bl	0 <fwrite>
    291c:	ldr	r3, [fp, #-12]
    2920:	mov	r0, r3
    2924:	sub	sp, fp, #4
    2928:	ldr	fp, [sp]
    292c:	add	sp, sp, #4
    2930:	pop	{pc}		; (ldr pc, [sp], #4)

00002934 <gen_builder_table_args>:
    2934:	str	fp, [sp, #-8]!
    2938:	str	lr, [sp, #4]
    293c:	add	fp, sp, #4
    2940:	sub	sp, sp, #272	; 0x110
    2944:	str	r0, [fp, #-256]	; 0xffffff00
    2948:	str	r1, [fp, #-260]	; 0xfffffefc
    294c:	str	r2, [fp, #-264]	; 0xfffffef8
    2950:	str	r3, [fp, #-268]	; 0xfffffef4
    2954:	ldr	r3, [fp, #-256]	; 0xffffff00
    2958:	str	r3, [fp, #-16]
    295c:	sub	r3, fp, #248	; 0xf8
    2960:	mov	r2, #220	; 0xdc
    2964:	mov	r1, #0
    2968:	mov	r0, r3
    296c:	bl	0 <memset>
    2970:	mov	r3, #0
    2974:	str	r3, [fp, #-12]
    2978:	ldr	r3, [fp, #-260]	; 0xfffffefc
    297c:	ldr	r3, [r3, #20]
    2980:	str	r3, [fp, #-8]
    2984:	b	2d7c <gen_builder_table_args+0x448>
    2988:	ldr	r3, [fp, #-8]
    298c:	str	r3, [fp, #-20]	; 0xffffffec
    2990:	ldr	r3, [fp, #-20]	; 0xffffffec
    2994:	ldrh	r3, [r3, #72]	; 0x48
    2998:	and	r3, r3, #4
    299c:	cmp	r3, #0
    29a0:	bne	2d6c <gen_builder_table_args+0x438>
    29a4:	ldr	r1, [fp, #-12]
    29a8:	add	r3, r1, #1
    29ac:	str	r3, [fp, #-12]
    29b0:	ldr	r3, [fp, #-268]	; 0xfffffef4
    29b4:	ldr	r2, [fp, #-264]	; 0xfffffef8
    29b8:	ldr	r0, [fp, #-256]	; 0xffffff00
    29bc:	bl	164c <gen_comma>
    29c0:	ldr	r3, [fp, #-20]	; 0xffffffec
    29c4:	ldrh	r3, [r3, #24]
    29c8:	sub	r3, r3, #7
    29cc:	cmp	r3, #8
    29d0:	ldrls	pc, [pc, r3, lsl #2]
    29d4:	b	2d1c <gen_builder_table_args+0x3e8>
    29d8:	.word	0x00002c8c
    29dc:	.word	0x00002c34
    29e0:	.word	0x00002cf4
    29e4:	.word	0x00002ccc
    29e8:	.word	0x00002d1c
    29ec:	.word	0x00002d1c
    29f0:	.word	0x00002d1c
    29f4:	.word	0x000029fc
    29f8:	.word	0x00002b44
    29fc:	ldr	r3, [fp, #-20]	; 0xffffffec
    2a00:	ldr	r3, [r3, #16]
    2a04:	sub	r2, fp, #248	; 0xf8
    2a08:	mov	r1, r2
    2a0c:	mov	r0, r3
    2a10:	bl	a0 <fb_compound_name>
    2a14:	ldr	r3, [fp, #-20]	; 0xffffffec
    2a18:	ldr	r3, [r3, #16]
    2a1c:	ldrh	r3, [r3, #8]
    2a20:	cmp	r3, #4
    2a24:	ldrls	pc, [pc, r3, lsl #2]
    2a28:	b	2af0 <gen_builder_table_args+0x1bc>
    2a2c:	.word	0x00002a98
    2a30:	.word	0x00002a40
    2a34:	.word	0x00002af0
    2a38:	.word	0x00002a6c
    2a3c:	.word	0x00002ac4
    2a40:	ldr	r3, [fp, #-256]	; 0xffffff00
    2a44:	ldr	r0, [r3, #204]	; 0xcc
    2a48:	ldr	r3, [fp, #-20]	; 0xffffffec
    2a4c:	ldrd	r2, [r3, #96]	; 0x60
    2a50:	sub	r1, fp, #248	; 0xf8
    2a54:	strd	r2, [sp]
    2a58:	mov	r2, r1
    2a5c:	movw	r1, #0
    2a60:	movt	r1, #0
    2a64:	bl	0 <fprintf>
    2a68:	b	2b40 <gen_builder_table_args+0x20c>
    2a6c:	ldr	r3, [fp, #-256]	; 0xffffff00
    2a70:	ldr	r0, [r3, #204]	; 0xcc
    2a74:	ldr	r3, [fp, #-20]	; 0xffffffec
    2a78:	ldrd	r2, [r3, #96]	; 0x60
    2a7c:	sub	r1, fp, #248	; 0xf8
    2a80:	strd	r2, [sp]
    2a84:	mov	r2, r1
    2a88:	movw	r1, #0
    2a8c:	movt	r1, #0
    2a90:	bl	0 <fprintf>
    2a94:	b	2b40 <gen_builder_table_args+0x20c>
    2a98:	ldr	r3, [fp, #-256]	; 0xffffff00
    2a9c:	ldr	r0, [r3, #204]	; 0xcc
    2aa0:	ldr	r3, [fp, #-20]	; 0xffffffec
    2aa4:	ldrd	r2, [r3, #96]	; 0x60
    2aa8:	sub	r1, fp, #248	; 0xf8
    2aac:	strd	r2, [sp]
    2ab0:	mov	r2, r1
    2ab4:	movw	r1, #0
    2ab8:	movt	r1, #0
    2abc:	bl	0 <fprintf>
    2ac0:	b	2b40 <gen_builder_table_args+0x20c>
    2ac4:	ldr	r3, [fp, #-256]	; 0xffffff00
    2ac8:	ldr	r0, [r3, #204]	; 0xcc
    2acc:	ldr	r3, [fp, #-20]	; 0xffffffec
    2ad0:	ldrd	r2, [r3, #96]	; 0x60
    2ad4:	sub	r1, fp, #248	; 0xf8
    2ad8:	strd	r2, [sp]
    2adc:	mov	r2, r1
    2ae0:	movw	r1, #0
    2ae4:	movt	r1, #0
    2ae8:	bl	0 <fprintf>
    2aec:	b	2b40 <gen_builder_table_args+0x20c>
    2af0:	movw	r3, #0
    2af4:	movt	r3, #0
    2af8:	ldr	r0, [r3]
    2afc:	movw	r3, #0
    2b00:	movt	r3, #0
    2b04:	str	r3, [sp]
    2b08:	movw	r3, #1173	; 0x495
    2b0c:	movw	r2, #0
    2b10:	movt	r2, #0
    2b14:	movw	r1, #0
    2b18:	movt	r1, #0
    2b1c:	bl	0 <fprintf>
    2b20:	movw	r3, #0
    2b24:	movt	r3, #0
    2b28:	movw	r2, #1173	; 0x495
    2b2c:	movw	r1, #0
    2b30:	movt	r1, #0
    2b34:	movw	r0, #0
    2b38:	movt	r0, #0
    2b3c:	bl	0 <__assert_fail>
    2b40:	b	2d70 <gen_builder_table_args+0x43c>
    2b44:	ldr	r3, [fp, #-20]	; 0xffffffec
    2b48:	ldr	r3, [r3, #16]
    2b4c:	sub	r2, fp, #248	; 0xf8
    2b50:	mov	r1, r2
    2b54:	mov	r0, r3
    2b58:	bl	a0 <fb_compound_name>
    2b5c:	ldr	r3, [fp, #-20]	; 0xffffffec
    2b60:	ldr	r3, [r3, #16]
    2b64:	ldrh	r3, [r3, #8]
    2b68:	cmp	r3, #4
    2b6c:	ldrls	pc, [pc, r3, lsl #2]
    2b70:	b	2be0 <gen_builder_table_args+0x2ac>
    2b74:	.word	0x00002b88
    2b78:	.word	0x00002b88
    2b7c:	.word	0x00002be0
    2b80:	.word	0x00002b88
    2b84:	.word	0x00002bb4
    2b88:	ldr	r3, [fp, #-256]	; 0xffffff00
    2b8c:	ldr	r0, [r3, #204]	; 0xcc
    2b90:	ldr	r3, [fp, #-20]	; 0xffffffec
    2b94:	ldrd	r2, [r3, #96]	; 0x60
    2b98:	sub	r1, fp, #248	; 0xf8
    2b9c:	strd	r2, [sp]
    2ba0:	mov	r2, r1
    2ba4:	movw	r1, #0
    2ba8:	movt	r1, #0
    2bac:	bl	0 <fprintf>
    2bb0:	b	2c30 <gen_builder_table_args+0x2fc>
    2bb4:	ldr	r3, [fp, #-256]	; 0xffffff00
    2bb8:	ldr	r0, [r3, #204]	; 0xcc
    2bbc:	ldr	r3, [fp, #-20]	; 0xffffffec
    2bc0:	ldrd	r2, [r3, #96]	; 0x60
    2bc4:	sub	r1, fp, #248	; 0xf8
    2bc8:	strd	r2, [sp]
    2bcc:	mov	r2, r1
    2bd0:	movw	r1, #0
    2bd4:	movt	r1, #0
    2bd8:	bl	0 <fprintf>
    2bdc:	b	2c30 <gen_builder_table_args+0x2fc>
    2be0:	movw	r3, #0
    2be4:	movt	r3, #0
    2be8:	ldr	r0, [r3]
    2bec:	movw	r3, #0
    2bf0:	movt	r3, #0
    2bf4:	str	r3, [sp]
    2bf8:	movw	r3, #1189	; 0x4a5
    2bfc:	movw	r2, #0
    2c00:	movt	r2, #0
    2c04:	movw	r1, #0
    2c08:	movt	r1, #0
    2c0c:	bl	0 <fprintf>
    2c10:	movw	r3, #0
    2c14:	movt	r3, #0
    2c18:	movw	r2, #1189	; 0x4a5
    2c1c:	movw	r1, #0
    2c20:	movt	r1, #0
    2c24:	movw	r0, #0
    2c28:	movt	r0, #0
    2c2c:	bl	0 <__assert_fail>
    2c30:	b	2d70 <gen_builder_table_args+0x43c>
    2c34:	ldr	r3, [fp, #-20]	; 0xffffffec
    2c38:	ldr	r3, [r3, #16]
    2c3c:	ldr	r1, [fp, #-16]
    2c40:	mov	r0, r3
    2c44:	bl	12c <scalar_type_ns>
    2c48:	str	r0, [fp, #-24]	; 0xffffffe8
    2c4c:	ldr	r3, [fp, #-20]	; 0xffffffec
    2c50:	ldr	r3, [r3, #16]
    2c54:	mov	r0, r3
    2c58:	bl	2d8 <scalar_type_name>
    2c5c:	str	r0, [fp, #-28]	; 0xffffffe4
    2c60:	ldr	r3, [fp, #-256]	; 0xffffff00
    2c64:	ldr	r0, [r3, #204]	; 0xcc
    2c68:	ldr	r3, [fp, #-20]	; 0xffffffec
    2c6c:	ldrd	r2, [r3, #96]	; 0x60
    2c70:	strd	r2, [sp]
    2c74:	ldr	r3, [fp, #-28]	; 0xffffffe4
    2c78:	ldr	r2, [fp, #-24]	; 0xffffffe8
    2c7c:	movw	r1, #0
    2c80:	movt	r1, #0
    2c84:	bl	0 <fprintf>
    2c88:	b	2d70 <gen_builder_table_args+0x43c>
    2c8c:	ldr	r3, [fp, #-20]	; 0xffffffec
    2c90:	ldr	r3, [r3, #16]
    2c94:	mov	r0, r3
    2c98:	bl	16c <scalar_type_prefix>
    2c9c:	str	r0, [fp, #-28]	; 0xffffffe4
    2ca0:	ldr	r3, [fp, #-256]	; 0xffffff00
    2ca4:	ldr	r0, [r3, #204]	; 0xcc
    2ca8:	ldr	r3, [fp, #-20]	; 0xffffffec
    2cac:	ldrd	r2, [r3, #96]	; 0x60
    2cb0:	strd	r2, [sp]
    2cb4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    2cb8:	ldr	r2, [fp, #-16]
    2cbc:	movw	r1, #0
    2cc0:	movt	r1, #0
    2cc4:	bl	0 <fprintf>
    2cc8:	b	2d70 <gen_builder_table_args+0x43c>
    2ccc:	ldr	r3, [fp, #-256]	; 0xffffff00
    2cd0:	ldr	r0, [r3, #204]	; 0xcc
    2cd4:	ldr	r3, [fp, #-20]	; 0xffffffec
    2cd8:	ldrd	r2, [r3, #96]	; 0x60
    2cdc:	strd	r2, [sp]
    2ce0:	ldr	r2, [fp, #-16]
    2ce4:	movw	r1, #0
    2ce8:	movt	r1, #0
    2cec:	bl	0 <fprintf>
    2cf0:	b	2d70 <gen_builder_table_args+0x43c>
    2cf4:	ldr	r3, [fp, #-256]	; 0xffffff00
    2cf8:	ldr	r0, [r3, #204]	; 0xcc
    2cfc:	ldr	r3, [fp, #-20]	; 0xffffffec
    2d00:	ldrd	r2, [r3, #96]	; 0x60
    2d04:	strd	r2, [sp]
    2d08:	ldr	r2, [fp, #-16]
    2d0c:	movw	r1, #0
    2d10:	movt	r1, #0
    2d14:	bl	0 <fprintf>
    2d18:	b	2d70 <gen_builder_table_args+0x43c>
    2d1c:	movw	r3, #0
    2d20:	movt	r3, #0
    2d24:	ldr	r0, [r3]
    2d28:	movw	r3, #0
    2d2c:	movt	r3, #0
    2d30:	str	r3, [sp]
    2d34:	movw	r3, #1209	; 0x4b9
    2d38:	movw	r2, #0
    2d3c:	movt	r2, #0
    2d40:	movw	r1, #0
    2d44:	movt	r1, #0
    2d48:	bl	0 <fprintf>
    2d4c:	movw	r3, #0
    2d50:	movt	r3, #0
    2d54:	movw	r2, #1209	; 0x4b9
    2d58:	movw	r1, #0
    2d5c:	movt	r1, #0
    2d60:	movw	r0, #0
    2d64:	movt	r0, #0
    2d68:	bl	0 <__assert_fail>
    2d6c:	nop	{0}
    2d70:	ldr	r3, [fp, #-8]
    2d74:	ldr	r3, [r3]
    2d78:	str	r3, [fp, #-8]
    2d7c:	ldr	r3, [fp, #-8]
    2d80:	cmp	r3, #0
    2d84:	bne	2988 <gen_builder_table_args+0x54>
    2d88:	ldr	r3, [fp, #-12]
    2d8c:	mov	r0, r3
    2d90:	sub	sp, fp, #4
    2d94:	ldr	fp, [sp]
    2d98:	add	sp, sp, #4
    2d9c:	pop	{pc}		; (ldr pc, [sp], #4)

00002da0 <gen_builder_create_table_decl>:
    2da0:	str	fp, [sp, #-8]!
    2da4:	str	lr, [sp, #4]
    2da8:	add	fp, sp, #4
    2dac:	sub	sp, sp, #248	; 0xf8
    2db0:	str	r0, [fp, #-240]	; 0xffffff10
    2db4:	str	r1, [fp, #-244]	; 0xffffff0c
    2db8:	ldr	r3, [fp, #-240]	; 0xffffff10
    2dbc:	str	r3, [fp, #-8]
    2dc0:	sub	r3, fp, #232	; 0xe8
    2dc4:	mov	r2, #220	; 0xdc
    2dc8:	mov	r1, #0
    2dcc:	mov	r0, r3
    2dd0:	bl	0 <memset>
    2dd4:	sub	r3, fp, #232	; 0xe8
    2dd8:	mov	r1, r3
    2ddc:	ldr	r0, [fp, #-244]	; 0xffffff0c
    2de0:	bl	a0 <fb_compound_name>
    2de4:	ldr	r0, [fp, #-244]	; 0xffffff0c
    2de8:	bl	264c <get_create_table_arg_count>
    2dec:	str	r0, [fp, #-12]
    2df0:	ldr	r3, [fp, #-240]	; 0xffffff10
    2df4:	ldr	r3, [r3, #204]	; 0xcc
    2df8:	sub	r2, fp, #232	; 0xe8
    2dfc:	movw	r1, #0
    2e00:	movt	r1, #0
    2e04:	mov	r0, r3
    2e08:	bl	0 <fprintf>
    2e0c:	mov	r3, #1
    2e10:	ldr	r2, [fp, #-12]
    2e14:	ldr	r1, [fp, #-244]	; 0xffffff0c
    2e18:	ldr	r0, [fp, #-240]	; 0xffffff10
    2e1c:	bl	2934 <gen_builder_table_args>
    2e20:	ldr	r3, [fp, #-240]	; 0xffffff10
    2e24:	ldr	r3, [r3, #204]	; 0xcc
    2e28:	sub	r2, fp, #232	; 0xe8
    2e2c:	movw	r1, #0
    2e30:	movt	r1, #0
    2e34:	mov	r0, r3
    2e38:	bl	0 <fprintf>
    2e3c:	mov	r3, #1
    2e40:	ldr	r2, [fp, #-12]
    2e44:	ldr	r1, [fp, #-244]	; 0xffffff0c
    2e48:	ldr	r0, [fp, #-240]	; 0xffffff10
    2e4c:	bl	26d0 <gen_builder_table_call_list>
    2e50:	ldr	r3, [fp, #-240]	; 0xffffff10
    2e54:	ldr	r3, [r3, #204]	; 0xcc
    2e58:	mov	r1, r3
    2e5c:	mov	r0, #10
    2e60:	bl	0 <fputc>
    2e64:	ldr	r3, [fp, #-240]	; 0xffffff10
    2e68:	ldr	r0, [r3, #204]	; 0xcc
    2e6c:	sub	r1, fp, #232	; 0xe8
    2e70:	sub	r2, fp, #232	; 0xe8
    2e74:	sub	r3, fp, #232	; 0xe8
    2e78:	str	r3, [sp, #4]
    2e7c:	ldr	r3, [fp, #-8]
    2e80:	str	r3, [sp]
    2e84:	mov	r3, r1
    2e88:	movw	r1, #0
    2e8c:	movt	r1, #0
    2e90:	bl	0 <fprintf>
    2e94:	mov	r3, #0
    2e98:	mov	r0, r3
    2e9c:	sub	sp, fp, #4
    2ea0:	ldr	fp, [sp]
    2ea4:	add	sp, sp, #4
    2ea8:	pop	{pc}		; (ldr pc, [sp], #4)

00002eac <gen_builder_create_table>:
    2eac:	str	fp, [sp, #-8]!
    2eb0:	str	lr, [sp, #4]
    2eb4:	add	fp, sp, #4
    2eb8:	sub	sp, sp, #272	; 0x110
    2ebc:	str	r0, [fp, #-256]	; 0xffffff00
    2ec0:	str	r1, [fp, #-260]	; 0xfffffefc
    2ec4:	ldr	r3, [fp, #-256]	; 0xffffff00
    2ec8:	str	r3, [fp, #-16]
    2ecc:	ldr	r3, [fp, #-260]	; 0xfffffefc
    2ed0:	ldrh	r3, [r3, #92]	; 0x5c
    2ed4:	and	r3, r3, #8
    2ed8:	cmp	r3, #0
    2edc:	moveq	r3, #1
    2ee0:	movne	r3, #0
    2ee4:	uxtb	r3, r3
    2ee8:	str	r3, [fp, #-20]	; 0xffffffec
    2eec:	mov	r3, #0
    2ef0:	str	r3, [fp, #-12]
    2ef4:	sub	r3, fp, #248	; 0xf8
    2ef8:	mov	r2, #220	; 0xdc
    2efc:	mov	r1, #0
    2f00:	mov	r0, r3
    2f04:	bl	0 <memset>
    2f08:	sub	r3, fp, #248	; 0xf8
    2f0c:	mov	r1, r3
    2f10:	ldr	r0, [fp, #-260]	; 0xfffffefc
    2f14:	bl	a0 <fb_compound_name>
    2f18:	ldr	r3, [fp, #-256]	; 0xffffff00
    2f1c:	ldr	r0, [r3, #204]	; 0xcc
    2f20:	sub	r1, fp, #248	; 0xf8
    2f24:	sub	r2, fp, #248	; 0xf8
    2f28:	sub	r3, fp, #248	; 0xf8
    2f2c:	str	r3, [sp, #4]
    2f30:	ldr	r3, [fp, #-16]
    2f34:	str	r3, [sp]
    2f38:	mov	r3, r1
    2f3c:	movw	r1, #0
    2f40:	movt	r1, #0
    2f44:	bl	0 <fprintf>
    2f48:	ldr	r3, [fp, #-256]	; 0xffffff00
    2f4c:	ldr	r3, [r3, #204]	; 0xcc
    2f50:	sub	r2, fp, #248	; 0xf8
    2f54:	movw	r1, #0
    2f58:	movt	r1, #0
    2f5c:	mov	r0, r3
    2f60:	bl	0 <fprintf>
    2f64:	ldr	r3, [fp, #-260]	; 0xfffffefc
    2f68:	ldr	r3, [r3, #24]
    2f6c:	str	r3, [fp, #-8]
    2f70:	b	305c <gen_builder_create_table+0x1b0>
    2f74:	ldr	r3, [fp, #-8]
    2f78:	ldrh	r3, [r3, #72]	; 0x48
    2f7c:	and	r3, r3, #4
    2f80:	cmp	r3, #0
    2f84:	bne	304c <gen_builder_create_table+0x1a0>
    2f88:	ldr	r3, [fp, #-8]
    2f8c:	sub	r2, fp, #28
    2f90:	sub	r1, fp, #24
    2f94:	mov	r0, r3
    2f98:	bl	e4 <symbol_name>
    2f9c:	ldr	r3, [fp, #-8]
    2fa0:	ldrh	r3, [r3, #24]
    2fa4:	cmp	r3, #14
    2fa8:	bne	3010 <gen_builder_create_table+0x164>
    2fac:	ldr	r3, [fp, #-8]
    2fb0:	ldr	r3, [r3, #16]
    2fb4:	ldrh	r3, [r3, #8]
    2fb8:	cmp	r3, #4
    2fbc:	bne	3010 <gen_builder_create_table+0x164>
    2fc0:	mov	r3, #1
    2fc4:	str	r3, [fp, #-12]
    2fc8:	ldr	r3, [fp, #-20]	; 0xffffffec
    2fcc:	cmp	r3, #0
    2fd0:	beq	3010 <gen_builder_create_table+0x164>
    2fd4:	ldr	r3, [fp, #-256]	; 0xffffff00
    2fd8:	ldr	r0, [r3, #204]	; 0xcc
    2fdc:	ldr	lr, [fp, #-24]	; 0xffffffe8
    2fe0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2fe4:	ldr	r3, [fp, #-8]
    2fe8:	ldrd	r2, [r3, #96]	; 0x60
    2fec:	sub	ip, fp, #248	; 0xf8
    2ff0:	strd	r2, [sp, #8]
    2ff4:	str	r1, [sp]
    2ff8:	mov	r3, lr
    2ffc:	mov	r2, ip
    3000:	movw	r1, #0
    3004:	movt	r1, #0
    3008:	bl	0 <fprintf>
    300c:	b	3050 <gen_builder_create_table+0x1a4>
    3010:	ldr	r3, [fp, #-256]	; 0xffffff00
    3014:	ldr	r0, [r3, #204]	; 0xcc
    3018:	ldr	lr, [fp, #-24]	; 0xffffffe8
    301c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3020:	ldr	r3, [fp, #-8]
    3024:	ldrd	r2, [r3, #96]	; 0x60
    3028:	sub	ip, fp, #248	; 0xf8
    302c:	strd	r2, [sp, #8]
    3030:	str	r1, [sp]
    3034:	mov	r3, lr
    3038:	mov	r2, ip
    303c:	movw	r1, #0
    3040:	movt	r1, #0
    3044:	bl	0 <fprintf>
    3048:	b	3050 <gen_builder_create_table+0x1a4>
    304c:	nop	{0}
    3050:	ldr	r3, [fp, #-8]
    3054:	ldr	r3, [r3, #108]	; 0x6c
    3058:	str	r3, [fp, #-8]
    305c:	ldr	r3, [fp, #-8]
    3060:	cmp	r3, #0
    3064:	bne	2f74 <gen_builder_create_table+0xc8>
    3068:	ldr	r3, [fp, #-20]	; 0xffffffec
    306c:	cmp	r3, #0
    3070:	beq	3134 <gen_builder_create_table+0x288>
    3074:	ldr	r3, [fp, #-12]
    3078:	cmp	r3, #0
    307c:	beq	3134 <gen_builder_create_table+0x288>
    3080:	ldr	r3, [fp, #-260]	; 0xfffffefc
    3084:	ldr	r3, [r3, #24]
    3088:	str	r3, [fp, #-8]
    308c:	b	3128 <gen_builder_create_table+0x27c>
    3090:	ldr	r3, [fp, #-8]
    3094:	ldrh	r3, [r3, #72]	; 0x48
    3098:	and	r3, r3, #4
    309c:	cmp	r3, #0
    30a0:	bne	3118 <gen_builder_create_table+0x26c>
    30a4:	ldr	r3, [fp, #-8]
    30a8:	ldrh	r3, [r3, #24]
    30ac:	cmp	r3, #14
    30b0:	bne	311c <gen_builder_create_table+0x270>
    30b4:	ldr	r3, [fp, #-8]
    30b8:	ldr	r3, [r3, #16]
    30bc:	ldrh	r3, [r3, #8]
    30c0:	cmp	r3, #4
    30c4:	bne	311c <gen_builder_create_table+0x270>
    30c8:	ldr	r3, [fp, #-8]
    30cc:	sub	r2, fp, #28
    30d0:	sub	r1, fp, #24
    30d4:	mov	r0, r3
    30d8:	bl	e4 <symbol_name>
    30dc:	ldr	r3, [fp, #-256]	; 0xffffff00
    30e0:	ldr	r0, [r3, #204]	; 0xcc
    30e4:	ldr	lr, [fp, #-24]	; 0xffffffe8
    30e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    30ec:	ldr	r3, [fp, #-8]
    30f0:	ldrd	r2, [r3, #96]	; 0x60
    30f4:	sub	ip, fp, #248	; 0xf8
    30f8:	strd	r2, [sp, #8]
    30fc:	str	r1, [sp]
    3100:	mov	r3, lr
    3104:	mov	r2, ip
    3108:	movw	r1, #0
    310c:	movt	r1, #0
    3110:	bl	0 <fprintf>
    3114:	b	311c <gen_builder_create_table+0x270>
    3118:	nop	{0}
    311c:	ldr	r3, [fp, #-8]
    3120:	ldr	r3, [r3, #108]	; 0x6c
    3124:	str	r3, [fp, #-8]
    3128:	ldr	r3, [fp, #-8]
    312c:	cmp	r3, #0
    3130:	bne	3090 <gen_builder_create_table+0x1e4>
    3134:	ldr	r3, [fp, #-256]	; 0xffffff00
    3138:	ldr	r3, [r3, #204]	; 0xcc
    313c:	sub	r2, fp, #248	; 0xf8
    3140:	movw	r1, #0
    3144:	movt	r1, #0
    3148:	mov	r0, r3
    314c:	bl	0 <fprintf>
    3150:	mov	r3, #0
    3154:	mov	r0, r3
    3158:	sub	sp, fp, #4
    315c:	ldr	fp, [sp]
    3160:	add	sp, sp, #4
    3164:	pop	{pc}		; (ldr pc, [sp], #4)

00003168 <gen_builder_structs>:
    3168:	str	fp, [sp, #-8]!
    316c:	str	lr, [sp, #4]
    3170:	add	fp, sp, #4
    3174:	sub	sp, sp, #16
    3178:	str	r0, [fp, #-16]
    317c:	ldr	r3, [fp, #-16]
    3180:	ldr	r3, [r3, #208]	; 0xd0
    3184:	ldr	r3, [r3, #44]	; 0x2c
    3188:	str	r3, [fp, #-8]
    318c:	b	31bc <gen_builder_structs+0x54>
    3190:	ldr	r1, [fp, #-8]
    3194:	ldr	r0, [fp, #-16]
    3198:	bl	2160 <gen_builder_struct>
    319c:	ldr	r3, [fp, #-16]
    31a0:	ldr	r3, [r3, #204]	; 0xcc
    31a4:	mov	r1, r3
    31a8:	mov	r0, #10
    31ac:	bl	0 <fputc>
    31b0:	ldr	r3, [fp, #-8]
    31b4:	ldr	r3, [r3, #120]	; 0x78
    31b8:	str	r3, [fp, #-8]
    31bc:	ldr	r3, [fp, #-8]
    31c0:	cmp	r3, #0
    31c4:	bne	3190 <gen_builder_structs+0x28>
    31c8:	mov	r3, #0
    31cc:	mov	r0, r3
    31d0:	sub	sp, fp, #4
    31d4:	ldr	fp, [sp]
    31d8:	add	sp, sp, #4
    31dc:	pop	{pc}		; (ldr pc, [sp], #4)

000031e0 <gen_builder_table>:
    31e0:	str	fp, [sp, #-8]!
    31e4:	str	lr, [sp, #4]
    31e8:	add	fp, sp, #4
    31ec:	sub	sp, sp, #248	; 0xf8
    31f0:	str	r0, [fp, #-232]	; 0xffffff18
    31f4:	str	r1, [fp, #-236]	; 0xffffff14
    31f8:	ldr	r3, [fp, #-232]	; 0xffffff18
    31fc:	str	r3, [fp, #-8]
    3200:	sub	r3, fp, #228	; 0xe4
    3204:	mov	r2, #220	; 0xdc
    3208:	mov	r1, #0
    320c:	mov	r0, r3
    3210:	bl	0 <memset>
    3214:	sub	r3, fp, #228	; 0xe4
    3218:	mov	r1, r3
    321c:	ldr	r0, [fp, #-236]	; 0xffffff14
    3220:	bl	a0 <fb_compound_name>
    3224:	ldr	r3, [fp, #-232]	; 0xffffff18
    3228:	ldr	r0, [r3, #204]	; 0xcc
    322c:	ldr	r3, [fp, #-236]	; 0xffffff14
    3230:	ldrd	r2, [r3, #96]	; 0x60
    3234:	strd	r2, [sp, #8]
    3238:	sub	r3, fp, #228	; 0xe4
    323c:	str	r3, [sp]
    3240:	ldr	r3, [fp, #-8]
    3244:	ldr	r2, [fp, #-8]
    3248:	movw	r1, #0
    324c:	movt	r1, #0
    3250:	bl	0 <fprintf>
    3254:	mov	r3, #0
    3258:	mov	r0, r3
    325c:	sub	sp, fp, #4
    3260:	ldr	fp, [sp]
    3264:	add	sp, sp, #4
    3268:	pop	{pc}		; (ldr pc, [sp], #4)

0000326c <gen_builder_table_prolog>:
    326c:	str	fp, [sp, #-8]!
    3270:	str	lr, [sp, #4]
    3274:	add	fp, sp, #4
    3278:	sub	sp, sp, #248	; 0xf8
    327c:	str	r0, [fp, #-232]	; 0xffffff18
    3280:	str	r1, [fp, #-236]	; 0xffffff14
    3284:	ldr	r3, [fp, #-232]	; 0xffffff18
    3288:	str	r3, [fp, #-8]
    328c:	sub	r3, fp, #228	; 0xe4
    3290:	mov	r2, #220	; 0xdc
    3294:	mov	r1, #0
    3298:	mov	r0, r3
    329c:	bl	0 <memset>
    32a0:	sub	r3, fp, #228	; 0xe4
    32a4:	mov	r1, r3
    32a8:	ldr	r0, [fp, #-236]	; 0xffffff14
    32ac:	bl	a0 <fb_compound_name>
    32b0:	ldr	r3, [fp, #-232]	; 0xffffff18
    32b4:	ldr	r0, [r3, #204]	; 0xcc
    32b8:	sub	r3, fp, #228	; 0xe4
    32bc:	str	r3, [sp, #8]
    32c0:	sub	r3, fp, #228	; 0xe4
    32c4:	str	r3, [sp, #4]
    32c8:	sub	r3, fp, #228	; 0xe4
    32cc:	str	r3, [sp]
    32d0:	ldr	r3, [fp, #-8]
    32d4:	ldr	r2, [fp, #-8]
    32d8:	movw	r1, #0
    32dc:	movt	r1, #0
    32e0:	bl	0 <fprintf>
    32e4:	mov	r3, #0
    32e8:	mov	r0, r3
    32ec:	sub	sp, fp, #4
    32f0:	ldr	fp, [sp]
    32f4:	add	sp, sp, #4
    32f8:	pop	{pc}		; (ldr pc, [sp], #4)

000032fc <gen_union_fields>:
    32fc:	str	fp, [sp, #-8]!
    3300:	str	lr, [sp, #4]
    3304:	add	fp, sp, #4
    3308:	sub	sp, sp, #512	; 0x200
    330c:	str	r0, [fp, #-472]	; 0xfffffe28
    3310:	str	r1, [fp, #-476]	; 0xfffffe24
    3314:	str	r2, [fp, #-480]	; 0xfffffe20
    3318:	str	r3, [fp, #-484]	; 0xfffffe1c
    331c:	ldr	r3, [fp, #-472]	; 0xfffffe28
    3320:	str	r3, [fp, #-12]
    3324:	ldr	r3, [fp, #8]
    3328:	cmp	r3, #0
    332c:	beq	333c <gen_union_fields+0x40>
    3330:	movw	r3, #0
    3334:	movt	r3, #0
    3338:	b	3344 <gen_union_fields+0x48>
    333c:	movw	r3, #0
    3340:	movt	r3, #0
    3344:	str	r3, [fp, #-16]
    3348:	sub	r3, fp, #248	; 0xf8
    334c:	mov	r2, #220	; 0xdc
    3350:	mov	r1, #0
    3354:	mov	r0, r3
    3358:	bl	0 <memset>
    335c:	sub	r3, fp, #468	; 0x1d4
    3360:	mov	r2, #220	; 0xdc
    3364:	mov	r1, #0
    3368:	mov	r0, r3
    336c:	bl	0 <memset>
    3370:	sub	r3, fp, #248	; 0xf8
    3374:	mov	r1, r3
    3378:	ldr	r0, [fp, #4]
    337c:	bl	a0 <fb_compound_name>
    3380:	ldr	r3, [fp, #4]
    3384:	ldr	r3, [r3, #20]
    3388:	str	r3, [fp, #-8]
    338c:	b	35d0 <gen_union_fields+0x2d4>
    3390:	ldr	r3, [fp, #-8]
    3394:	str	r3, [fp, #-20]	; 0xffffffec
    3398:	sub	r2, fp, #24
    339c:	sub	r3, fp, #28
    33a0:	mov	r1, r3
    33a4:	ldr	r0, [fp, #-8]
    33a8:	bl	e4 <symbol_name>
    33ac:	ldr	r3, [fp, #-20]	; 0xffffffec
    33b0:	ldrh	r3, [r3, #24]
    33b4:	cmp	r3, #10
    33b8:	beq	351c <gen_union_fields+0x220>
    33bc:	cmp	r3, #14
    33c0:	beq	33d0 <gen_union_fields+0xd4>
    33c4:	cmp	r3, #0
    33c8:	bne	3574 <gen_union_fields+0x278>
    33cc:	b	35c4 <gen_union_fields+0x2c8>
    33d0:	ldr	r3, [fp, #-20]	; 0xffffffec
    33d4:	ldr	r3, [r3, #16]
    33d8:	sub	r2, fp, #468	; 0x1d4
    33dc:	mov	r1, r2
    33e0:	mov	r0, r3
    33e4:	bl	a0 <fb_compound_name>
    33e8:	ldr	r3, [fp, #-20]	; 0xffffffec
    33ec:	ldr	r3, [r3, #16]
    33f0:	ldrh	r3, [r3, #8]
    33f4:	cmp	r3, #0
    33f8:	beq	3408 <gen_union_fields+0x10c>
    33fc:	cmp	r3, #1
    3400:	beq	3468 <gen_union_fields+0x16c>
    3404:	b	34c8 <gen_union_fields+0x1cc>
    3408:	ldr	r3, [fp, #-472]	; 0xfffffe28
    340c:	ldr	r0, [r3, #204]	; 0xcc
    3410:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3414:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3418:	sub	r1, fp, #468	; 0x1d4
    341c:	str	r1, [sp, #28]
    3420:	str	r2, [sp, #24]
    3424:	str	r3, [sp, #20]
    3428:	sub	r3, fp, #248	; 0xf8
    342c:	str	r3, [sp, #16]
    3430:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    3434:	str	r3, [sp, #12]
    3438:	ldr	r3, [fp, #-480]	; 0xfffffe20
    343c:	str	r3, [sp, #8]
    3440:	ldr	r3, [fp, #-476]	; 0xfffffe24
    3444:	str	r3, [sp, #4]
    3448:	ldr	r3, [fp, #-12]
    344c:	str	r3, [sp]
    3450:	ldr	r3, [fp, #-16]
    3454:	ldr	r2, [fp, #-12]
    3458:	movw	r1, #0
    345c:	movt	r1, #0
    3460:	bl	0 <fprintf>
    3464:	b	3518 <gen_union_fields+0x21c>
    3468:	ldr	r3, [fp, #-472]	; 0xfffffe28
    346c:	ldr	r0, [r3, #204]	; 0xcc
    3470:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3474:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3478:	sub	r1, fp, #468	; 0x1d4
    347c:	str	r1, [sp, #28]
    3480:	str	r2, [sp, #24]
    3484:	str	r3, [sp, #20]
    3488:	sub	r3, fp, #248	; 0xf8
    348c:	str	r3, [sp, #16]
    3490:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    3494:	str	r3, [sp, #12]
    3498:	ldr	r3, [fp, #-480]	; 0xfffffe20
    349c:	str	r3, [sp, #8]
    34a0:	ldr	r3, [fp, #-476]	; 0xfffffe24
    34a4:	str	r3, [sp, #4]
    34a8:	ldr	r3, [fp, #-12]
    34ac:	str	r3, [sp]
    34b0:	ldr	r3, [fp, #-16]
    34b4:	ldr	r2, [fp, #-12]
    34b8:	movw	r1, #0
    34bc:	movt	r1, #0
    34c0:	bl	0 <fprintf>
    34c4:	b	3518 <gen_union_fields+0x21c>
    34c8:	movw	r3, #0
    34cc:	movt	r3, #0
    34d0:	ldr	r0, [r3]
    34d4:	movw	r3, #0
    34d8:	movt	r3, #0
    34dc:	str	r3, [sp]
    34e0:	movw	r3, #1358	; 0x54e
    34e4:	movw	r2, #0
    34e8:	movt	r2, #0
    34ec:	movw	r1, #0
    34f0:	movt	r1, #0
    34f4:	bl	0 <fprintf>
    34f8:	movw	r3, #0
    34fc:	movt	r3, #0
    3500:	movw	r2, #1358	; 0x54e
    3504:	movw	r1, #0
    3508:	movt	r1, #0
    350c:	movw	r0, #0
    3510:	movt	r0, #0
    3514:	bl	0 <__assert_fail>
    3518:	b	35c4 <gen_union_fields+0x2c8>
    351c:	ldr	r3, [fp, #-472]	; 0xfffffe28
    3520:	ldr	r0, [r3, #204]	; 0xcc
    3524:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3528:	ldr	r2, [fp, #-24]	; 0xffffffe8
    352c:	str	r2, [sp, #24]
    3530:	str	r3, [sp, #20]
    3534:	sub	r3, fp, #248	; 0xf8
    3538:	str	r3, [sp, #16]
    353c:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    3540:	str	r3, [sp, #12]
    3544:	ldr	r3, [fp, #-480]	; 0xfffffe20
    3548:	str	r3, [sp, #8]
    354c:	ldr	r3, [fp, #-476]	; 0xfffffe24
    3550:	str	r3, [sp, #4]
    3554:	ldr	r3, [fp, #-12]
    3558:	str	r3, [sp]
    355c:	ldr	r3, [fp, #-16]
    3560:	ldr	r2, [fp, #-12]
    3564:	movw	r1, #0
    3568:	movt	r1, #0
    356c:	bl	0 <fprintf>
    3570:	b	35c4 <gen_union_fields+0x2c8>
    3574:	movw	r3, #0
    3578:	movt	r3, #0
    357c:	ldr	r0, [r3]
    3580:	movw	r3, #0
    3584:	movt	r3, #0
    3588:	str	r3, [sp]
    358c:	movw	r3, #1368	; 0x558
    3590:	movw	r2, #0
    3594:	movt	r2, #0
    3598:	movw	r1, #0
    359c:	movt	r1, #0
    35a0:	bl	0 <fprintf>
    35a4:	movw	r3, #0
    35a8:	movt	r3, #0
    35ac:	movw	r2, #1368	; 0x558
    35b0:	movw	r1, #0
    35b4:	movt	r1, #0
    35b8:	movw	r0, #0
    35bc:	movt	r0, #0
    35c0:	bl	0 <__assert_fail>
    35c4:	ldr	r3, [fp, #-8]
    35c8:	ldr	r3, [r3]
    35cc:	str	r3, [fp, #-8]
    35d0:	ldr	r3, [fp, #-8]
    35d4:	cmp	r3, #0
    35d8:	bne	3390 <gen_union_fields+0x94>
    35dc:	mov	r3, #0
    35e0:	mov	r0, r3
    35e4:	sub	sp, fp, #4
    35e8:	ldr	fp, [sp]
    35ec:	add	sp, sp, #4
    35f0:	pop	{pc}		; (ldr pc, [sp], #4)

000035f4 <gen_builder_table_fields>:
    35f4:	strd	r4, [sp, #-20]!	; 0xffffffec
    35f8:	str	r6, [sp, #8]
    35fc:	str	fp, [sp, #12]
    3600:	str	lr, [sp, #16]
    3604:	add	fp, sp, #16
    3608:	sub	sp, sp, #644	; 0x284
    360c:	str	r0, [fp, #-600]	; 0xfffffda8
    3610:	str	r1, [fp, #-604]	; 0xfffffda4
    3614:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3618:	str	r3, [fp, #-28]	; 0xffffffe4
    361c:	sub	r3, fp, #272	; 0x110
    3620:	mov	r2, #220	; 0xdc
    3624:	mov	r1, #0
    3628:	mov	r0, r3
    362c:	bl	0 <memset>
    3630:	sub	r3, fp, #492	; 0x1ec
    3634:	mov	r2, #220	; 0xdc
    3638:	mov	r1, #0
    363c:	mov	r0, r3
    3640:	bl	0 <memset>
    3644:	sub	r3, fp, #272	; 0x110
    3648:	mov	r1, r3
    364c:	ldr	r0, [fp, #-604]	; 0xfffffda4
    3650:	bl	a0 <fb_compound_name>
    3654:	ldr	r3, [fp, #-604]	; 0xfffffda4
    3658:	ldr	r3, [r3, #20]
    365c:	str	r3, [fp, #-24]	; 0xffffffe8
    3660:	b	3ffc <gen_builder_table_fields+0xa08>
    3664:	ldr	r3, [fp, #-24]	; 0xffffffe8
    3668:	str	r3, [fp, #-32]	; 0xffffffe0
    366c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3670:	sub	r2, fp, #48	; 0x30
    3674:	sub	r1, fp, #52	; 0x34
    3678:	mov	r0, r3
    367c:	bl	e4 <symbol_name>
    3680:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3684:	ldrh	r3, [r3, #72]	; 0x48
    3688:	and	r3, r3, #4
    368c:	cmp	r3, #0
    3690:	beq	36c0 <gen_builder_table_fields+0xcc>
    3694:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3698:	ldr	r0, [r3, #204]	; 0xcc
    369c:	ldr	r1, [fp, #-52]	; 0xffffffcc
    36a0:	ldr	r3, [fp, #-48]	; 0xffffffd0
    36a4:	sub	r2, fp, #272	; 0x110
    36a8:	str	r3, [sp]
    36ac:	mov	r3, r1
    36b0:	movw	r1, #0
    36b4:	movt	r1, #0
    36b8:	bl	0 <fprintf>
    36bc:	b	3ff0 <gen_builder_table_fields+0x9fc>
    36c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    36c4:	ldrh	r3, [r3, #24]
    36c8:	sub	r3, r3, #7
    36cc:	cmp	r3, #8
    36d0:	ldrls	pc, [pc, r3, lsl #2]
    36d4:	b	3fa0 <gen_builder_table_fields+0x9ac>
    36d8:	.word	0x000037e8
    36dc:	.word	0x000036fc
    36e0:	.word	0x00003a48
    36e4:	.word	0x000039fc
    36e8:	.word	0x00003fa0
    36ec:	.word	0x00003fa0
    36f0:	.word	0x00003fa0
    36f4:	.word	0x00003a94
    36f8:	.word	0x00003d10
    36fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3700:	ldr	r3, [r3, #16]
    3704:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3708:	mov	r0, r3
    370c:	bl	12c <scalar_type_ns>
    3710:	str	r0, [fp, #-36]	; 0xffffffdc
    3714:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3718:	ldr	r3, [r3, #16]
    371c:	mov	r0, r3
    3720:	bl	2d8 <scalar_type_name>
    3724:	str	r0, [fp, #-40]	; 0xffffffd8
    3728:	ldr	r3, [fp, #-32]	; 0xffffffe0
    372c:	ldr	r3, [r3, #16]
    3730:	mov	r0, r3
    3734:	bl	16c <scalar_type_prefix>
    3738:	str	r0, [fp, #-44]	; 0xffffffd4
    373c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3740:	ldr	r0, [r3, #16]
    3744:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3748:	add	r3, r3, #48	; 0x30
    374c:	sub	r2, fp, #592	; 0x250
    3750:	mov	r1, r3
    3754:	bl	588 <print_literal>
    3758:	ldr	r3, [fp, #-600]	; 0xfffffda8
    375c:	ldr	r5, [r3, #204]	; 0xcc
    3760:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3764:	ldrd	r2, [r3, #96]	; 0x60
    3768:	ldr	ip, [fp, #-52]	; 0xffffffcc
    376c:	ldr	lr, [fp, #-48]	; 0xffffffd0
    3770:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3774:	ldrd	r0, [r1, #88]	; 0x58
    3778:	ldr	r4, [fp, #-32]	; 0xffffffe0
    377c:	ldrh	r4, [r4, #74]	; 0x4a
    3780:	mov	r6, r4
    3784:	sub	r4, fp, #592	; 0x250
    3788:	str	r4, [sp, #52]	; 0x34
    378c:	str	r6, [sp, #48]	; 0x30
    3790:	strd	r0, [sp, #40]	; 0x28
    3794:	ldr	r1, [fp, #-40]	; 0xffffffd8
    3798:	str	r1, [sp, #36]	; 0x24
    379c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    37a0:	str	r1, [sp, #32]
    37a4:	ldr	r1, [fp, #-44]	; 0xffffffd4
    37a8:	str	r1, [sp, #28]
    37ac:	ldr	r1, [fp, #-28]	; 0xffffffe4
    37b0:	str	r1, [sp, #24]
    37b4:	str	lr, [sp, #20]
    37b8:	str	ip, [sp, #16]
    37bc:	sub	r1, fp, #272	; 0x110
    37c0:	str	r1, [sp, #12]
    37c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    37c8:	str	r1, [sp, #8]
    37cc:	strd	r2, [sp]
    37d0:	ldr	r2, [fp, #-28]	; 0xffffffe4
    37d4:	movw	r1, #0
    37d8:	movt	r1, #0
    37dc:	mov	r0, r5
    37e0:	bl	0 <fprintf>
    37e4:	b	3ff0 <gen_builder_table_fields+0x9fc>
    37e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    37ec:	ldr	r3, [r3, #16]
    37f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    37f4:	mov	r0, r3
    37f8:	bl	12c <scalar_type_ns>
    37fc:	str	r0, [fp, #-36]	; 0xffffffdc
    3800:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3804:	ldr	r3, [r3, #16]
    3808:	mov	r0, r3
    380c:	bl	2d8 <scalar_type_name>
    3810:	str	r0, [fp, #-40]	; 0xffffffd8
    3814:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3818:	ldr	r3, [r3, #16]
    381c:	mov	r0, r3
    3820:	bl	16c <scalar_type_prefix>
    3824:	str	r0, [fp, #-44]	; 0xffffffd4
    3828:	ldr	r3, [fp, #-600]	; 0xfffffda8
    382c:	ldr	lr, [r3, #204]	; 0xcc
    3830:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3834:	ldrd	r2, [r3, #96]	; 0x60
    3838:	ldr	r1, [fp, #-52]	; 0xffffffcc
    383c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3840:	ldr	ip, [fp, #-40]	; 0xffffffd8
    3844:	str	ip, [sp, #36]	; 0x24
    3848:	ldr	ip, [fp, #-36]	; 0xffffffdc
    384c:	str	ip, [sp, #32]
    3850:	ldr	ip, [fp, #-44]	; 0xffffffd4
    3854:	str	ip, [sp, #28]
    3858:	ldr	ip, [fp, #-28]	; 0xffffffe4
    385c:	str	ip, [sp, #24]
    3860:	str	r0, [sp, #20]
    3864:	str	r1, [sp, #16]
    3868:	sub	r1, fp, #272	; 0x110
    386c:	str	r1, [sp, #12]
    3870:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3874:	str	r1, [sp, #8]
    3878:	strd	r2, [sp]
    387c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3880:	movw	r1, #0
    3884:	movt	r1, #0
    3888:	mov	r0, lr
    388c:	bl	0 <fprintf>
    3890:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3894:	ldr	r3, [r3, #104]	; 0x68
    3898:	cmp	r3, #0
    389c:	beq	39f4 <gen_builder_table_fields+0x400>
    38a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    38a4:	ldr	r3, [r3, #104]	; 0x68
    38a8:	ldrh	r3, [r3, #8]
    38ac:	cmp	r3, #0
    38b0:	beq	38c0 <gen_builder_table_fields+0x2cc>
    38b4:	cmp	r3, #1
    38b8:	beq	3928 <gen_builder_table_fields+0x334>
    38bc:	b	39a4 <gen_builder_table_fields+0x3b0>
    38c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    38c4:	ldr	r3, [r3, #104]	; 0x68
    38c8:	sub	r2, fp, #492	; 0x1ec
    38cc:	mov	r1, r2
    38d0:	mov	r0, r3
    38d4:	bl	a0 <fb_compound_name>
    38d8:	ldr	r3, [fp, #-600]	; 0xfffffda8
    38dc:	ldr	r0, [r3, #204]	; 0xcc
    38e0:	ldr	r3, [fp, #-52]	; 0xffffffcc
    38e4:	ldr	r2, [fp, #-48]	; 0xffffffd0
    38e8:	sub	r1, fp, #492	; 0x1ec
    38ec:	str	r1, [sp, #20]
    38f0:	sub	r1, fp, #492	; 0x1ec
    38f4:	str	r1, [sp, #16]
    38f8:	sub	r1, fp, #492	; 0x1ec
    38fc:	str	r1, [sp, #12]
    3900:	str	r2, [sp, #8]
    3904:	str	r3, [sp, #4]
    3908:	sub	r3, fp, #272	; 0x110
    390c:	str	r3, [sp]
    3910:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3914:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3918:	movw	r1, #0
    391c:	movt	r1, #0
    3920:	bl	0 <fprintf>
    3924:	b	39f8 <gen_builder_table_fields+0x404>
    3928:	ldr	r3, [fp, #-32]	; 0xffffffe0
    392c:	ldr	r3, [r3, #104]	; 0x68
    3930:	sub	r2, fp, #492	; 0x1ec
    3934:	mov	r1, r2
    3938:	mov	r0, r3
    393c:	bl	a0 <fb_compound_name>
    3940:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3944:	ldr	r0, [r3, #204]	; 0xcc
    3948:	ldr	r3, [fp, #-52]	; 0xffffffcc
    394c:	ldr	r2, [fp, #-48]	; 0xffffffd0
    3950:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3954:	ldr	r1, [r1, #104]	; 0x68
    3958:	ldrh	r1, [r1, #104]	; 0x68
    395c:	mov	ip, r1
    3960:	sub	r1, fp, #492	; 0x1ec
    3964:	str	r1, [sp, #24]
    3968:	sub	r1, fp, #492	; 0x1ec
    396c:	str	r1, [sp, #20]
    3970:	str	ip, [sp, #16]
    3974:	sub	r1, fp, #492	; 0x1ec
    3978:	str	r1, [sp, #12]
    397c:	str	r2, [sp, #8]
    3980:	str	r3, [sp, #4]
    3984:	sub	r3, fp, #272	; 0x110
    3988:	str	r3, [sp]
    398c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    3990:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3994:	movw	r1, #0
    3998:	movt	r1, #0
    399c:	bl	0 <fprintf>
    39a0:	b	39f8 <gen_builder_table_fields+0x404>
    39a4:	movw	r3, #0
    39a8:	movt	r3, #0
    39ac:	ldr	r0, [r3]
    39b0:	movw	r3, #0
    39b4:	movt	r3, #0
    39b8:	str	r3, [sp]
    39bc:	movw	r3, #1430	; 0x596
    39c0:	movw	r2, #0
    39c4:	movt	r2, #0
    39c8:	movw	r1, #0
    39cc:	movt	r1, #0
    39d0:	bl	0 <fprintf>
    39d4:	movw	r3, #0
    39d8:	movt	r3, #0
    39dc:	movw	r2, #1430	; 0x596
    39e0:	movw	r1, #0
    39e4:	movt	r1, #0
    39e8:	movw	r0, #0
    39ec:	movt	r0, #0
    39f0:	bl	0 <__assert_fail>
    39f4:	nop	{0}
    39f8:	b	3ff0 <gen_builder_table_fields+0x9fc>
    39fc:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3a00:	ldr	ip, [r3, #204]	; 0xcc
    3a04:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3a08:	ldrd	r2, [r3, #96]	; 0x60
    3a0c:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3a10:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3a14:	str	r0, [sp, #20]
    3a18:	str	r1, [sp, #16]
    3a1c:	sub	r1, fp, #272	; 0x110
    3a20:	str	r1, [sp, #12]
    3a24:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3a28:	str	r1, [sp, #8]
    3a2c:	strd	r2, [sp]
    3a30:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3a34:	movw	r1, #0
    3a38:	movt	r1, #0
    3a3c:	mov	r0, ip
    3a40:	bl	0 <fprintf>
    3a44:	b	3ff0 <gen_builder_table_fields+0x9fc>
    3a48:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3a4c:	ldr	ip, [r3, #204]	; 0xcc
    3a50:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3a54:	ldrd	r2, [r3, #96]	; 0x60
    3a58:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3a5c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3a60:	str	r0, [sp, #20]
    3a64:	str	r1, [sp, #16]
    3a68:	sub	r1, fp, #272	; 0x110
    3a6c:	str	r1, [sp, #12]
    3a70:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3a74:	str	r1, [sp, #8]
    3a78:	strd	r2, [sp]
    3a7c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3a80:	movw	r1, #0
    3a84:	movt	r1, #0
    3a88:	mov	r0, ip
    3a8c:	bl	0 <fprintf>
    3a90:	b	3ff0 <gen_builder_table_fields+0x9fc>
    3a94:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3a98:	ldr	r3, [r3, #16]
    3a9c:	sub	r2, fp, #492	; 0x1ec
    3aa0:	mov	r1, r2
    3aa4:	mov	r0, r3
    3aa8:	bl	a0 <fb_compound_name>
    3aac:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3ab0:	ldr	r3, [r3, #16]
    3ab4:	ldrh	r3, [r3, #8]
    3ab8:	cmp	r3, #4
    3abc:	ldrls	pc, [pc, r3, lsl #2]
    3ac0:	b	3cbc <gen_builder_table_fields+0x6c8>
    3ac4:	.word	0x00003b44
    3ac8:	.word	0x00003ad8
    3acc:	.word	0x00003cbc
    3ad0:	.word	0x00003b98
    3ad4:	.word	0x00003c38
    3ad8:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3adc:	ldr	r5, [r3, #204]	; 0xcc
    3ae0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3ae4:	ldrd	r2, [r3, #96]	; 0x60
    3ae8:	ldr	ip, [fp, #-52]	; 0xffffffcc
    3aec:	ldr	lr, [fp, #-48]	; 0xffffffd0
    3af0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3af4:	ldrd	r0, [r1, #88]	; 0x58
    3af8:	ldr	r4, [fp, #-32]	; 0xffffffe0
    3afc:	ldrh	r4, [r4, #74]	; 0x4a
    3b00:	str	r4, [sp, #40]	; 0x28
    3b04:	strd	r0, [sp, #32]
    3b08:	sub	r1, fp, #492	; 0x1ec
    3b0c:	str	r1, [sp, #24]
    3b10:	str	lr, [sp, #20]
    3b14:	str	ip, [sp, #16]
    3b18:	sub	r1, fp, #272	; 0x110
    3b1c:	str	r1, [sp, #12]
    3b20:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3b24:	str	r1, [sp, #8]
    3b28:	strd	r2, [sp]
    3b2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3b30:	movw	r1, #0
    3b34:	movt	r1, #0
    3b38:	mov	r0, r5
    3b3c:	bl	0 <fprintf>
    3b40:	b	3d0c <gen_builder_table_fields+0x718>
    3b44:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3b48:	ldr	lr, [r3, #204]	; 0xcc
    3b4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3b50:	ldrd	r2, [r3, #96]	; 0x60
    3b54:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3b58:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3b5c:	sub	ip, fp, #492	; 0x1ec
    3b60:	str	ip, [sp, #24]
    3b64:	str	r0, [sp, #20]
    3b68:	str	r1, [sp, #16]
    3b6c:	sub	r1, fp, #272	; 0x110
    3b70:	str	r1, [sp, #12]
    3b74:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3b78:	str	r1, [sp, #8]
    3b7c:	strd	r2, [sp]
    3b80:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3b84:	movw	r1, #0
    3b88:	movt	r1, #0
    3b8c:	mov	r0, lr
    3b90:	bl	0 <fprintf>
    3b94:	b	3d0c <gen_builder_table_fields+0x718>
    3b98:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3b9c:	ldr	r3, [r3, #16]
    3ba0:	ldr	r0, [r3, #40]	; 0x28
    3ba4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3ba8:	add	r3, r3, #48	; 0x30
    3bac:	sub	r2, fp, #592	; 0x250
    3bb0:	mov	r1, r3
    3bb4:	bl	588 <print_literal>
    3bb8:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3bbc:	ldr	r5, [r3, #204]	; 0xcc
    3bc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3bc4:	ldrd	r2, [r3, #96]	; 0x60
    3bc8:	ldr	ip, [fp, #-52]	; 0xffffffcc
    3bcc:	ldr	lr, [fp, #-48]	; 0xffffffd0
    3bd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    3bd4:	ldrd	r0, [r1, #88]	; 0x58
    3bd8:	ldr	r4, [fp, #-32]	; 0xffffffe0
    3bdc:	ldrh	r4, [r4, #74]	; 0x4a
    3be0:	mov	r6, r4
    3be4:	sub	r4, fp, #592	; 0x250
    3be8:	str	r4, [sp, #44]	; 0x2c
    3bec:	str	r6, [sp, #40]	; 0x28
    3bf0:	strd	r0, [sp, #32]
    3bf4:	sub	r1, fp, #492	; 0x1ec
    3bf8:	str	r1, [sp, #28]
    3bfc:	sub	r1, fp, #492	; 0x1ec
    3c00:	str	r1, [sp, #24]
    3c04:	str	lr, [sp, #20]
    3c08:	str	ip, [sp, #16]
    3c0c:	sub	r1, fp, #272	; 0x110
    3c10:	str	r1, [sp, #12]
    3c14:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3c18:	str	r1, [sp, #8]
    3c1c:	strd	r2, [sp]
    3c20:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3c24:	movw	r1, #0
    3c28:	movt	r1, #0
    3c2c:	mov	r0, r5
    3c30:	bl	0 <fprintf>
    3c34:	b	3d0c <gen_builder_table_fields+0x718>
    3c38:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3c3c:	ldr	lr, [r3, #204]	; 0xcc
    3c40:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3c44:	ldrd	r2, [r3, #96]	; 0x60
    3c48:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3c4c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3c50:	sub	ip, fp, #492	; 0x1ec
    3c54:	str	ip, [sp, #24]
    3c58:	str	r0, [sp, #20]
    3c5c:	str	r1, [sp, #16]
    3c60:	sub	r1, fp, #272	; 0x110
    3c64:	str	r1, [sp, #12]
    3c68:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3c6c:	str	r1, [sp, #8]
    3c70:	strd	r2, [sp]
    3c74:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3c78:	movw	r1, #0
    3c7c:	movt	r1, #0
    3c80:	mov	r0, lr
    3c84:	bl	0 <fprintf>
    3c88:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3c8c:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3c90:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3c94:	ldr	r3, [r3, #16]
    3c98:	sub	r1, fp, #272	; 0x110
    3c9c:	mov	r2, #0
    3ca0:	str	r2, [sp, #4]
    3ca4:	str	r3, [sp]
    3ca8:	mov	r3, ip
    3cac:	mov	r2, r0
    3cb0:	ldr	r0, [fp, #-600]	; 0xfffffda8
    3cb4:	bl	32fc <gen_union_fields>
    3cb8:	b	3d0c <gen_builder_table_fields+0x718>
    3cbc:	movw	r3, #0
    3cc0:	movt	r3, #0
    3cc4:	ldr	r0, [r3]
    3cc8:	movw	r3, #0
    3ccc:	movt	r3, #0
    3cd0:	str	r3, [sp]
    3cd4:	mov	r3, #1472	; 0x5c0
    3cd8:	movw	r2, #0
    3cdc:	movt	r2, #0
    3ce0:	movw	r1, #0
    3ce4:	movt	r1, #0
    3ce8:	bl	0 <fprintf>
    3cec:	movw	r3, #0
    3cf0:	movt	r3, #0
    3cf4:	mov	r2, #1472	; 0x5c0
    3cf8:	movw	r1, #0
    3cfc:	movt	r1, #0
    3d00:	movw	r0, #0
    3d04:	movt	r0, #0
    3d08:	bl	0 <__assert_fail>
    3d0c:	b	3ff0 <gen_builder_table_fields+0x9fc>
    3d10:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3d14:	ldr	r3, [r3, #16]
    3d18:	sub	r2, fp, #492	; 0x1ec
    3d1c:	mov	r1, r2
    3d20:	mov	r0, r3
    3d24:	bl	a0 <fb_compound_name>
    3d28:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3d2c:	ldr	r3, [r3, #16]
    3d30:	ldrh	r3, [r3, #8]
    3d34:	cmp	r3, #4
    3d38:	ldrls	pc, [pc, r3, lsl #2]
    3d3c:	b	3f4c <gen_builder_table_fields+0x958>
    3d40:	.word	0x00003de4
    3d44:	.word	0x00003d54
    3d48:	.word	0x00003f4c
    3d4c:	.word	0x00003e6c
    3d50:	.word	0x00003ec8
    3d54:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3d58:	ldr	r3, [r3, #16]
    3d5c:	ldrh	r3, [r3, #10]
    3d60:	and	r3, r3, #8
    3d64:	cmp	r3, #0
    3d68:	beq	3d88 <gen_builder_table_fields+0x794>
    3d6c:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3d70:	ldr	r3, [r3, #204]	; 0xcc
    3d74:	mov	r2, #32
    3d78:	mov	r1, #1
    3d7c:	movw	r0, #0
    3d80:	movt	r0, #0
    3d84:	bl	0 <fwrite>
    3d88:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3d8c:	ldr	lr, [r3, #204]	; 0xcc
    3d90:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3d94:	ldrd	r2, [r3, #96]	; 0x60
    3d98:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3d9c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3da0:	sub	ip, fp, #492	; 0x1ec
    3da4:	str	ip, [sp, #28]
    3da8:	sub	ip, fp, #492	; 0x1ec
    3dac:	str	ip, [sp, #24]
    3db0:	str	r0, [sp, #20]
    3db4:	str	r1, [sp, #16]
    3db8:	sub	r1, fp, #272	; 0x110
    3dbc:	str	r1, [sp, #12]
    3dc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3dc4:	str	r1, [sp, #8]
    3dc8:	strd	r2, [sp]
    3dcc:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3dd0:	movw	r1, #0
    3dd4:	movt	r1, #0
    3dd8:	mov	r0, lr
    3ddc:	bl	0 <fprintf>
    3de0:	b	3f9c <gen_builder_table_fields+0x9a8>
    3de4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3de8:	ldr	r3, [r3, #16]
    3dec:	ldrh	r3, [r3, #10]
    3df0:	and	r3, r3, #8
    3df4:	cmp	r3, #0
    3df8:	beq	3e18 <gen_builder_table_fields+0x824>
    3dfc:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3e00:	ldr	r3, [r3, #204]	; 0xcc
    3e04:	mov	r2, #32
    3e08:	mov	r1, #1
    3e0c:	movw	r0, #0
    3e10:	movt	r0, #0
    3e14:	bl	0 <fwrite>
    3e18:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3e1c:	ldr	lr, [r3, #204]	; 0xcc
    3e20:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3e24:	ldrd	r2, [r3, #96]	; 0x60
    3e28:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3e2c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3e30:	sub	ip, fp, #492	; 0x1ec
    3e34:	str	ip, [sp, #24]
    3e38:	str	r0, [sp, #20]
    3e3c:	str	r1, [sp, #16]
    3e40:	sub	r1, fp, #272	; 0x110
    3e44:	str	r1, [sp, #12]
    3e48:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3e4c:	str	r1, [sp, #8]
    3e50:	strd	r2, [sp]
    3e54:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3e58:	movw	r1, #0
    3e5c:	movt	r1, #0
    3e60:	mov	r0, lr
    3e64:	bl	0 <fprintf>
    3e68:	b	3f9c <gen_builder_table_fields+0x9a8>
    3e6c:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3e70:	ldr	lr, [r3, #204]	; 0xcc
    3e74:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3e78:	ldrd	r2, [r3, #96]	; 0x60
    3e7c:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3e80:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3e84:	sub	ip, fp, #492	; 0x1ec
    3e88:	str	ip, [sp, #28]
    3e8c:	sub	ip, fp, #492	; 0x1ec
    3e90:	str	ip, [sp, #24]
    3e94:	str	r0, [sp, #20]
    3e98:	str	r1, [sp, #16]
    3e9c:	sub	r1, fp, #272	; 0x110
    3ea0:	str	r1, [sp, #12]
    3ea4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3ea8:	str	r1, [sp, #8]
    3eac:	strd	r2, [sp]
    3eb0:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3eb4:	movw	r1, #0
    3eb8:	movt	r1, #0
    3ebc:	mov	r0, lr
    3ec0:	bl	0 <fprintf>
    3ec4:	b	3f9c <gen_builder_table_fields+0x9a8>
    3ec8:	ldr	r3, [fp, #-600]	; 0xfffffda8
    3ecc:	ldr	lr, [r3, #204]	; 0xcc
    3ed0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3ed4:	ldrd	r2, [r3, #96]	; 0x60
    3ed8:	ldr	r1, [fp, #-52]	; 0xffffffcc
    3edc:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3ee0:	sub	ip, fp, #492	; 0x1ec
    3ee4:	str	ip, [sp, #24]
    3ee8:	str	r0, [sp, #20]
    3eec:	str	r1, [sp, #16]
    3ef0:	sub	r1, fp, #272	; 0x110
    3ef4:	str	r1, [sp, #12]
    3ef8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3efc:	str	r1, [sp, #8]
    3f00:	strd	r2, [sp]
    3f04:	ldr	r2, [fp, #-28]	; 0xffffffe4
    3f08:	movw	r1, #0
    3f0c:	movt	r1, #0
    3f10:	mov	r0, lr
    3f14:	bl	0 <fprintf>
    3f18:	ldr	r0, [fp, #-52]	; 0xffffffcc
    3f1c:	ldr	ip, [fp, #-48]	; 0xffffffd0
    3f20:	ldr	r3, [fp, #-32]	; 0xffffffe0
    3f24:	ldr	r3, [r3, #16]
    3f28:	sub	r1, fp, #272	; 0x110
    3f2c:	mov	r2, #1
    3f30:	str	r2, [sp, #4]
    3f34:	str	r3, [sp]
    3f38:	mov	r3, ip
    3f3c:	mov	r2, r0
    3f40:	ldr	r0, [fp, #-600]	; 0xfffffda8
    3f44:	bl	32fc <gen_union_fields>
    3f48:	b	3f9c <gen_builder_table_fields+0x9a8>
    3f4c:	movw	r3, #0
    3f50:	movt	r3, #0
    3f54:	ldr	r0, [r3]
    3f58:	movw	r3, #0
    3f5c:	movt	r3, #0
    3f60:	str	r3, [sp]
    3f64:	movw	r3, #1507	; 0x5e3
    3f68:	movw	r2, #0
    3f6c:	movt	r2, #0
    3f70:	movw	r1, #0
    3f74:	movt	r1, #0
    3f78:	bl	0 <fprintf>
    3f7c:	movw	r3, #0
    3f80:	movt	r3, #0
    3f84:	movw	r2, #1507	; 0x5e3
    3f88:	movw	r1, #0
    3f8c:	movt	r1, #0
    3f90:	movw	r0, #0
    3f94:	movt	r0, #0
    3f98:	bl	0 <__assert_fail>
    3f9c:	b	3ff0 <gen_builder_table_fields+0x9fc>
    3fa0:	movw	r3, #0
    3fa4:	movt	r3, #0
    3fa8:	ldr	r0, [r3]
    3fac:	movw	r3, #0
    3fb0:	movt	r3, #0
    3fb4:	str	r3, [sp]
    3fb8:	movw	r3, #1512	; 0x5e8
    3fbc:	movw	r2, #0
    3fc0:	movt	r2, #0
    3fc4:	movw	r1, #0
    3fc8:	movt	r1, #0
    3fcc:	bl	0 <fprintf>
    3fd0:	movw	r3, #0
    3fd4:	movt	r3, #0
    3fd8:	movw	r2, #1512	; 0x5e8
    3fdc:	movw	r1, #0
    3fe0:	movt	r1, #0
    3fe4:	movw	r0, #0
    3fe8:	movt	r0, #0
    3fec:	bl	0 <__assert_fail>
    3ff0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    3ff4:	ldr	r3, [r3]
    3ff8:	str	r3, [fp, #-24]	; 0xffffffe8
    3ffc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    4000:	cmp	r3, #0
    4004:	bne	3664 <gen_builder_table_fields+0x70>
    4008:	ldr	r3, [fp, #-600]	; 0xfffffda8
    400c:	ldr	r3, [r3, #204]	; 0xcc
    4010:	mov	r1, r3
    4014:	mov	r0, #10
    4018:	bl	0 <fputc>
    401c:	mov	r3, #0
    4020:	mov	r0, r3
    4024:	sub	sp, fp, #16
    4028:	ldrd	r4, [sp]
    402c:	ldr	r6, [sp, #8]
    4030:	ldr	fp, [sp, #12]
    4034:	add	sp, sp, #16
    4038:	pop	{pc}		; (ldr pc, [sp], #4)

0000403c <gen_builder_enums>:
    403c:	str	fp, [sp, #-8]!
    4040:	str	lr, [sp, #4]
    4044:	add	fp, sp, #4
    4048:	sub	sp, sp, #248	; 0xf8
    404c:	str	r0, [fp, #-240]	; 0xffffff10
    4050:	ldr	r3, [fp, #-240]	; 0xffffff10
    4054:	str	r3, [fp, #-16]
    4058:	mov	r3, #0
    405c:	str	r3, [fp, #-12]
    4060:	sub	r3, fp, #236	; 0xec
    4064:	mov	r2, #220	; 0xdc
    4068:	mov	r1, #0
    406c:	mov	r0, r3
    4070:	bl	0 <memset>
    4074:	ldr	r3, [fp, #-240]	; 0xffffff10
    4078:	ldr	r3, [r3, #208]	; 0xd0
    407c:	ldr	r3, [r3, #40]	; 0x28
    4080:	str	r3, [fp, #-8]
    4084:	b	4118 <gen_builder_enums+0xdc>
    4088:	ldr	r3, [fp, #-8]
    408c:	ldrh	r3, [r3, #8]
    4090:	cmp	r3, #3
    4094:	bne	4108 <gen_builder_enums+0xcc>
    4098:	sub	r3, fp, #236	; 0xec
    409c:	mov	r1, r3
    40a0:	ldr	r0, [fp, #-8]
    40a4:	bl	a0 <fb_compound_name>
    40a8:	ldr	r3, [fp, #-240]	; 0xffffff10
    40ac:	ldr	r0, [r3, #204]	; 0xcc
    40b0:	sub	r1, fp, #236	; 0xec
    40b4:	sub	r2, fp, #236	; 0xec
    40b8:	sub	r3, fp, #236	; 0xec
    40bc:	str	r3, [sp]
    40c0:	mov	r3, r1
    40c4:	movw	r1, #0
    40c8:	movt	r1, #0
    40cc:	bl	0 <fprintf>
    40d0:	ldr	r3, [fp, #-240]	; 0xffffff10
    40d4:	ldr	r0, [r3, #204]	; 0xcc
    40d8:	sub	r3, fp, #236	; 0xec
    40dc:	str	r3, [sp, #4]
    40e0:	sub	r3, fp, #236	; 0xec
    40e4:	str	r3, [sp]
    40e8:	ldr	r3, [fp, #-16]
    40ec:	ldr	r2, [fp, #-16]
    40f0:	movw	r1, #0
    40f4:	movt	r1, #0
    40f8:	bl	0 <fprintf>
    40fc:	mov	r3, #1
    4100:	str	r3, [fp, #-12]
    4104:	b	410c <gen_builder_enums+0xd0>
    4108:	nop	{0}
    410c:	ldr	r3, [fp, #-8]
    4110:	ldr	r3, [r3]
    4114:	str	r3, [fp, #-8]
    4118:	ldr	r3, [fp, #-8]
    411c:	cmp	r3, #0
    4120:	bne	4088 <gen_builder_enums+0x4c>
    4124:	ldr	r3, [fp, #-12]
    4128:	cmp	r3, #0
    412c:	beq	4144 <gen_builder_enums+0x108>
    4130:	ldr	r3, [fp, #-240]	; 0xffffff10
    4134:	ldr	r3, [r3, #204]	; 0xcc
    4138:	mov	r1, r3
    413c:	mov	r0, #10
    4140:	bl	0 <fputc>
    4144:	mov	r3, #0
    4148:	mov	r0, r3
    414c:	sub	sp, fp, #4
    4150:	ldr	fp, [sp]
    4154:	add	sp, sp, #4
    4158:	pop	{pc}		; (ldr pc, [sp], #4)

0000415c <gen_union>:
    415c:	str	r4, [sp, #-12]!
    4160:	str	fp, [sp, #4]
    4164:	str	lr, [sp, #8]
    4168:	add	fp, sp, #8
    416c:	sub	sp, sp, #508	; 0x1fc
    4170:	str	r0, [fp, #-480]	; 0xfffffe20
    4174:	str	r1, [fp, #-484]	; 0xfffffe1c
    4178:	ldr	r3, [fp, #-480]	; 0xfffffe20
    417c:	str	r3, [fp, #-20]	; 0xffffffec
    4180:	sub	r3, fp, #252	; 0xfc
    4184:	mov	r2, #220	; 0xdc
    4188:	mov	r1, #0
    418c:	mov	r0, r3
    4190:	bl	0 <memset>
    4194:	sub	r3, fp, #472	; 0x1d8
    4198:	mov	r2, #220	; 0xdc
    419c:	mov	r1, #0
    41a0:	mov	r0, r3
    41a4:	bl	0 <memset>
    41a8:	sub	r3, fp, #252	; 0xfc
    41ac:	mov	r1, r3
    41b0:	ldr	r0, [fp, #-484]	; 0xfffffe1c
    41b4:	bl	a0 <fb_compound_name>
    41b8:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    41bc:	ldr	r3, [r3, #20]
    41c0:	str	r3, [fp, #-16]
    41c4:	b	438c <gen_union+0x230>
    41c8:	ldr	r3, [fp, #-16]
    41cc:	str	r3, [fp, #-24]	; 0xffffffe8
    41d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    41d4:	ldrh	r3, [r3, #24]
    41d8:	cmp	r3, #10
    41dc:	beq	4284 <gen_union+0x128>
    41e0:	cmp	r3, #14
    41e4:	beq	41f4 <gen_union+0x98>
    41e8:	cmp	r3, #0
    41ec:	beq	42fc <gen_union+0x1a0>
    41f0:	b	4330 <gen_union+0x1d4>
    41f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    41f8:	ldr	r3, [r3, #16]
    41fc:	sub	r2, fp, #472	; 0x1d8
    4200:	mov	r1, r2
    4204:	mov	r0, r3
    4208:	bl	a0 <fb_compound_name>
    420c:	sub	r2, fp, #28
    4210:	sub	r3, fp, #32
    4214:	mov	r1, r3
    4218:	ldr	r0, [fp, #-16]
    421c:	bl	e4 <symbol_name>
    4220:	ldr	r3, [fp, #-480]	; 0xfffffe20
    4224:	ldr	ip, [r3, #204]	; 0xcc
    4228:	ldr	r3, [fp, #-32]	; 0xffffffe0
    422c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    4230:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4234:	ldr	r0, [fp, #-28]	; 0xffffffe4
    4238:	sub	r4, fp, #252	; 0xfc
    423c:	sub	lr, fp, #252	; 0xfc
    4240:	str	r0, [sp, #24]
    4244:	str	r1, [sp, #20]
    4248:	sub	r1, fp, #252	; 0xfc
    424c:	str	r1, [sp, #16]
    4250:	sub	r1, fp, #252	; 0xfc
    4254:	str	r1, [sp, #12]
    4258:	sub	r1, fp, #472	; 0x1d8
    425c:	str	r1, [sp, #8]
    4260:	str	r2, [sp, #4]
    4264:	str	r3, [sp]
    4268:	mov	r3, r4
    426c:	mov	r2, lr
    4270:	movw	r1, #0
    4274:	movt	r1, #0
    4278:	mov	r0, ip
    427c:	bl	0 <fprintf>
    4280:	b	4380 <gen_union+0x224>
    4284:	sub	r2, fp, #28
    4288:	sub	r3, fp, #32
    428c:	mov	r1, r3
    4290:	ldr	r0, [fp, #-16]
    4294:	bl	e4 <symbol_name>
    4298:	ldr	r3, [fp, #-480]	; 0xfffffe20
    429c:	ldr	ip, [r3, #204]	; 0xcc
    42a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    42a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
    42a8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    42ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
    42b0:	sub	r4, fp, #252	; 0xfc
    42b4:	sub	lr, fp, #252	; 0xfc
    42b8:	str	r0, [sp, #24]
    42bc:	str	r1, [sp, #20]
    42c0:	sub	r1, fp, #252	; 0xfc
    42c4:	str	r1, [sp, #16]
    42c8:	sub	r1, fp, #252	; 0xfc
    42cc:	str	r1, [sp, #12]
    42d0:	ldr	r1, [fp, #-20]	; 0xffffffec
    42d4:	str	r1, [sp, #8]
    42d8:	str	r2, [sp, #4]
    42dc:	str	r3, [sp]
    42e0:	mov	r3, r4
    42e4:	mov	r2, lr
    42e8:	movw	r1, #0
    42ec:	movt	r1, #0
    42f0:	mov	r0, ip
    42f4:	bl	0 <fprintf>
    42f8:	b	4380 <gen_union+0x224>
    42fc:	ldr	r3, [fp, #-480]	; 0xfffffe20
    4300:	ldr	r0, [r3, #204]	; 0xcc
    4304:	sub	r1, fp, #252	; 0xfc
    4308:	sub	r2, fp, #252	; 0xfc
    430c:	sub	r3, fp, #252	; 0xfc
    4310:	str	r3, [sp, #4]
    4314:	sub	r3, fp, #252	; 0xfc
    4318:	str	r3, [sp]
    431c:	mov	r3, r1
    4320:	movw	r1, #0
    4324:	movt	r1, #0
    4328:	bl	0 <fprintf>
    432c:	b	4380 <gen_union+0x224>
    4330:	movw	r3, #0
    4334:	movt	r3, #0
    4338:	ldr	r0, [r3]
    433c:	movw	r3, #0
    4340:	movt	r3, #0
    4344:	str	r3, [sp]
    4348:	movw	r3, #1608	; 0x648
    434c:	movw	r2, #0
    4350:	movt	r2, #0
    4354:	movw	r1, #0
    4358:	movt	r1, #0
    435c:	bl	0 <fprintf>
    4360:	movw	r3, #0
    4364:	movt	r3, #0
    4368:	movw	r2, #1608	; 0x648
    436c:	movw	r1, #0
    4370:	movt	r1, #0
    4374:	movw	r0, #0
    4378:	movt	r0, #0
    437c:	bl	0 <__assert_fail>
    4380:	ldr	r3, [fp, #-16]
    4384:	ldr	r3, [r3]
    4388:	str	r3, [fp, #-16]
    438c:	ldr	r3, [fp, #-16]
    4390:	cmp	r3, #0
    4394:	bne	41c8 <gen_union+0x6c>
    4398:	ldr	r3, [fp, #-480]	; 0xfffffe20
    439c:	ldr	r0, [r3, #204]	; 0xcc
    43a0:	sub	r3, fp, #252	; 0xfc
    43a4:	str	r3, [sp]
    43a8:	ldr	r3, [fp, #-20]	; 0xffffffec
    43ac:	ldr	r2, [fp, #-20]	; 0xffffffec
    43b0:	movw	r1, #0
    43b4:	movt	r1, #0
    43b8:	bl	0 <fprintf>
    43bc:	mov	r3, #0
    43c0:	mov	r0, r3
    43c4:	sub	sp, fp, #8
    43c8:	ldr	r4, [sp]
    43cc:	ldr	fp, [sp, #4]
    43d0:	add	sp, sp, #8
    43d4:	pop	{pc}		; (ldr pc, [sp], #4)

000043d8 <gen_union_typedefs>:
    43d8:	str	fp, [sp, #-8]!
    43dc:	str	lr, [sp, #4]
    43e0:	add	fp, sp, #4
    43e4:	sub	sp, sp, #248	; 0xf8
    43e8:	str	r0, [fp, #-240]	; 0xffffff10
    43ec:	ldr	r3, [fp, #-240]	; 0xffffff10
    43f0:	str	r3, [fp, #-16]
    43f4:	mov	r3, #0
    43f8:	str	r3, [fp, #-12]
    43fc:	sub	r3, fp, #236	; 0xec
    4400:	mov	r2, #220	; 0xdc
    4404:	mov	r1, #0
    4408:	mov	r0, r3
    440c:	bl	0 <memset>
    4410:	ldr	r3, [fp, #-240]	; 0xffffff10
    4414:	ldr	r3, [r3, #208]	; 0xd0
    4418:	ldr	r3, [r3, #40]	; 0x28
    441c:	str	r3, [fp, #-8]
    4420:	b	4490 <gen_union_typedefs+0xb8>
    4424:	ldr	r3, [fp, #-8]
    4428:	ldrh	r3, [r3, #8]
    442c:	cmp	r3, #4
    4430:	bne	4480 <gen_union_typedefs+0xa8>
    4434:	sub	r3, fp, #236	; 0xec
    4438:	mov	r1, r3
    443c:	ldr	r0, [fp, #-8]
    4440:	bl	a0 <fb_compound_name>
    4444:	ldr	r3, [fp, #-240]	; 0xffffff10
    4448:	ldr	r0, [r3, #204]	; 0xcc
    444c:	sub	r2, fp, #236	; 0xec
    4450:	sub	r3, fp, #236	; 0xec
    4454:	str	r3, [sp, #4]
    4458:	ldr	r3, [fp, #-16]
    445c:	str	r3, [sp]
    4460:	mov	r3, r2
    4464:	ldr	r2, [fp, #-16]
    4468:	movw	r1, #0
    446c:	movt	r1, #0
    4470:	bl	0 <fprintf>
    4474:	mov	r3, #1
    4478:	str	r3, [fp, #-12]
    447c:	b	4484 <gen_union_typedefs+0xac>
    4480:	nop	{0}
    4484:	ldr	r3, [fp, #-8]
    4488:	ldr	r3, [r3]
    448c:	str	r3, [fp, #-8]
    4490:	ldr	r3, [fp, #-8]
    4494:	cmp	r3, #0
    4498:	bne	4424 <gen_union_typedefs+0x4c>
    449c:	ldr	r3, [fp, #-12]
    44a0:	cmp	r3, #0
    44a4:	beq	44bc <gen_union_typedefs+0xe4>
    44a8:	ldr	r3, [fp, #-240]	; 0xffffff10
    44ac:	ldr	r3, [r3, #204]	; 0xcc
    44b0:	mov	r1, r3
    44b4:	mov	r0, #10
    44b8:	bl	0 <fputc>
    44bc:	mov	r3, #0
    44c0:	mov	r0, r3
    44c4:	sub	sp, fp, #4
    44c8:	ldr	fp, [sp]
    44cc:	add	sp, sp, #4
    44d0:	pop	{pc}		; (ldr pc, [sp], #4)

000044d4 <gen_unions>:
    44d4:	str	fp, [sp, #-8]!
    44d8:	str	lr, [sp, #4]
    44dc:	add	fp, sp, #4
    44e0:	sub	sp, sp, #16
    44e4:	str	r0, [fp, #-16]
    44e8:	mov	r3, #0
    44ec:	str	r3, [fp, #-12]
    44f0:	ldr	r3, [fp, #-16]
    44f4:	ldr	r3, [r3, #208]	; 0xd0
    44f8:	ldr	r3, [r3, #40]	; 0x28
    44fc:	str	r3, [fp, #-8]
    4500:	b	453c <gen_unions+0x68>
    4504:	ldr	r3, [fp, #-8]
    4508:	ldrh	r3, [r3, #8]
    450c:	cmp	r3, #4
    4510:	bne	452c <gen_unions+0x58>
    4514:	ldr	r1, [fp, #-8]
    4518:	ldr	r0, [fp, #-16]
    451c:	bl	415c <gen_union>
    4520:	mov	r3, #1
    4524:	str	r3, [fp, #-12]
    4528:	b	4530 <gen_unions+0x5c>
    452c:	nop	{0}
    4530:	ldr	r3, [fp, #-8]
    4534:	ldr	r3, [r3]
    4538:	str	r3, [fp, #-8]
    453c:	ldr	r3, [fp, #-8]
    4540:	cmp	r3, #0
    4544:	bne	4504 <gen_unions+0x30>
    4548:	ldr	r3, [fp, #-12]
    454c:	cmp	r3, #0
    4550:	beq	4568 <gen_unions+0x94>
    4554:	ldr	r3, [fp, #-16]
    4558:	ldr	r3, [r3, #204]	; 0xcc
    455c:	mov	r1, r3
    4560:	mov	r0, #10
    4564:	bl	0 <fputc>
    4568:	mov	r3, #0
    456c:	mov	r0, r3
    4570:	sub	sp, fp, #4
    4574:	ldr	fp, [sp]
    4578:	add	sp, sp, #4
    457c:	pop	{pc}		; (ldr pc, [sp], #4)

00004580 <gen_builder_tables>:
    4580:	str	fp, [sp, #-8]!
    4584:	str	lr, [sp, #4]
    4588:	add	fp, sp, #4
    458c:	sub	sp, sp, #16
    4590:	str	r0, [fp, #-16]
    4594:	mov	r3, #0
    4598:	str	r3, [fp, #-12]
    459c:	ldr	r0, [fp, #-16]
    45a0:	bl	43d8 <gen_union_typedefs>
    45a4:	ldr	r3, [fp, #-16]
    45a8:	ldr	r3, [r3, #208]	; 0xd0
    45ac:	ldr	r3, [r3, #40]	; 0x28
    45b0:	str	r3, [fp, #-8]
    45b4:	b	45fc <gen_builder_tables+0x7c>
    45b8:	ldr	r3, [fp, #-8]
    45bc:	ldrh	r3, [r3, #8]
    45c0:	cmp	r3, #0
    45c4:	bne	45ec <gen_builder_tables+0x6c>
    45c8:	mov	r3, #1
    45cc:	str	r3, [fp, #-12]
    45d0:	ldr	r1, [fp, #-8]
    45d4:	ldr	r0, [fp, #-16]
    45d8:	bl	2798 <gen_required_table_fields>
    45dc:	ldr	r1, [fp, #-8]
    45e0:	ldr	r0, [fp, #-16]
    45e4:	bl	31e0 <gen_builder_table>
    45e8:	b	45f0 <gen_builder_tables+0x70>
    45ec:	nop	{0}
    45f0:	ldr	r3, [fp, #-8]
    45f4:	ldr	r3, [r3]
    45f8:	str	r3, [fp, #-8]
    45fc:	ldr	r3, [fp, #-8]
    4600:	cmp	r3, #0
    4604:	bne	45b8 <gen_builder_tables+0x38>
    4608:	ldr	r3, [fp, #-16]
    460c:	ldr	r3, [r3, #208]	; 0xd0
    4610:	ldr	r3, [r3, #40]	; 0x28
    4614:	str	r3, [fp, #-8]
    4618:	b	464c <gen_builder_tables+0xcc>
    461c:	ldr	r3, [fp, #-8]
    4620:	ldrh	r3, [r3, #8]
    4624:	cmp	r3, #0
    4628:	bne	463c <gen_builder_tables+0xbc>
    462c:	ldr	r1, [fp, #-8]
    4630:	ldr	r0, [fp, #-16]
    4634:	bl	2da0 <gen_builder_create_table_decl>
    4638:	b	4640 <gen_builder_tables+0xc0>
    463c:	nop	{0}
    4640:	ldr	r3, [fp, #-8]
    4644:	ldr	r3, [r3]
    4648:	str	r3, [fp, #-8]
    464c:	ldr	r3, [fp, #-8]
    4650:	cmp	r3, #0
    4654:	bne	461c <gen_builder_tables+0x9c>
    4658:	ldr	r3, [fp, #-12]
    465c:	cmp	r3, #0
    4660:	beq	4678 <gen_builder_tables+0xf8>
    4664:	ldr	r3, [fp, #-16]
    4668:	ldr	r3, [r3, #204]	; 0xcc
    466c:	mov	r1, r3
    4670:	mov	r0, #10
    4674:	bl	0 <fputc>
    4678:	ldr	r0, [fp, #-16]
    467c:	bl	44d4 <gen_unions>
    4680:	ldr	r3, [fp, #-12]
    4684:	cmp	r3, #0
    4688:	bne	4694 <gen_builder_tables+0x114>
    468c:	mov	r3, #0
    4690:	b	4714 <gen_builder_tables+0x194>
    4694:	ldr	r3, [fp, #-16]
    4698:	ldr	r3, [r3, #208]	; 0xd0
    469c:	ldr	r3, [r3, #40]	; 0x28
    46a0:	str	r3, [fp, #-8]
    46a4:	b	4704 <gen_builder_tables+0x184>
    46a8:	ldr	r3, [fp, #-8]
    46ac:	ldrh	r3, [r3, #8]
    46b0:	cmp	r3, #0
    46b4:	bne	46f4 <gen_builder_tables+0x174>
    46b8:	ldr	r1, [fp, #-8]
    46bc:	ldr	r0, [fp, #-16]
    46c0:	bl	35f4 <gen_builder_table_fields>
    46c4:	ldr	r1, [fp, #-8]
    46c8:	ldr	r0, [fp, #-16]
    46cc:	bl	2eac <gen_builder_create_table>
    46d0:	ldr	r1, [fp, #-8]
    46d4:	ldr	r0, [fp, #-16]
    46d8:	bl	326c <gen_builder_table_prolog>
    46dc:	ldr	r3, [fp, #-16]
    46e0:	ldr	r3, [r3, #204]	; 0xcc
    46e4:	mov	r1, r3
    46e8:	mov	r0, #10
    46ec:	bl	0 <fputc>
    46f0:	b	46f8 <gen_builder_tables+0x178>
    46f4:	nop	{0}
    46f8:	ldr	r3, [fp, #-8]
    46fc:	ldr	r3, [r3]
    4700:	str	r3, [fp, #-8]
    4704:	ldr	r3, [fp, #-8]
    4708:	cmp	r3, #0
    470c:	bne	46a8 <gen_builder_tables+0x128>
    4710:	mov	r3, #0
    4714:	mov	r0, r3
    4718:	sub	sp, fp, #4
    471c:	ldr	fp, [sp]
    4720:	add	sp, sp, #4
    4724:	pop	{pc}		; (ldr pc, [sp], #4)

00004728 <gen_builder_footer>:
    4728:	str	fp, [sp, #-8]!
    472c:	str	lr, [sp, #4]
    4730:	add	fp, sp, #4
    4734:	sub	sp, sp, #8
    4738:	str	r0, [fp, #-8]
    473c:	ldr	r0, [fp, #-8]
    4740:	bl	77c <gen_epilogue>
    4744:	ldr	r3, [fp, #-8]
    4748:	ldr	r0, [r3, #204]	; 0xcc
    474c:	ldr	r3, [fp, #-8]
    4750:	ldr	r3, [r3, #208]	; 0xd0
    4754:	ldr	r3, [r3, #164]	; 0xa4
    4758:	mov	r2, r3
    475c:	movw	r1, #0
    4760:	movt	r1, #0
    4764:	bl	0 <fprintf>
    4768:	mov	r3, #0
    476c:	mov	r0, r3
    4770:	sub	sp, fp, #4
    4774:	ldr	fp, [sp]
    4778:	add	sp, sp, #4
    477c:	pop	{pc}		; (ldr pc, [sp], #4)

00004780 <__flatcc_fb_gen_c_builder>:
    4780:	str	fp, [sp, #-8]!
    4784:	str	lr, [sp, #4]
    4788:	add	fp, sp, #4
    478c:	sub	sp, sp, #8
    4790:	str	r0, [fp, #-8]
    4794:	ldr	r0, [fp, #-8]
    4798:	bl	1314 <gen_builder_pretext>
    479c:	ldr	r0, [fp, #-8]
    47a0:	bl	403c <gen_builder_enums>
    47a4:	ldr	r0, [fp, #-8]
    47a8:	bl	3168 <gen_builder_structs>
    47ac:	ldr	r0, [fp, #-8]
    47b0:	bl	4580 <gen_builder_tables>
    47b4:	ldr	r0, [fp, #-8]
    47b8:	bl	4728 <gen_builder_footer>
    47bc:	mov	r3, #0
    47c0:	mov	r0, r3
    47c4:	sub	sp, fp, #4
    47c8:	ldr	fp, [sp]
    47cc:	add	sp, sp, #4
    47d0:	pop	{pc}		; (ldr pc, [sp], #4)
