%Error: /home/bala/git_stuff/internship/src/mt_reg_file.v:55:1: Cannot find file containing module: 'sram_128x32'
   55 | sram_128x32 tgrp_rf1(
      | ^~~~~~~~~~~
%Error: /home/bala/git_stuff/internship/src/mt_reg_file.v:55:1: This may be because there's no search path specified with -I<dir>.
   55 | sram_128x32 tgrp_rf1(
      | ^~~~~~~~~~~
        ... Looked in:
             sram_128x32
             sram_128x32.v
             sram_128x32.sv
             obj_dir/sram_128x32
             obj_dir/sram_128x32.v
             obj_dir/sram_128x32.sv
%Error: /home/bala/git_stuff/internship/src/mt_reg_file.v:72:1: Cannot find file containing module: 'sram_128x32'
   72 | sram_128x32 tgrp_rf2(
      | ^~~~~~~~~~~
%Warning-WIDTHTRUNC: /home/bala/git_stuff/internship/src/pl_reg_mw.v:36:19: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '3'h0' generates 3 bits.
                                                                          : ... note: In instance 'mt_cpu.mw'
   36 |             tid_w <= 3'd0;
      |                   ^~
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.018
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /home/bala/git_stuff/internship/src/pl_reg_em.v:42:19: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '3'h0' generates 3 bits.
                                                                          : ... note: In instance 'mt_cpu.em'
   42 |             tid_m <= 3'd0;
      |                   ^~
%Warning-WIDTHTRUNC: /home/bala/git_stuff/internship/src/pl_reg_fd.v:24:9: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '3'h0' generates 3 bits.
                                                                         : ... note: In instance 'mt_cpu.fd'
   24 |   tid_d <= 3'd0;
      |         ^~
%Error: Exiting due to 3 error(s)
