Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Student/lab3/testbench_isim_beh.exe" -prj "C:/Users/Student/lab3/testbench_beh.prj" "work.testbench" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Student/lab3/../Downloads/singleCycleInterface.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Student/lab3/../Downloads/singleCycleInterface.v" Line 547: Size mismatch in connection of port <pc_5bits>. Formal port size is 5-bit while actual signal size is 6-bit.
Completed static elaboration
Compiling module mux2to1_32bits
Compiling module signExt20to32
Compiling module pc_adder
Compiling module D_ff
Compiling module register32bit_PC
Compiling module D_ff_IM
Compiling module register_IM
Compiling module mux32to1_IM
Compiling module IM
Compiling module signExt6to32
Compiling module zeroExt5to32
Compiling module signExt12to32
Compiling module mux2to1_5bits
Compiling module ctrlCkt
Compiling module decoder4to16
Compiling module D_ff_reg
Compiling module register32bit
Compiling module registerSet
Compiling module mux16to1
Compiling module mux2to1_16bits
Compiling module busOutput
Compiling module registerFile
Compiling module mux4to1_32bits
Compiling module ALU
Compiling module singleCycle
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 27 Verilog Units
Built simulation executable C:/Users/Student/lab3/testbench_isim_beh.exe
Fuse Memory Usage: 26596 KB
Fuse CPU Usage: 890 ms
