<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_link/bsg_link_iddr_phy.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">//</span>
<a name="l-2"></a><span class="c1">// Paul Gao 03/2019</span>
<a name="l-3"></a><span class="c1">//</span>
<a name="l-4"></a><span class="c1">// Input DDR PHY </span>
<a name="l-5"></a><span class="c1">//</span>
<a name="l-6"></a><span class="c1">// The output data is a 2x wide data bus synchronized to the posedge of clk_i</span>
<a name="l-7"></a><span class="c1">// The MSBs of the output data is the negedge registered data while the LSBs of the </span>
<a name="l-8"></a><span class="c1">// output data is the posedge registered data</span>
<a name="l-9"></a><span class="c1">// * Posedge (LSB) data received earlier in time than MSB data</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Note that input clock edges must be center-aligned to input data signals</span>
<a name="l-12"></a><span class="c1">// Need input delay constraint(s) to ensure clock and data delay are same</span>
<a name="l-13"></a><span class="c1">//</span>
<a name="l-14"></a><span class="c1">// Schematic and more information: (Google Doc) </span>
<a name="l-15"></a><span class="c1">// https://docs.google.com/document/d/1lmkOxvlAvxrk_MM5W8xv3ho2DS26xbOMTCqUIyS6di8/edit?ts=5cf76063#heading=h.o6ptt6mn49us</span>
<a name="l-16"></a><span class="c1">//</span>
<a name="l-17"></a><span class="c1">//</span>
<a name="l-18"></a>
<a name="l-19"></a><span class="k">module</span> <span class="n">bsg_link_iddr_phy</span>
<a name="l-20"></a>
<a name="l-21"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">width_p</span> <span class="o">=</span> <span class="s">&quot;inv&quot;</span><span class="p">)</span>
<a name="l-22"></a>
<a name="l-23"></a>  <span class="p">(</span><span class="k">input</span>                  <span class="n">clk_i</span>
<a name="l-24"></a>  <span class="p">,</span><span class="k">input</span>  <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">data_i</span>
<a name="l-25"></a>  <span class="p">,</span><span class="k">output</span> <span class="p">[</span><span class="mi">2</span><span class="o">*</span><span class="n">width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_r_o</span>
<a name="l-26"></a>  <span class="p">);</span>
<a name="l-27"></a>  
<a name="l-28"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">*</span><span class="n">width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_rr</span><span class="p">;</span>
<a name="l-29"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">width_p</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">data_n_r</span><span class="p">,</span> <span class="n">data_p_r</span><span class="p">;</span>
<a name="l-30"></a>  
<a name="l-31"></a>  <span class="k">assign</span> <span class="n">data_r_o</span> <span class="o">=</span> <span class="n">data_rr</span><span class="p">;</span>
<a name="l-32"></a>
<a name="l-33"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> 
<a name="l-34"></a>    <span class="c1">// First buffer posedge data into data_p_r</span>
<a name="l-35"></a>    <span class="n">data_p_r</span> <span class="o">&lt;=</span> <span class="n">data_i</span><span class="p">;</span>
<a name="l-36"></a>  
<a name="l-37"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">clk_i</span><span class="p">)</span>
<a name="l-38"></a>    <span class="c1">// Then buffer negedge data into data_n_r</span>
<a name="l-39"></a>    <span class="n">data_n_r</span> <span class="o">&lt;=</span> <span class="n">data_i</span><span class="p">;</span>
<a name="l-40"></a>    
<a name="l-41"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> 
<a name="l-42"></a>    <span class="c1">// Finally output to the data_rr flop</span>
<a name="l-43"></a>    <span class="c1">// data_p_r occurs logically earlier in time than data_n_r</span>
<a name="l-44"></a>    <span class="n">data_rr</span> <span class="o">&lt;=</span> <span class="p">{</span><span class="n">data_n_r</span><span class="p">,</span> <span class="n">data_p_r</span><span class="p">};</span>
<a name="l-45"></a>
<a name="l-46"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>