

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1'
================================================================
* Date:           Sat Dec 10 14:02:51 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_1  |       22|       22|         3|          2|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     96|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      86|    140|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_161_p2   |         +|   0|  0|  14|           6|           3|
    |icmp_ln184_fu_110_p2  |      icmp|   0|  0|  10|           6|           6|
    |or_ln186_fu_121_p2    |        or|   0|  0|   6|           6|           1|
    |or_ln187_fu_141_p2    |        or|   0|  0|   6|           6|           2|
    |or_ln188_fu_151_p2    |        or|   0|  0|   6|           6|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  44|          31|          16|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    6|         12|
    |i_2_fu_44                    |   9|          2|    6|         12|
    |p_round_key_V_address0       |  14|          3|    6|         18|
    |p_round_key_V_address1       |  14|          3|    6|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  96|         21|   29|         71|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |i_2_fu_44                     |   6|   0|    6|          0|
    |i_reg_193                     |   6|   0|    6|          0|
    |icmp_ln184_reg_201            |   1|   0|    1|          0|
    |p_round_key_V_load_1_reg_225  |  32|   0|   32|          0|
    |p_round_key_V_load_reg_220    |  32|   0|   32|          0|
    |tmp_7_reg_215                 |   4|   0|    4|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  86|   0|   86|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1|  return value|
|p_round_key_V_address0    |  out|    6|   ap_memory|                                      p_round_key_V|         array|
|p_round_key_V_ce0         |  out|    1|   ap_memory|                                      p_round_key_V|         array|
|p_round_key_V_q0          |   in|   32|   ap_memory|                                      p_round_key_V|         array|
|p_round_key_V_address1    |  out|    6|   ap_memory|                                      p_round_key_V|         array|
|p_round_key_V_ce1         |  out|    1|   ap_memory|                                      p_round_key_V|         array|
|p_round_key_V_q1          |   in|   32|   ap_memory|                                      p_round_key_V|         array|
|this_round_keys_address0  |  out|    4|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_ce0       |  out|    1|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_we0       |  out|    1|   ap_memory|                                    this_round_keys|         array|
|this_round_keys_d0        |  out|  128|   ap_memory|                                    this_round_keys|         array|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

