// Seed: 3765838946
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    output supply1 id_7
);
  reg id_9, id_10, id_11;
  initial id_10 = id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd55
) (
    output uwire id_0,
    output tri id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply1 _id_4
);
  assign id_2 = ~id_3;
  wire [-1  ==  -1 : id_4] id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_11 = 0;
endmodule
