<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/minor/fetch2.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_6d80b100e20d800875bfc40847a35c08.html">minor</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">fetch2.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="fetch2_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2013-2014 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Andrew Bardsley</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef __CPU_MINOR_FETCH2_HH__</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define __CPU_MINOR_FETCH2_HH__</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="buffers_8hh.html">cpu/minor/buffers.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2minor_2cpu_8hh.html">cpu/minor/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pipe__data_8hh.html">cpu/minor/pipe_data.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bpred__unit_8hh.html">cpu/pred/bpred_unit.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;params/MinorCPU.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMinor.html">Minor</a></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMinor_1_1Fetch2.html">Fetch2</a> : <span class="keyword">public</span> <a class="code" href="classNamed.html">Named</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#a5931ec9b2d4ce492279634620286d644">   65</a></span>&#160;    <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;<a class="code" href="classMinor_1_1Fetch2.html#a5931ec9b2d4ce492279634620286d644">cpu</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#acb7831241acaafa8433ac5210342bdfd">   68</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;ForwardLineData&gt;::Output</a> <a class="code" href="classMinor_1_1Fetch2.html#acb7831241acaafa8433ac5210342bdfd">inp</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#a063706e03d76a58cea2a362b6a1444d3">   72</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;BranchData&gt;::Output</a> <a class="code" href="classMinor_1_1Fetch2.html#a063706e03d76a58cea2a362b6a1444d3">branchInp</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#ac4432dec37141d9d66e9aa6156a888f4">   75</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Input.html">Latch&lt;BranchData&gt;::Input</a> <a class="code" href="classMinor_1_1Fetch2.html#ac4432dec37141d9d66e9aa6156a888f4">predictionOut</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#a7fb3be888c1affc5951e87e1bf1cc5aa">   78</a></span>&#160;    <a class="code" href="classMinor_1_1Latch_1_1Input.html">Latch&lt;ForwardInstData&gt;::Input</a> <a class="code" href="classMinor_1_1Fetch2.html#a7fb3be888c1affc5951e87e1bf1cc5aa">out</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#a216d9113c33440d36483f42d807b523e">   81</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;InputBuffer&lt;ForwardInstData&gt;</a>&gt; &amp;<a class="code" href="classMinor_1_1Fetch2.html#a216d9113c33440d36483f42d807b523e">nextStageReserve</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#ace7bb8c90842faeb8900d046bb5a32ec">   84</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1Fetch2.html#ace7bb8c90842faeb8900d046bb5a32ec">outputWidth</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#a355a9d252852e95a815c1cccae5c97a8">   88</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch2.html#a355a9d252852e95a815c1cccae5c97a8">processMoreThanOneInput</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#a3704e18d68d30e482c89eb7cec6e1ca8">   91</a></span>&#160;    <a class="code" href="classBPredUnit.html">BPredUnit</a> &amp;<a class="code" href="classMinor_1_1Fetch2.html#a3704e18d68d30e482c89eb7cec6e1ca8">branchPredictor</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">/* Public so that Pipeline can pass it to Fetch1 */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#afdaa27275e2f605d9aaa637e8c39f96d">   95</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;InputBuffer&lt;ForwardLineData&gt;</a>&gt; <a class="code" href="classMinor_1_1Fetch2.html#afdaa27275e2f605d9aaa637e8c39f96d">inputBuffer</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html">  100</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html">Fetch2ThreadInfo</a> {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a30ff436416f6fcc7f88d465e8925de7e">  103</a></span>&#160;        <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a30ff436416f6fcc7f88d465e8925de7e">Fetch2ThreadInfo</a>() :</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a63c3944931d2aa412c9ad7f7227545d0">inputIndex</a>(0),</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a83d5ea708ee3e1b26680a3cd0a7edd9e">pc</a>(<a class="code" href="namespaceTheISA.html">TheISA</a>::<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PCState</a>(0)),</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a0779511618d73efca1f2944ae64a3e3a">havePC</a>(false),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a6a828490fa3f41e81eadb4ebea7259de">lastStreamSeqNum</a>(<a class="code" href="classMinor_1_1InstId.html">InstId</a>::firstStreamSeqNum),</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a9408cf10bba70b58bce035932ca44818">fetchSeqNum</a>(<a class="code" href="classMinor_1_1InstId.html">InstId</a>::firstFetchSeqNum),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a02a68f7fba76a429fc7296125ff16b25">expectedStreamSeqNum</a>(<a class="code" href="classMinor_1_1InstId.html">InstId</a>::firstStreamSeqNum),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#abc92d810f063697a8dc1c9f0f7b63eb3">predictionSeqNum</a>(<a class="code" href="classMinor_1_1InstId.html">InstId</a>::firstPredictionSeqNum),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#afd055b36c13d2623d98513cc62758014">blocked</a>(false)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        { }</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a7a20b8fc13718d5012c6602c8d73a7be">  114</a></span>&#160;        <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a7a20b8fc13718d5012c6602c8d73a7be">Fetch2ThreadInfo</a>(<span class="keyword">const</span> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html">Fetch2ThreadInfo</a>&amp; other) :</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a63c3944931d2aa412c9ad7f7227545d0">inputIndex</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a63c3944931d2aa412c9ad7f7227545d0">inputIndex</a>),</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a83d5ea708ee3e1b26680a3cd0a7edd9e">pc</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a83d5ea708ee3e1b26680a3cd0a7edd9e">pc</a>),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a0779511618d73efca1f2944ae64a3e3a">havePC</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a0779511618d73efca1f2944ae64a3e3a">havePC</a>),</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a6a828490fa3f41e81eadb4ebea7259de">lastStreamSeqNum</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a6a828490fa3f41e81eadb4ebea7259de">lastStreamSeqNum</a>),</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a02a68f7fba76a429fc7296125ff16b25">expectedStreamSeqNum</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a02a68f7fba76a429fc7296125ff16b25">expectedStreamSeqNum</a>),</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#abc92d810f063697a8dc1c9f0f7b63eb3">predictionSeqNum</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#abc92d810f063697a8dc1c9f0f7b63eb3">predictionSeqNum</a>),</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#afd055b36c13d2623d98513cc62758014">blocked</a>(other.<a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#afd055b36c13d2623d98513cc62758014">blocked</a>)</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        { }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a63c3944931d2aa412c9ad7f7227545d0">  126</a></span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a63c3944931d2aa412c9ad7f7227545d0">inputIndex</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a83d5ea708ee3e1b26680a3cd0a7edd9e">  135</a></span>&#160;        <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a83d5ea708ee3e1b26680a3cd0a7edd9e">pc</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a0779511618d73efca1f2944ae64a3e3a">  140</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a0779511618d73efca1f2944ae64a3e3a">havePC</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a6a828490fa3f41e81eadb4ebea7259de">  144</a></span>&#160;        <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a6a828490fa3f41e81eadb4ebea7259de">lastStreamSeqNum</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a9408cf10bba70b58bce035932ca44818">  148</a></span>&#160;        <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a9408cf10bba70b58bce035932ca44818">fetchSeqNum</a>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a02a68f7fba76a429fc7296125ff16b25">  154</a></span>&#160;        <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a02a68f7fba76a429fc7296125ff16b25">expectedStreamSeqNum</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#abc92d810f063697a8dc1c9f0f7b63eb3">  159</a></span>&#160;        <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#abc92d810f063697a8dc1c9f0f7b63eb3">predictionSeqNum</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#afd055b36c13d2623d98513cc62758014">  162</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#afd055b36c13d2623d98513cc62758014">blocked</a>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    };</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#af14d6a88b0206ae11a08845aacbacb0d">  165</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;Fetch2ThreadInfo&gt;</a> <a class="code" href="classMinor_1_1Fetch2.html#af14d6a88b0206ae11a08845aacbacb0d">fetchInfo</a>;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#abc1120f815c4ca911832dcc3c3806930">  166</a></span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="classMinor_1_1Fetch2.html#abc1120f815c4ca911832dcc3c3806930">threadPriority</a>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#af71a144e7a8d683f83cef674883a77c2">  169</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classMinor_1_1Fetch2.html#af71a144e7a8d683f83cef674883a77c2">intInstructions</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#acbe25bc47f68f0d01d519b9f183c93af">  170</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classMinor_1_1Fetch2.html#acbe25bc47f68f0d01d519b9f183c93af">fpInstructions</a>;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#af5d8849af3aa0d274113b78e18692602">  171</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classMinor_1_1Fetch2.html#af5d8849af3aa0d274113b78e18692602">vecInstructions</a>;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#aa83f7e709b17447587a633206d2aa4cc">  172</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classMinor_1_1Fetch2.html#aa83f7e709b17447587a633206d2aa4cc">loadInstructions</a>;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#ae8d1bccdb0b85a65f9e91313d959e4e0">  173</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classMinor_1_1Fetch2.html#ae8d1bccdb0b85a65f9e91313d959e4e0">storeInstructions</a>;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classMinor_1_1Fetch2.html#afcc460c0e1d5c026c7f9abc814d0e0cb">  174</a></span>&#160;    <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="classMinor_1_1Fetch2.html#afcc460c0e1d5c026c7f9abc814d0e0cb">amoInstructions</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keyword">const</span> <a class="code" href="classMinor_1_1ForwardLineData.html">ForwardLineData</a> *<a class="code" href="classMinor_1_1Fetch2.html#af00f49459210d3510eaf83678807108e">getInput</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#afe96402a0ff15f81d35a28101925d6d6">popInput</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#a5007dd4b8919ef732ad9fca67d6a0df2">dumpAllInput</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#a73cbefcf0a78746e3b433516bcccfba5">updateBranchPrediction</a>(<span class="keyword">const</span> <a class="code" href="classMinor_1_1BranchData.html">BranchData</a> &amp;branch);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#ab51571c7a6e22f213565aa6f99a93e81">predictBranch</a>(<a class="code" href="classRefCountingPtr.html">MinorDynInstPtr</a> inst, <a class="code" href="classMinor_1_1BranchData.html">BranchData</a> &amp;branch);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="classMinor_1_1Fetch2.html#ad6424fee888d471c6c6ba0386ce459d5">getScheduledThread</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="classMinor_1_1Fetch2.html#a373c8b9bfbd3f6d0804d2caa69b0299e">Fetch2</a>(<span class="keyword">const</span> std::string &amp;<a class="code" href="classNamed.html#a52fdacb72b3d25460729e9a38922c5a8">name</a>,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;cpu_,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        MinorCPUParams &amp;params,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;ForwardLineData&gt;::Output</a> inp_,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Output.html">Latch&lt;BranchData&gt;::Output</a> branchInp_,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Input.html">Latch&lt;BranchData&gt;::Input</a> predictionOut_,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        <a class="code" href="classMinor_1_1Latch_1_1Input.html">Latch&lt;ForwardInstData&gt;::Input</a> out_,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <a class="code" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="code" href="classMinor_1_1InputBuffer.html">InputBuffer&lt;ForwardInstData&gt;</a>&gt; &amp;next_stage_input_buffer);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#a16d664b76ec8e1b4769a6c6e0dd2eda1">evaluate</a>();</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#a30173d9f95d1ea3086d28522f69b0841">minorTrace</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1Fetch2.html#abe96f35f188d9fedeef314fc534dd097">regStats</a>();</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1Fetch2.html#aea7d3a8c12fef18ca49831430d6d8b14">isDrained</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;};</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;}</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CPU_MINOR_FETCH2_HH__ */</span><span class="preprocessor"></span></div><div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a9408cf10bba70b58bce035932ca44818"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a9408cf10bba70b58bce035932ca44818">Minor::Fetch2::Fetch2ThreadInfo::fetchSeqNum</a></div><div class="ttdeci">InstSeqNum fetchSeqNum</div><div class="ttdoc">Fetch2 is the source of fetch sequence numbers. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00148">fetch2.hh:148</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a063706e03d76a58cea2a362b6a1444d3"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a063706e03d76a58cea2a362b6a1444d3">Minor::Fetch2::branchInp</a></div><div class="ttdeci">Latch&lt; BranchData &gt;::Output branchInp</div><div class="ttdoc">Input port carrying branches from Execute. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00072">fetch2.hh:72</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a7fb3be888c1affc5951e87e1bf1cc5aa"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a7fb3be888c1affc5951e87e1bf1cc5aa">Minor::Fetch2::out</a></div><div class="ttdeci">Latch&lt; ForwardInstData &gt;::Input out</div><div class="ttdoc">Output port carrying instructions into Decode. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00078">fetch2.hh:78</a></div></div>
<div class="ttc" id="pipe__data_8hh_html"><div class="ttname"><a href="pipe__data_8hh.html">pipe_data.hh</a></div><div class="ttdoc">Contains class definitions for data flowing between pipeline stages in the top-level structure portio...</div></div>
<div class="ttc" id="namespaceTheISA_html"><div class="ttname"><a href="namespaceTheISA.html">TheISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2decode__cache_8hh_source.html#l00039">decode_cache.hh:39</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a355a9d252852e95a815c1cccae5c97a8"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a355a9d252852e95a815c1cccae5c97a8">Minor::Fetch2::processMoreThanOneInput</a></div><div class="ttdeci">bool processMoreThanOneInput</div><div class="ttdoc">If true, more than one input word can be processed each cycle if there is room in the output to conta...</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00088">fetch2.hh:88</a></div></div>
<div class="ttc" id="classMinor_1_1InputBuffer_html"><div class="ttname"><a href="classMinor_1_1InputBuffer.html">Minor::InputBuffer</a></div><div class="ttdoc">Like a Queue but with a restricted interface and a setTail function which, when the queue is empty...</div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00567">buffers.hh:567</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_afdaa27275e2f605d9aaa637e8c39f96d"><div class="ttname"><a href="classMinor_1_1Fetch2.html#afdaa27275e2f605d9aaa637e8c39f96d">Minor::Fetch2::inputBuffer</a></div><div class="ttdeci">std::vector&lt; InputBuffer&lt; ForwardLineData &gt; &gt; inputBuffer</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00095">fetch2.hh:95</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a30173d9f95d1ea3086d28522f69b0841"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a30173d9f95d1ea3086d28522f69b0841">Minor::Fetch2::minorTrace</a></div><div class="ttdeci">void minorTrace() const</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00644">fetch2.cc:644</a></div></div>
<div class="ttc" id="classMinor_1_1ForwardLineData_html"><div class="ttname"><a href="classMinor_1_1ForwardLineData.html">Minor::ForwardLineData</a></div><div class="ttdoc">Line fetch data in the forward direction. </div><div class="ttdef"><b>Definition:</b> <a href="pipe__data_8hh_source.html#l00173">pipe_data.hh:173</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a83d5ea708ee3e1b26680a3cd0a7edd9e"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a83d5ea708ee3e1b26680a3cd0a7edd9e">Minor::Fetch2::Fetch2ThreadInfo::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdoc">Remembered program counter value. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00135">fetch2.hh:135</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_af14d6a88b0206ae11a08845aacbacb0d"><div class="ttname"><a href="classMinor_1_1Fetch2.html#af14d6a88b0206ae11a08845aacbacb0d">Minor::Fetch2::fetchInfo</a></div><div class="ttdeci">std::vector&lt; Fetch2ThreadInfo &gt; fetchInfo</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00165">fetch2.hh:165</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_ac4432dec37141d9d66e9aa6156a888f4"><div class="ttname"><a href="classMinor_1_1Fetch2.html#ac4432dec37141d9d66e9aa6156a888f4">Minor::Fetch2::predictionOut</a></div><div class="ttdeci">Latch&lt; BranchData &gt;::Input predictionOut</div><div class="ttdoc">Output port carrying predictions back to Fetch1. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00075">fetch2.hh:75</a></div></div>
<div class="ttc" id="classMinor_1_1InstId_html"><div class="ttname"><a href="classMinor_1_1InstId.html">Minor::InstId</a></div><div class="ttdoc">Id for lines and instructions. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2dyn__inst_8hh_source.html#l00070">dyn_inst.hh:70</a></div></div>
<div class="ttc" id="namespaceMinor_html"><div class="ttname"><a href="namespaceMinor.html">Minor</a></div><div class="ttdoc">Minor contains all the definitions within the MinorCPU apart from the CPU class itself. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2activity_8cc_source.html#l00046">activity.cc:46</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; MinorDynInst &gt;</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_ace7bb8c90842faeb8900d046bb5a32ec"><div class="ttname"><a href="classMinor_1_1Fetch2.html#ace7bb8c90842faeb8900d046bb5a32ec">Minor::Fetch2::outputWidth</a></div><div class="ttdeci">unsigned int outputWidth</div><div class="ttdoc">Width of output of this stage/input of next in instructions. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00084">fetch2.hh:84</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_af5d8849af3aa0d274113b78e18692602"><div class="ttname"><a href="classMinor_1_1Fetch2.html#af5d8849af3aa0d274113b78e18692602">Minor::Fetch2::vecInstructions</a></div><div class="ttdeci">Stats::Scalar vecInstructions</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00171">fetch2.hh:171</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_aa83f7e709b17447587a633206d2aa4cc"><div class="ttname"><a href="classMinor_1_1Fetch2.html#aa83f7e709b17447587a633206d2aa4cc">Minor::Fetch2::loadInstructions</a></div><div class="ttdeci">Stats::Scalar loadInstructions</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00172">fetch2.hh:172</a></div></div>
<div class="ttc" id="classMinor_1_1Latch_1_1Output_html"><div class="ttname"><a href="classMinor_1_1Latch_1_1Output.html">Minor::Latch::Output</a></div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00258">buffers.hh:258</a></div></div>
<div class="ttc" id="classNamed_html"><div class="ttname"><a href="classNamed.html">Named</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00143">trace.hh:143</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_abc1120f815c4ca911832dcc3c3806930"><div class="ttname"><a href="classMinor_1_1Fetch2.html#abc1120f815c4ca911832dcc3c3806930">Minor::Fetch2::threadPriority</a></div><div class="ttdeci">ThreadID threadPriority</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00166">fetch2.hh:166</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html"><div class="ttname"><a href="classMinor_1_1Fetch2.html">Minor::Fetch2</a></div><div class="ttdoc">This stage receives lines of data from Fetch1, separates them into instructions and passes them to De...</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00061">fetch2.hh:61</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_aea7d3a8c12fef18ca49831430d6d8b14"><div class="ttname"><a href="classMinor_1_1Fetch2.html#aea7d3a8c12fef18ca49831430d6d8b14">Minor::Fetch2::isDrained</a></div><div class="ttdeci">bool isDrained()</div><div class="ttdoc">Is this stage drained? For Fetch2, draining is initiated by Execute halting Fetch1 causing Fetch2 to ...</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00596">fetch2.cc:596</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a5931ec9b2d4ce492279634620286d644"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a5931ec9b2d4ce492279634620286d644">Minor::Fetch2::cpu</a></div><div class="ttdeci">MinorCPU &amp; cpu</div><div class="ttdoc">Pointer back to the containing CPU. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00065">fetch2.hh:65</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_af71a144e7a8d683f83cef674883a77c2"><div class="ttname"><a href="classMinor_1_1Fetch2.html#af71a144e7a8d683f83cef674883a77c2">Minor::Fetch2::intInstructions</a></div><div class="ttdeci">Stats::Scalar intInstructions</div><div class="ttdoc">Stats. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00169">fetch2.hh:169</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_abc92d810f063697a8dc1c9f0f7b63eb3"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#abc92d810f063697a8dc1c9f0f7b63eb3">Minor::Fetch2::Fetch2ThreadInfo::predictionSeqNum</a></div><div class="ttdeci">InstSeqNum predictionSeqNum</div><div class="ttdoc">Fetch2 is the source of prediction sequence numbers. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00159">fetch2.hh:159</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_afe96402a0ff15f81d35a28101925d6d6"><div class="ttname"><a href="classMinor_1_1Fetch2.html#afe96402a0ff15f81d35a28101925d6d6">Minor::Fetch2::popInput</a></div><div class="ttdeci">void popInput(ThreadID tid)</div><div class="ttdoc">Pop an element off the input buffer, if there are any. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00105">fetch2.cc:105</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_acbe25bc47f68f0d01d519b9f183c93af"><div class="ttname"><a href="classMinor_1_1Fetch2.html#acbe25bc47f68f0d01d519b9f183c93af">Minor::Fetch2::fpInstructions</a></div><div class="ttdeci">Stats::Scalar fpInstructions</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00170">fetch2.hh:170</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="buffers_8hh_html"><div class="ttname"><a href="buffers_8hh.html">buffers.hh</a></div><div class="ttdoc">Classes for buffer, queue and FIFO behaviour. </div></div>
<div class="ttc" id="classNamed_html_a52fdacb72b3d25460729e9a38922c5a8"><div class="ttname"><a href="classNamed.html#a52fdacb72b3d25460729e9a38922c5a8">Named::name</a></div><div class="ttdeci">const std::string &amp; name() const</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00152">trace.hh:152</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_ab51571c7a6e22f213565aa6f99a93e81"><div class="ttname"><a href="classMinor_1_1Fetch2.html#ab51571c7a6e22f213565aa6f99a93e81">Minor::Fetch2::predictBranch</a></div><div class="ttdeci">void predictBranch(MinorDynInstPtr inst, BranchData &amp;branch)</div><div class="ttdoc">Predicts branches for the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00188">fetch2.cc:188</a></div></div>
<div class="ttc" id="classBPredUnit_html"><div class="ttname"><a href="classBPredUnit.html">BPredUnit</a></div><div class="ttdoc">Basically a wrapper class to hold both the branch predictor and the BTB. </div><div class="ttdef"><b>Definition:</b> <a href="bpred__unit_8hh_source.html#l00067">bpred_unit.hh:67</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a63c3944931d2aa412c9ad7f7227545d0"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a63c3944931d2aa412c9ad7f7227545d0">Minor::Fetch2::Fetch2ThreadInfo::inputIndex</a></div><div class="ttdeci">unsigned int inputIndex</div><div class="ttdoc">Index into an incompletely processed input line that instructions are to be extracted from...</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00126">fetch2.hh:126</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a6a828490fa3f41e81eadb4ebea7259de"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a6a828490fa3f41e81eadb4ebea7259de">Minor::Fetch2::Fetch2ThreadInfo::lastStreamSeqNum</a></div><div class="ttdeci">InstSeqNum lastStreamSeqNum</div><div class="ttdoc">Stream sequence number of the last seen line used to identify changes of instruction stream...</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00144">fetch2.hh:144</a></div></div>
<div class="ttc" id="classMinor_1_1BranchData_html"><div class="ttname"><a href="classMinor_1_1BranchData.html">Minor::BranchData</a></div><div class="ttdoc">Forward data betwen Execute and Fetch1 carrying change-of-address/stream information. </div><div class="ttdef"><b>Definition:</b> <a href="pipe__data_8hh_source.html#l00064">pipe_data.hh:64</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a7a20b8fc13718d5012c6602c8d73a7be"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a7a20b8fc13718d5012c6602c8d73a7be">Minor::Fetch2::Fetch2ThreadInfo::Fetch2ThreadInfo</a></div><div class="ttdeci">Fetch2ThreadInfo(const Fetch2ThreadInfo &amp;other)</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00114">fetch2.hh:114</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_ad6424fee888d471c6c6ba0386ce459d5"><div class="ttname"><a href="classMinor_1_1Fetch2.html#ad6424fee888d471c6c6ba0386ce459d5">Minor::Fetch2::getScheduledThread</a></div><div class="ttdeci">ThreadID getScheduledThread()</div><div class="ttdoc">Use the current threading policy to determine the next thread to fetch from. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00566">fetch2.cc:566</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_ae8d1bccdb0b85a65f9e91313d959e4e0"><div class="ttname"><a href="classMinor_1_1Fetch2.html#ae8d1bccdb0b85a65f9e91313d959e4e0">Minor::Fetch2::storeInstructions</a></div><div class="ttdeci">Stats::Scalar storeInstructions</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00173">fetch2.hh:173</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a30ff436416f6fcc7f88d465e8925de7e"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a30ff436416f6fcc7f88d465e8925de7e">Minor::Fetch2::Fetch2ThreadInfo::Fetch2ThreadInfo</a></div><div class="ttdeci">Fetch2ThreadInfo()</div><div class="ttdoc">Default constructor. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00103">fetch2.hh:103</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_afcc460c0e1d5c026c7f9abc814d0e0cb"><div class="ttname"><a href="classMinor_1_1Fetch2.html#afcc460c0e1d5c026c7f9abc814d0e0cb">Minor::Fetch2::amoInstructions</a></div><div class="ttdeci">Stats::Scalar amoInstructions</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00174">fetch2.hh:174</a></div></div>
<div class="ttc" id="cpu_2minor_2cpu_8hh_html"><div class="ttname"><a href="cpu_2minor_2cpu_8hh.html">cpu.hh</a></div><div class="ttdoc">Top level definition of the Minor in-order CPU model. </div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a5007dd4b8919ef732ad9fca67d6a0df2"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a5007dd4b8919ef732ad9fca67d6a0df2">Minor::Fetch2::dumpAllInput</a></div><div class="ttdeci">void dumpAllInput(ThreadID tid)</div><div class="ttdoc">Dump the whole contents of the input buffer. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00116">fetch2.cc:116</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a02a68f7fba76a429fc7296125ff16b25"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a02a68f7fba76a429fc7296125ff16b25">Minor::Fetch2::Fetch2ThreadInfo::expectedStreamSeqNum</a></div><div class="ttdeci">InstSeqNum expectedStreamSeqNum</div><div class="ttdoc">Stream sequence number remembered from last time the predictionSeqNum changed. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00154">fetch2.hh:154</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html">Minor::Fetch2::Fetch2ThreadInfo</a></div><div class="ttdoc">Data members after this line are cycle-to-cycle state. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00100">fetch2.hh:100</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a216d9113c33440d36483f42d807b523e"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a216d9113c33440d36483f42d807b523e">Minor::Fetch2::nextStageReserve</a></div><div class="ttdeci">std::vector&lt; InputBuffer&lt; ForwardInstData &gt; &gt; &amp; nextStageReserve</div><div class="ttdoc">Interface to reserve space in the next stage. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00081">fetch2.hh:81</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_acb7831241acaafa8433ac5210342bdfd"><div class="ttname"><a href="classMinor_1_1Fetch2.html#acb7831241acaafa8433ac5210342bdfd">Minor::Fetch2::inp</a></div><div class="ttdeci">Latch&lt; ForwardLineData &gt;::Output inp</div><div class="ttdoc">Input port carrying lines from Fetch1. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00068">fetch2.hh:68</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a3704e18d68d30e482c89eb7cec6e1ca8"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a3704e18d68d30e482c89eb7cec6e1ca8">Minor::Fetch2::branchPredictor</a></div><div class="ttdeci">BPredUnit &amp; branchPredictor</div><div class="ttdoc">Branch predictor passed from Python configuration. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00091">fetch2.hh:91</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a373c8b9bfbd3f6d0804d2caa69b0299e"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a373c8b9bfbd3f6d0804d2caa69b0299e">Minor::Fetch2::Fetch2</a></div><div class="ttdeci">Fetch2(const std::string &amp;name, MinorCPU &amp;cpu_, MinorCPUParams &amp;params, Latch&lt; ForwardLineData &gt;::Output inp_, Latch&lt; BranchData &gt;::Output branchInp_, Latch&lt; BranchData &gt;::Input predictionOut_, Latch&lt; ForwardInstData &gt;::Input out_, std::vector&lt; InputBuffer&lt; ForwardInstData &gt;&gt; &amp;next_stage_input_buffer)</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00055">fetch2.cc:55</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a73cbefcf0a78746e3b433516bcccfba5"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a73cbefcf0a78746e3b433516bcccfba5">Minor::Fetch2::updateBranchPrediction</a></div><div class="ttdeci">void updateBranchPrediction(const BranchData &amp;branch)</div><div class="ttdoc">Update local branch prediction structures from feedback from Execute. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00126">fetch2.cc:126</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_af00f49459210d3510eaf83678807108e"><div class="ttname"><a href="classMinor_1_1Fetch2.html#af00f49459210d3510eaf83678807108e">Minor::Fetch2::getInput</a></div><div class="ttdeci">const ForwardLineData * getInput(ThreadID tid)</div><div class="ttdoc">Get a piece of data to work on from the inputBuffer, or 0 if there is no data. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00094">fetch2.cc:94</a></div></div>
<div class="ttc" id="classMinorCPU_html"><div class="ttname"><a href="classMinorCPU.html">MinorCPU</a></div><div class="ttdoc">MinorCPU is an in-order CPU model with four fixed pipeline stages: </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2cpu_8hh_source.html#l00079">cpu.hh:79</a></div></div>
<div class="ttc" id="classMinor_1_1Latch_1_1Input_html"><div class="ttname"><a href="classMinor_1_1Latch_1_1Input.html">Minor::Latch::Input</a></div><div class="ttdoc">Encapsulate wires on either input or output of the latch. </div><div class="ttdef"><b>Definition:</b> <a href="buffers_8hh_source.html#l00247">buffers.hh:247</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_afd055b36c13d2623d98513cc62758014"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#afd055b36c13d2623d98513cc62758014">Minor::Fetch2::Fetch2ThreadInfo::blocked</a></div><div class="ttdeci">bool blocked</div><div class="ttdoc">Blocked indication for report. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00162">fetch2.hh:162</a></div></div>
<div class="ttc" id="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo_html_a0779511618d73efca1f2944ae64a3e3a"><div class="ttname"><a href="structMinor_1_1Fetch2_1_1Fetch2ThreadInfo.html#a0779511618d73efca1f2944ae64a3e3a">Minor::Fetch2::Fetch2ThreadInfo::havePC</a></div><div class="ttdeci">bool havePC</div><div class="ttdoc">PC is currently valid. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8hh_source.html#l00140">fetch2.hh:140</a></div></div>
<div class="ttc" id="bpred__unit_8hh_html"><div class="ttname"><a href="bpred__unit_8hh.html">bpred_unit.hh</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_a16d664b76ec8e1b4769a6c6e0dd2eda1"><div class="ttname"><a href="classMinor_1_1Fetch2.html#a16d664b76ec8e1b4769a6c6e0dd2eda1">Minor::Fetch2::evaluate</a></div><div class="ttdeci">void evaluate()</div><div class="ttdoc">Pass on input/buffer data to the output if you can. </div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00239">fetch2.cc:239</a></div></div>
<div class="ttc" id="classMinor_1_1Fetch2_html_abe96f35f188d9fedeef314fc534dd097"><div class="ttname"><a href="classMinor_1_1Fetch2.html#abe96f35f188d9fedeef314fc534dd097">Minor::Fetch2::regStats</a></div><div class="ttdeci">void regStats()</div><div class="ttdef"><b>Definition:</b> <a href="fetch2_8cc_source.html#l00608">fetch2.cc:608</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
