$date
	Sun Oct 12 20:42:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module systolic $end
$var wire 1 ! clk $end
$var wire 4 " pe_enabled [3:0] $end
$var wire 1 # rst $end
$var wire 1 $ sys_accept_w_1 $end
$var wire 1 % sys_accept_w_2 $end
$var wire 1 & sys_accept_w_3 $end
$var wire 1 ' sys_accept_w_4 $end
$var wire 16 ( sys_data_in_11 [15:0] $end
$var wire 16 ) sys_data_in_21 [15:0] $end
$var wire 16 * sys_data_in_31 [15:0] $end
$var wire 16 + sys_data_in_41 [15:0] $end
$var wire 16 , sys_data_out_41 [15:0] $end
$var wire 16 - sys_data_out_42 [15:0] $end
$var wire 16 . sys_data_out_43 [15:0] $end
$var wire 16 / sys_data_out_44 [15:0] $end
$var wire 1 0 sys_start_1 $end
$var wire 1 1 sys_start_2 $end
$var wire 1 2 sys_start_3 $end
$var wire 1 3 sys_start_4 $end
$var wire 1 4 sys_switch_in $end
$var wire 1 5 sys_valid_out_41 $end
$var wire 1 6 sys_valid_out_42 $end
$var wire 1 7 sys_valid_out_43 $end
$var wire 1 8 sys_valid_out_44 $end
$var wire 16 9 sys_weight_in_11 [15:0] $end
$var wire 16 : sys_weight_in_12 [15:0] $end
$var wire 16 ; sys_weight_in_13 [15:0] $end
$var wire 16 < sys_weight_in_14 [15:0] $end
$var wire 16 = ub_rd_col_size_in [15:0] $end
$var wire 1 > ub_rd_col_size_valid_in $end
$var wire 16 ? pe_weight_out_34 [15:0] $end
$var wire 16 @ pe_weight_out_33 [15:0] $end
$var wire 16 A pe_weight_out_32 [15:0] $end
$var wire 16 B pe_weight_out_31 [15:0] $end
$var wire 16 C pe_weight_out_24 [15:0] $end
$var wire 16 D pe_weight_out_23 [15:0] $end
$var wire 16 E pe_weight_out_22 [15:0] $end
$var wire 16 F pe_weight_out_21 [15:0] $end
$var wire 16 G pe_weight_out_14 [15:0] $end
$var wire 16 H pe_weight_out_13 [15:0] $end
$var wire 16 I pe_weight_out_12 [15:0] $end
$var wire 16 J pe_weight_out_11 [15:0] $end
$var wire 1 K pe_valid_out_44 $end
$var wire 1 L pe_valid_out_43 $end
$var wire 1 M pe_valid_out_42 $end
$var wire 1 N pe_valid_out_41 $end
$var wire 1 O pe_valid_out_34 $end
$var wire 1 P pe_valid_out_33 $end
$var wire 1 Q pe_valid_out_32 $end
$var wire 1 R pe_valid_out_31 $end
$var wire 1 S pe_valid_out_24 $end
$var wire 1 T pe_valid_out_23 $end
$var wire 1 U pe_valid_out_22 $end
$var wire 1 V pe_valid_out_21 $end
$var wire 1 W pe_valid_out_14 $end
$var wire 1 X pe_valid_out_13 $end
$var wire 1 Y pe_valid_out_12 $end
$var wire 1 Z pe_valid_out_11 $end
$var wire 1 [ pe_switch_out_44 $end
$var wire 1 \ pe_switch_out_43 $end
$var wire 1 ] pe_switch_out_42 $end
$var wire 1 ^ pe_switch_out_41 $end
$var wire 1 _ pe_switch_out_34 $end
$var wire 1 ` pe_switch_out_33 $end
$var wire 1 a pe_switch_out_32 $end
$var wire 1 b pe_switch_out_31 $end
$var wire 1 c pe_switch_out_24 $end
$var wire 1 d pe_switch_out_23 $end
$var wire 1 e pe_switch_out_22 $end
$var wire 1 f pe_switch_out_21 $end
$var wire 1 g pe_switch_out_14 $end
$var wire 1 h pe_switch_out_13 $end
$var wire 1 i pe_switch_out_12 $end
$var wire 1 j pe_switch_out_11 $end
$var wire 16 k pe_psum_out_44 [15:0] $end
$var wire 16 l pe_psum_out_43 [15:0] $end
$var wire 16 m pe_psum_out_42 [15:0] $end
$var wire 16 n pe_psum_out_41 [15:0] $end
$var wire 16 o pe_psum_out_34 [15:0] $end
$var wire 16 p pe_psum_out_33 [15:0] $end
$var wire 16 q pe_psum_out_32 [15:0] $end
$var wire 16 r pe_psum_out_31 [15:0] $end
$var wire 16 s pe_psum_out_24 [15:0] $end
$var wire 16 t pe_psum_out_23 [15:0] $end
$var wire 16 u pe_psum_out_22 [15:0] $end
$var wire 16 v pe_psum_out_21 [15:0] $end
$var wire 16 w pe_psum_out_14 [15:0] $end
$var wire 16 x pe_psum_out_13 [15:0] $end
$var wire 16 y pe_psum_out_12 [15:0] $end
$var wire 16 z pe_psum_out_11 [15:0] $end
$var wire 16 { pe_input_out_43 [15:0] $end
$var wire 16 | pe_input_out_42 [15:0] $end
$var wire 16 } pe_input_out_41 [15:0] $end
$var wire 16 ~ pe_input_out_33 [15:0] $end
$var wire 16 !" pe_input_out_32 [15:0] $end
$var wire 16 "" pe_input_out_31 [15:0] $end
$var wire 16 #" pe_input_out_23 [15:0] $end
$var wire 16 $" pe_input_out_22 [15:0] $end
$var wire 16 %" pe_input_out_21 [15:0] $end
$var wire 16 &" pe_input_out_13 [15:0] $end
$var wire 16 '" pe_input_out_12 [15:0] $end
$var wire 16 (" pe_input_out_11 [15:0] $end
$var parameter 32 )" SYSTOLIC_ARRAY_WIDTH $end
$scope module pe11 $end
$var wire 1 ! clk $end
$var wire 1 $ pe_accept_w_in $end
$var wire 1 *" pe_enabled $end
$var wire 16 +" pe_input_in [15:0] $end
$var wire 16 ," pe_psum_in [15:0] $end
$var wire 1 4 pe_switch_in $end
$var wire 1 0 pe_valid_in $end
$var wire 16 -" pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 ." mult_out [15:0] $end
$var wire 16 /" mac_out [15:0] $end
$var parameter 32 0" DATA_WIDTH $end
$var reg 16 1" pe_input_out [15:0] $end
$var reg 16 2" pe_psum_out [15:0] $end
$var reg 1 j pe_switch_out $end
$var reg 1 Z pe_valid_out $end
$var reg 16 3" pe_weight_out [15:0] $end
$var reg 16 4" weight_reg_active [15:0] $end
$var reg 16 5" weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 6" inb [15:0] $end
$var wire 17 7" res [16:0] $end
$var wire 1 8" overflow $end
$var wire 16 9" out [15:0] $end
$var wire 16 :" inbz [15:0] $end
$var wire 16 ;" inaz [15:0] $end
$var wire 16 <" ina [15:0] $end
$var parameter 32 =" ROUND $end
$var parameter 32 >" WIF $end
$var parameter 32 ?" WIFA $end
$var parameter 32 @" WIFB $end
$var parameter 32 A" WII $end
$var parameter 32 B" WIIA $end
$var parameter 32 C" WIIB $end
$var parameter 32 D" WOF $end
$var parameter 32 E" WOI $end
$var parameter 32 F" WRF $end
$var parameter 33 G" WRI $end
$scope module ina_zoom $end
$var wire 16 H" out [15:0] $end
$var wire 16 I" in [15:0] $end
$var parameter 32 J" ROUND $end
$var parameter 32 K" WIF $end
$var parameter 32 L" WII $end
$var parameter 32 M" WOF $end
$var parameter 32 N" WOI $end
$var reg 8 O" ini [7:0] $end
$var reg 16 P" inr [15:0] $end
$var reg 8 Q" outf [7:0] $end
$var reg 8 R" outi [7:0] $end
$var reg 1 S" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 T" in [15:0] $end
$var wire 16 U" out [15:0] $end
$var parameter 32 V" ROUND $end
$var parameter 32 W" WIF $end
$var parameter 32 X" WII $end
$var parameter 32 Y" WOF $end
$var parameter 32 Z" WOI $end
$var reg 8 [" ini [7:0] $end
$var reg 16 \" inr [15:0] $end
$var reg 8 ]" outf [7:0] $end
$var reg 8 ^" outi [7:0] $end
$var reg 1 _" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 `" in [16:0] $end
$var wire 16 a" out [15:0] $end
$var parameter 32 b" ROUND $end
$var parameter 32 c" WIF $end
$var parameter 33 d" WII $end
$var parameter 32 e" WOF $end
$var parameter 32 f" WOI $end
$var reg 9 g" ini [8:0] $end
$var reg 17 h" inr [16:0] $end
$var reg 8 i" outf [7:0] $end
$var reg 8 j" outi [7:0] $end
$var reg 1 8" overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 k" ina [15:0] $end
$var wire 16 l" inb [15:0] $end
$var wire 32 m" res [31:0] $end
$var wire 1 n" overflow $end
$var wire 16 o" out [15:0] $end
$var parameter 32 p" ROUND $end
$var parameter 32 q" WIFA $end
$var parameter 32 r" WIFB $end
$var parameter 32 s" WIIA $end
$var parameter 32 t" WIIB $end
$var parameter 32 u" WOF $end
$var parameter 32 v" WOI $end
$var parameter 33 w" WRF $end
$var parameter 33 x" WRI $end
$scope module res_zoom $end
$var wire 32 y" in [31:0] $end
$var wire 16 z" out [15:0] $end
$var parameter 32 {" ROUND $end
$var parameter 33 |" WIF $end
$var parameter 33 }" WII $end
$var parameter 32 ~" WOF $end
$var parameter 32 !# WOI $end
$var reg 16 "# ini [15:0] $end
$var reg 24 ## inr [23:0] $end
$var reg 8 $# outf [7:0] $end
$var reg 8 %# outi [7:0] $end
$var reg 1 n" overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe12 $end
$var wire 1 ! clk $end
$var wire 1 % pe_accept_w_in $end
$var wire 1 &# pe_enabled $end
$var wire 16 '# pe_input_in [15:0] $end
$var wire 16 (# pe_psum_in [15:0] $end
$var wire 1 j pe_switch_in $end
$var wire 1 Z pe_valid_in $end
$var wire 16 )# pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 *# mult_out [15:0] $end
$var wire 16 +# mac_out [15:0] $end
$var parameter 32 ,# DATA_WIDTH $end
$var reg 16 -# pe_input_out [15:0] $end
$var reg 16 .# pe_psum_out [15:0] $end
$var reg 1 i pe_switch_out $end
$var reg 1 Y pe_valid_out $end
$var reg 16 /# pe_weight_out [15:0] $end
$var reg 16 0# weight_reg_active [15:0] $end
$var reg 16 1# weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 2# inb [15:0] $end
$var wire 17 3# res [16:0] $end
$var wire 1 4# overflow $end
$var wire 16 5# out [15:0] $end
$var wire 16 6# inbz [15:0] $end
$var wire 16 7# inaz [15:0] $end
$var wire 16 8# ina [15:0] $end
$var parameter 32 9# ROUND $end
$var parameter 32 :# WIF $end
$var parameter 32 ;# WIFA $end
$var parameter 32 <# WIFB $end
$var parameter 32 =# WII $end
$var parameter 32 ># WIIA $end
$var parameter 32 ?# WIIB $end
$var parameter 32 @# WOF $end
$var parameter 32 A# WOI $end
$var parameter 32 B# WRF $end
$var parameter 33 C# WRI $end
$scope module ina_zoom $end
$var wire 16 D# out [15:0] $end
$var wire 16 E# in [15:0] $end
$var parameter 32 F# ROUND $end
$var parameter 32 G# WIF $end
$var parameter 32 H# WII $end
$var parameter 32 I# WOF $end
$var parameter 32 J# WOI $end
$var reg 8 K# ini [7:0] $end
$var reg 16 L# inr [15:0] $end
$var reg 8 M# outf [7:0] $end
$var reg 8 N# outi [7:0] $end
$var reg 1 O# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 P# in [15:0] $end
$var wire 16 Q# out [15:0] $end
$var parameter 32 R# ROUND $end
$var parameter 32 S# WIF $end
$var parameter 32 T# WII $end
$var parameter 32 U# WOF $end
$var parameter 32 V# WOI $end
$var reg 8 W# ini [7:0] $end
$var reg 16 X# inr [15:0] $end
$var reg 8 Y# outf [7:0] $end
$var reg 8 Z# outi [7:0] $end
$var reg 1 [# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 \# in [16:0] $end
$var wire 16 ]# out [15:0] $end
$var parameter 32 ^# ROUND $end
$var parameter 32 _# WIF $end
$var parameter 33 `# WII $end
$var parameter 32 a# WOF $end
$var parameter 32 b# WOI $end
$var reg 9 c# ini [8:0] $end
$var reg 17 d# inr [16:0] $end
$var reg 8 e# outf [7:0] $end
$var reg 8 f# outi [7:0] $end
$var reg 1 4# overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 g# ina [15:0] $end
$var wire 16 h# inb [15:0] $end
$var wire 32 i# res [31:0] $end
$var wire 1 j# overflow $end
$var wire 16 k# out [15:0] $end
$var parameter 32 l# ROUND $end
$var parameter 32 m# WIFA $end
$var parameter 32 n# WIFB $end
$var parameter 32 o# WIIA $end
$var parameter 32 p# WIIB $end
$var parameter 32 q# WOF $end
$var parameter 32 r# WOI $end
$var parameter 33 s# WRF $end
$var parameter 33 t# WRI $end
$scope module res_zoom $end
$var wire 32 u# in [31:0] $end
$var wire 16 v# out [15:0] $end
$var parameter 32 w# ROUND $end
$var parameter 33 x# WIF $end
$var parameter 33 y# WII $end
$var parameter 32 z# WOF $end
$var parameter 32 {# WOI $end
$var reg 16 |# ini [15:0] $end
$var reg 24 }# inr [23:0] $end
$var reg 8 ~# outf [7:0] $end
$var reg 8 !$ outi [7:0] $end
$var reg 1 j# overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe13 $end
$var wire 1 ! clk $end
$var wire 1 & pe_accept_w_in $end
$var wire 1 "$ pe_enabled $end
$var wire 16 #$ pe_input_in [15:0] $end
$var wire 16 $$ pe_psum_in [15:0] $end
$var wire 1 i pe_switch_in $end
$var wire 1 Y pe_valid_in $end
$var wire 16 %$ pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 &$ mult_out [15:0] $end
$var wire 16 '$ mac_out [15:0] $end
$var parameter 32 ($ DATA_WIDTH $end
$var reg 16 )$ pe_input_out [15:0] $end
$var reg 16 *$ pe_psum_out [15:0] $end
$var reg 1 h pe_switch_out $end
$var reg 1 X pe_valid_out $end
$var reg 16 +$ pe_weight_out [15:0] $end
$var reg 16 ,$ weight_reg_active [15:0] $end
$var reg 16 -$ weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 .$ inb [15:0] $end
$var wire 17 /$ res [16:0] $end
$var wire 1 0$ overflow $end
$var wire 16 1$ out [15:0] $end
$var wire 16 2$ inbz [15:0] $end
$var wire 16 3$ inaz [15:0] $end
$var wire 16 4$ ina [15:0] $end
$var parameter 32 5$ ROUND $end
$var parameter 32 6$ WIF $end
$var parameter 32 7$ WIFA $end
$var parameter 32 8$ WIFB $end
$var parameter 32 9$ WII $end
$var parameter 32 :$ WIIA $end
$var parameter 32 ;$ WIIB $end
$var parameter 32 <$ WOF $end
$var parameter 32 =$ WOI $end
$var parameter 32 >$ WRF $end
$var parameter 33 ?$ WRI $end
$scope module ina_zoom $end
$var wire 16 @$ out [15:0] $end
$var wire 16 A$ in [15:0] $end
$var parameter 32 B$ ROUND $end
$var parameter 32 C$ WIF $end
$var parameter 32 D$ WII $end
$var parameter 32 E$ WOF $end
$var parameter 32 F$ WOI $end
$var reg 8 G$ ini [7:0] $end
$var reg 16 H$ inr [15:0] $end
$var reg 8 I$ outf [7:0] $end
$var reg 8 J$ outi [7:0] $end
$var reg 1 K$ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 L$ in [15:0] $end
$var wire 16 M$ out [15:0] $end
$var parameter 32 N$ ROUND $end
$var parameter 32 O$ WIF $end
$var parameter 32 P$ WII $end
$var parameter 32 Q$ WOF $end
$var parameter 32 R$ WOI $end
$var reg 8 S$ ini [7:0] $end
$var reg 16 T$ inr [15:0] $end
$var reg 8 U$ outf [7:0] $end
$var reg 8 V$ outi [7:0] $end
$var reg 1 W$ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 X$ in [16:0] $end
$var wire 16 Y$ out [15:0] $end
$var parameter 32 Z$ ROUND $end
$var parameter 32 [$ WIF $end
$var parameter 33 \$ WII $end
$var parameter 32 ]$ WOF $end
$var parameter 32 ^$ WOI $end
$var reg 9 _$ ini [8:0] $end
$var reg 17 `$ inr [16:0] $end
$var reg 8 a$ outf [7:0] $end
$var reg 8 b$ outi [7:0] $end
$var reg 1 0$ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 c$ ina [15:0] $end
$var wire 16 d$ inb [15:0] $end
$var wire 32 e$ res [31:0] $end
$var wire 1 f$ overflow $end
$var wire 16 g$ out [15:0] $end
$var parameter 32 h$ ROUND $end
$var parameter 32 i$ WIFA $end
$var parameter 32 j$ WIFB $end
$var parameter 32 k$ WIIA $end
$var parameter 32 l$ WIIB $end
$var parameter 32 m$ WOF $end
$var parameter 32 n$ WOI $end
$var parameter 33 o$ WRF $end
$var parameter 33 p$ WRI $end
$scope module res_zoom $end
$var wire 32 q$ in [31:0] $end
$var wire 16 r$ out [15:0] $end
$var parameter 32 s$ ROUND $end
$var parameter 33 t$ WIF $end
$var parameter 33 u$ WII $end
$var parameter 32 v$ WOF $end
$var parameter 32 w$ WOI $end
$var reg 16 x$ ini [15:0] $end
$var reg 24 y$ inr [23:0] $end
$var reg 8 z$ outf [7:0] $end
$var reg 8 {$ outi [7:0] $end
$var reg 1 f$ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe14 $end
$var wire 1 ! clk $end
$var wire 1 ' pe_accept_w_in $end
$var wire 1 |$ pe_enabled $end
$var wire 16 }$ pe_input_in [15:0] $end
$var wire 16 ~$ pe_psum_in [15:0] $end
$var wire 1 h pe_switch_in $end
$var wire 1 X pe_valid_in $end
$var wire 16 !% pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 "% mult_out [15:0] $end
$var wire 16 #% mac_out [15:0] $end
$var parameter 32 $% DATA_WIDTH $end
$var reg 16 %% pe_input_out [15:0] $end
$var reg 16 &% pe_psum_out [15:0] $end
$var reg 1 g pe_switch_out $end
$var reg 1 W pe_valid_out $end
$var reg 16 '% pe_weight_out [15:0] $end
$var reg 16 (% weight_reg_active [15:0] $end
$var reg 16 )% weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 *% inb [15:0] $end
$var wire 17 +% res [16:0] $end
$var wire 1 ,% overflow $end
$var wire 16 -% out [15:0] $end
$var wire 16 .% inbz [15:0] $end
$var wire 16 /% inaz [15:0] $end
$var wire 16 0% ina [15:0] $end
$var parameter 32 1% ROUND $end
$var parameter 32 2% WIF $end
$var parameter 32 3% WIFA $end
$var parameter 32 4% WIFB $end
$var parameter 32 5% WII $end
$var parameter 32 6% WIIA $end
$var parameter 32 7% WIIB $end
$var parameter 32 8% WOF $end
$var parameter 32 9% WOI $end
$var parameter 32 :% WRF $end
$var parameter 33 ;% WRI $end
$scope module ina_zoom $end
$var wire 16 <% out [15:0] $end
$var wire 16 =% in [15:0] $end
$var parameter 32 >% ROUND $end
$var parameter 32 ?% WIF $end
$var parameter 32 @% WII $end
$var parameter 32 A% WOF $end
$var parameter 32 B% WOI $end
$var reg 8 C% ini [7:0] $end
$var reg 16 D% inr [15:0] $end
$var reg 8 E% outf [7:0] $end
$var reg 8 F% outi [7:0] $end
$var reg 1 G% overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 H% in [15:0] $end
$var wire 16 I% out [15:0] $end
$var parameter 32 J% ROUND $end
$var parameter 32 K% WIF $end
$var parameter 32 L% WII $end
$var parameter 32 M% WOF $end
$var parameter 32 N% WOI $end
$var reg 8 O% ini [7:0] $end
$var reg 16 P% inr [15:0] $end
$var reg 8 Q% outf [7:0] $end
$var reg 8 R% outi [7:0] $end
$var reg 1 S% overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 T% in [16:0] $end
$var wire 16 U% out [15:0] $end
$var parameter 32 V% ROUND $end
$var parameter 32 W% WIF $end
$var parameter 33 X% WII $end
$var parameter 32 Y% WOF $end
$var parameter 32 Z% WOI $end
$var reg 9 [% ini [8:0] $end
$var reg 17 \% inr [16:0] $end
$var reg 8 ]% outf [7:0] $end
$var reg 8 ^% outi [7:0] $end
$var reg 1 ,% overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 _% ina [15:0] $end
$var wire 16 `% inb [15:0] $end
$var wire 32 a% res [31:0] $end
$var wire 1 b% overflow $end
$var wire 16 c% out [15:0] $end
$var parameter 32 d% ROUND $end
$var parameter 32 e% WIFA $end
$var parameter 32 f% WIFB $end
$var parameter 32 g% WIIA $end
$var parameter 32 h% WIIB $end
$var parameter 32 i% WOF $end
$var parameter 32 j% WOI $end
$var parameter 33 k% WRF $end
$var parameter 33 l% WRI $end
$scope module res_zoom $end
$var wire 32 m% in [31:0] $end
$var wire 16 n% out [15:0] $end
$var parameter 32 o% ROUND $end
$var parameter 33 p% WIF $end
$var parameter 33 q% WII $end
$var parameter 32 r% WOF $end
$var parameter 32 s% WOI $end
$var reg 16 t% ini [15:0] $end
$var reg 24 u% inr [23:0] $end
$var reg 8 v% outf [7:0] $end
$var reg 8 w% outi [7:0] $end
$var reg 1 b% overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe21 $end
$var wire 1 ! clk $end
$var wire 1 $ pe_accept_w_in $end
$var wire 1 x% pe_enabled $end
$var wire 16 y% pe_input_in [15:0] $end
$var wire 16 z% pe_psum_in [15:0] $end
$var wire 1 j pe_switch_in $end
$var wire 1 1 pe_valid_in $end
$var wire 16 {% pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 |% mult_out [15:0] $end
$var wire 16 }% mac_out [15:0] $end
$var parameter 32 ~% DATA_WIDTH $end
$var reg 16 !& pe_input_out [15:0] $end
$var reg 16 "& pe_psum_out [15:0] $end
$var reg 1 f pe_switch_out $end
$var reg 1 V pe_valid_out $end
$var reg 16 #& pe_weight_out [15:0] $end
$var reg 16 $& weight_reg_active [15:0] $end
$var reg 16 %& weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 && inb [15:0] $end
$var wire 17 '& res [16:0] $end
$var wire 1 (& overflow $end
$var wire 16 )& out [15:0] $end
$var wire 16 *& inbz [15:0] $end
$var wire 16 +& inaz [15:0] $end
$var wire 16 ,& ina [15:0] $end
$var parameter 32 -& ROUND $end
$var parameter 32 .& WIF $end
$var parameter 32 /& WIFA $end
$var parameter 32 0& WIFB $end
$var parameter 32 1& WII $end
$var parameter 32 2& WIIA $end
$var parameter 32 3& WIIB $end
$var parameter 32 4& WOF $end
$var parameter 32 5& WOI $end
$var parameter 32 6& WRF $end
$var parameter 33 7& WRI $end
$scope module ina_zoom $end
$var wire 16 8& out [15:0] $end
$var wire 16 9& in [15:0] $end
$var parameter 32 :& ROUND $end
$var parameter 32 ;& WIF $end
$var parameter 32 <& WII $end
$var parameter 32 =& WOF $end
$var parameter 32 >& WOI $end
$var reg 8 ?& ini [7:0] $end
$var reg 16 @& inr [15:0] $end
$var reg 8 A& outf [7:0] $end
$var reg 8 B& outi [7:0] $end
$var reg 1 C& overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 D& in [15:0] $end
$var wire 16 E& out [15:0] $end
$var parameter 32 F& ROUND $end
$var parameter 32 G& WIF $end
$var parameter 32 H& WII $end
$var parameter 32 I& WOF $end
$var parameter 32 J& WOI $end
$var reg 8 K& ini [7:0] $end
$var reg 16 L& inr [15:0] $end
$var reg 8 M& outf [7:0] $end
$var reg 8 N& outi [7:0] $end
$var reg 1 O& overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 P& in [16:0] $end
$var wire 16 Q& out [15:0] $end
$var parameter 32 R& ROUND $end
$var parameter 32 S& WIF $end
$var parameter 33 T& WII $end
$var parameter 32 U& WOF $end
$var parameter 32 V& WOI $end
$var reg 9 W& ini [8:0] $end
$var reg 17 X& inr [16:0] $end
$var reg 8 Y& outf [7:0] $end
$var reg 8 Z& outi [7:0] $end
$var reg 1 (& overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 [& ina [15:0] $end
$var wire 16 \& inb [15:0] $end
$var wire 32 ]& res [31:0] $end
$var wire 1 ^& overflow $end
$var wire 16 _& out [15:0] $end
$var parameter 32 `& ROUND $end
$var parameter 32 a& WIFA $end
$var parameter 32 b& WIFB $end
$var parameter 32 c& WIIA $end
$var parameter 32 d& WIIB $end
$var parameter 32 e& WOF $end
$var parameter 32 f& WOI $end
$var parameter 33 g& WRF $end
$var parameter 33 h& WRI $end
$scope module res_zoom $end
$var wire 32 i& in [31:0] $end
$var wire 16 j& out [15:0] $end
$var parameter 32 k& ROUND $end
$var parameter 33 l& WIF $end
$var parameter 33 m& WII $end
$var parameter 32 n& WOF $end
$var parameter 32 o& WOI $end
$var reg 16 p& ini [15:0] $end
$var reg 24 q& inr [23:0] $end
$var reg 8 r& outf [7:0] $end
$var reg 8 s& outi [7:0] $end
$var reg 1 ^& overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe22 $end
$var wire 1 ! clk $end
$var wire 1 % pe_accept_w_in $end
$var wire 1 t& pe_enabled $end
$var wire 16 u& pe_input_in [15:0] $end
$var wire 16 v& pe_psum_in [15:0] $end
$var wire 1 i pe_switch_in $end
$var wire 1 V pe_valid_in $end
$var wire 16 w& pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 x& mult_out [15:0] $end
$var wire 16 y& mac_out [15:0] $end
$var parameter 32 z& DATA_WIDTH $end
$var reg 16 {& pe_input_out [15:0] $end
$var reg 16 |& pe_psum_out [15:0] $end
$var reg 1 e pe_switch_out $end
$var reg 1 U pe_valid_out $end
$var reg 16 }& pe_weight_out [15:0] $end
$var reg 16 ~& weight_reg_active [15:0] $end
$var reg 16 !' weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 "' inb [15:0] $end
$var wire 17 #' res [16:0] $end
$var wire 1 $' overflow $end
$var wire 16 %' out [15:0] $end
$var wire 16 &' inbz [15:0] $end
$var wire 16 '' inaz [15:0] $end
$var wire 16 (' ina [15:0] $end
$var parameter 32 )' ROUND $end
$var parameter 32 *' WIF $end
$var parameter 32 +' WIFA $end
$var parameter 32 ,' WIFB $end
$var parameter 32 -' WII $end
$var parameter 32 .' WIIA $end
$var parameter 32 /' WIIB $end
$var parameter 32 0' WOF $end
$var parameter 32 1' WOI $end
$var parameter 32 2' WRF $end
$var parameter 33 3' WRI $end
$scope module ina_zoom $end
$var wire 16 4' out [15:0] $end
$var wire 16 5' in [15:0] $end
$var parameter 32 6' ROUND $end
$var parameter 32 7' WIF $end
$var parameter 32 8' WII $end
$var parameter 32 9' WOF $end
$var parameter 32 :' WOI $end
$var reg 8 ;' ini [7:0] $end
$var reg 16 <' inr [15:0] $end
$var reg 8 =' outf [7:0] $end
$var reg 8 >' outi [7:0] $end
$var reg 1 ?' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 @' in [15:0] $end
$var wire 16 A' out [15:0] $end
$var parameter 32 B' ROUND $end
$var parameter 32 C' WIF $end
$var parameter 32 D' WII $end
$var parameter 32 E' WOF $end
$var parameter 32 F' WOI $end
$var reg 8 G' ini [7:0] $end
$var reg 16 H' inr [15:0] $end
$var reg 8 I' outf [7:0] $end
$var reg 8 J' outi [7:0] $end
$var reg 1 K' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 L' in [16:0] $end
$var wire 16 M' out [15:0] $end
$var parameter 32 N' ROUND $end
$var parameter 32 O' WIF $end
$var parameter 33 P' WII $end
$var parameter 32 Q' WOF $end
$var parameter 32 R' WOI $end
$var reg 9 S' ini [8:0] $end
$var reg 17 T' inr [16:0] $end
$var reg 8 U' outf [7:0] $end
$var reg 8 V' outi [7:0] $end
$var reg 1 $' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 W' ina [15:0] $end
$var wire 16 X' inb [15:0] $end
$var wire 32 Y' res [31:0] $end
$var wire 1 Z' overflow $end
$var wire 16 [' out [15:0] $end
$var parameter 32 \' ROUND $end
$var parameter 32 ]' WIFA $end
$var parameter 32 ^' WIFB $end
$var parameter 32 _' WIIA $end
$var parameter 32 `' WIIB $end
$var parameter 32 a' WOF $end
$var parameter 32 b' WOI $end
$var parameter 33 c' WRF $end
$var parameter 33 d' WRI $end
$scope module res_zoom $end
$var wire 32 e' in [31:0] $end
$var wire 16 f' out [15:0] $end
$var parameter 32 g' ROUND $end
$var parameter 33 h' WIF $end
$var parameter 33 i' WII $end
$var parameter 32 j' WOF $end
$var parameter 32 k' WOI $end
$var reg 16 l' ini [15:0] $end
$var reg 24 m' inr [23:0] $end
$var reg 8 n' outf [7:0] $end
$var reg 8 o' outi [7:0] $end
$var reg 1 Z' overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe23 $end
$var wire 1 ! clk $end
$var wire 1 & pe_accept_w_in $end
$var wire 1 p' pe_enabled $end
$var wire 16 q' pe_input_in [15:0] $end
$var wire 16 r' pe_psum_in [15:0] $end
$var wire 1 h pe_switch_in $end
$var wire 1 U pe_valid_in $end
$var wire 16 s' pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 t' mult_out [15:0] $end
$var wire 16 u' mac_out [15:0] $end
$var parameter 32 v' DATA_WIDTH $end
$var reg 16 w' pe_input_out [15:0] $end
$var reg 16 x' pe_psum_out [15:0] $end
$var reg 1 d pe_switch_out $end
$var reg 1 T pe_valid_out $end
$var reg 16 y' pe_weight_out [15:0] $end
$var reg 16 z' weight_reg_active [15:0] $end
$var reg 16 {' weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 |' inb [15:0] $end
$var wire 17 }' res [16:0] $end
$var wire 1 ~' overflow $end
$var wire 16 !( out [15:0] $end
$var wire 16 "( inbz [15:0] $end
$var wire 16 #( inaz [15:0] $end
$var wire 16 $( ina [15:0] $end
$var parameter 32 %( ROUND $end
$var parameter 32 &( WIF $end
$var parameter 32 '( WIFA $end
$var parameter 32 (( WIFB $end
$var parameter 32 )( WII $end
$var parameter 32 *( WIIA $end
$var parameter 32 +( WIIB $end
$var parameter 32 ,( WOF $end
$var parameter 32 -( WOI $end
$var parameter 32 .( WRF $end
$var parameter 33 /( WRI $end
$scope module ina_zoom $end
$var wire 16 0( out [15:0] $end
$var wire 16 1( in [15:0] $end
$var parameter 32 2( ROUND $end
$var parameter 32 3( WIF $end
$var parameter 32 4( WII $end
$var parameter 32 5( WOF $end
$var parameter 32 6( WOI $end
$var reg 8 7( ini [7:0] $end
$var reg 16 8( inr [15:0] $end
$var reg 8 9( outf [7:0] $end
$var reg 8 :( outi [7:0] $end
$var reg 1 ;( overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 <( in [15:0] $end
$var wire 16 =( out [15:0] $end
$var parameter 32 >( ROUND $end
$var parameter 32 ?( WIF $end
$var parameter 32 @( WII $end
$var parameter 32 A( WOF $end
$var parameter 32 B( WOI $end
$var reg 8 C( ini [7:0] $end
$var reg 16 D( inr [15:0] $end
$var reg 8 E( outf [7:0] $end
$var reg 8 F( outi [7:0] $end
$var reg 1 G( overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 H( in [16:0] $end
$var wire 16 I( out [15:0] $end
$var parameter 32 J( ROUND $end
$var parameter 32 K( WIF $end
$var parameter 33 L( WII $end
$var parameter 32 M( WOF $end
$var parameter 32 N( WOI $end
$var reg 9 O( ini [8:0] $end
$var reg 17 P( inr [16:0] $end
$var reg 8 Q( outf [7:0] $end
$var reg 8 R( outi [7:0] $end
$var reg 1 ~' overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 S( ina [15:0] $end
$var wire 16 T( inb [15:0] $end
$var wire 32 U( res [31:0] $end
$var wire 1 V( overflow $end
$var wire 16 W( out [15:0] $end
$var parameter 32 X( ROUND $end
$var parameter 32 Y( WIFA $end
$var parameter 32 Z( WIFB $end
$var parameter 32 [( WIIA $end
$var parameter 32 \( WIIB $end
$var parameter 32 ]( WOF $end
$var parameter 32 ^( WOI $end
$var parameter 33 _( WRF $end
$var parameter 33 `( WRI $end
$scope module res_zoom $end
$var wire 32 a( in [31:0] $end
$var wire 16 b( out [15:0] $end
$var parameter 32 c( ROUND $end
$var parameter 33 d( WIF $end
$var parameter 33 e( WII $end
$var parameter 32 f( WOF $end
$var parameter 32 g( WOI $end
$var reg 16 h( ini [15:0] $end
$var reg 24 i( inr [23:0] $end
$var reg 8 j( outf [7:0] $end
$var reg 8 k( outi [7:0] $end
$var reg 1 V( overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe24 $end
$var wire 1 ! clk $end
$var wire 1 ' pe_accept_w_in $end
$var wire 1 l( pe_enabled $end
$var wire 16 m( pe_input_in [15:0] $end
$var wire 16 n( pe_psum_in [15:0] $end
$var wire 1 g pe_switch_in $end
$var wire 1 T pe_valid_in $end
$var wire 16 o( pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 p( mult_out [15:0] $end
$var wire 16 q( mac_out [15:0] $end
$var parameter 32 r( DATA_WIDTH $end
$var reg 16 s( pe_input_out [15:0] $end
$var reg 16 t( pe_psum_out [15:0] $end
$var reg 1 c pe_switch_out $end
$var reg 1 S pe_valid_out $end
$var reg 16 u( pe_weight_out [15:0] $end
$var reg 16 v( weight_reg_active [15:0] $end
$var reg 16 w( weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 x( inb [15:0] $end
$var wire 17 y( res [16:0] $end
$var wire 1 z( overflow $end
$var wire 16 {( out [15:0] $end
$var wire 16 |( inbz [15:0] $end
$var wire 16 }( inaz [15:0] $end
$var wire 16 ~( ina [15:0] $end
$var parameter 32 !) ROUND $end
$var parameter 32 ") WIF $end
$var parameter 32 #) WIFA $end
$var parameter 32 $) WIFB $end
$var parameter 32 %) WII $end
$var parameter 32 &) WIIA $end
$var parameter 32 ') WIIB $end
$var parameter 32 () WOF $end
$var parameter 32 )) WOI $end
$var parameter 32 *) WRF $end
$var parameter 33 +) WRI $end
$scope module ina_zoom $end
$var wire 16 ,) out [15:0] $end
$var wire 16 -) in [15:0] $end
$var parameter 32 .) ROUND $end
$var parameter 32 /) WIF $end
$var parameter 32 0) WII $end
$var parameter 32 1) WOF $end
$var parameter 32 2) WOI $end
$var reg 8 3) ini [7:0] $end
$var reg 16 4) inr [15:0] $end
$var reg 8 5) outf [7:0] $end
$var reg 8 6) outi [7:0] $end
$var reg 1 7) overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 8) in [15:0] $end
$var wire 16 9) out [15:0] $end
$var parameter 32 :) ROUND $end
$var parameter 32 ;) WIF $end
$var parameter 32 <) WII $end
$var parameter 32 =) WOF $end
$var parameter 32 >) WOI $end
$var reg 8 ?) ini [7:0] $end
$var reg 16 @) inr [15:0] $end
$var reg 8 A) outf [7:0] $end
$var reg 8 B) outi [7:0] $end
$var reg 1 C) overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 D) in [16:0] $end
$var wire 16 E) out [15:0] $end
$var parameter 32 F) ROUND $end
$var parameter 32 G) WIF $end
$var parameter 33 H) WII $end
$var parameter 32 I) WOF $end
$var parameter 32 J) WOI $end
$var reg 9 K) ini [8:0] $end
$var reg 17 L) inr [16:0] $end
$var reg 8 M) outf [7:0] $end
$var reg 8 N) outi [7:0] $end
$var reg 1 z( overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 O) ina [15:0] $end
$var wire 16 P) inb [15:0] $end
$var wire 32 Q) res [31:0] $end
$var wire 1 R) overflow $end
$var wire 16 S) out [15:0] $end
$var parameter 32 T) ROUND $end
$var parameter 32 U) WIFA $end
$var parameter 32 V) WIFB $end
$var parameter 32 W) WIIA $end
$var parameter 32 X) WIIB $end
$var parameter 32 Y) WOF $end
$var parameter 32 Z) WOI $end
$var parameter 33 [) WRF $end
$var parameter 33 \) WRI $end
$scope module res_zoom $end
$var wire 32 ]) in [31:0] $end
$var wire 16 ^) out [15:0] $end
$var parameter 32 _) ROUND $end
$var parameter 33 `) WIF $end
$var parameter 33 a) WII $end
$var parameter 32 b) WOF $end
$var parameter 32 c) WOI $end
$var reg 16 d) ini [15:0] $end
$var reg 24 e) inr [23:0] $end
$var reg 8 f) outf [7:0] $end
$var reg 8 g) outi [7:0] $end
$var reg 1 R) overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe31 $end
$var wire 1 ! clk $end
$var wire 1 $ pe_accept_w_in $end
$var wire 1 h) pe_enabled $end
$var wire 16 i) pe_input_in [15:0] $end
$var wire 16 j) pe_psum_in [15:0] $end
$var wire 1 f pe_switch_in $end
$var wire 1 2 pe_valid_in $end
$var wire 16 k) pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 l) mult_out [15:0] $end
$var wire 16 m) mac_out [15:0] $end
$var parameter 32 n) DATA_WIDTH $end
$var reg 16 o) pe_input_out [15:0] $end
$var reg 16 p) pe_psum_out [15:0] $end
$var reg 1 b pe_switch_out $end
$var reg 1 R pe_valid_out $end
$var reg 16 q) pe_weight_out [15:0] $end
$var reg 16 r) weight_reg_active [15:0] $end
$var reg 16 s) weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 t) inb [15:0] $end
$var wire 17 u) res [16:0] $end
$var wire 1 v) overflow $end
$var wire 16 w) out [15:0] $end
$var wire 16 x) inbz [15:0] $end
$var wire 16 y) inaz [15:0] $end
$var wire 16 z) ina [15:0] $end
$var parameter 32 {) ROUND $end
$var parameter 32 |) WIF $end
$var parameter 32 }) WIFA $end
$var parameter 32 ~) WIFB $end
$var parameter 32 !* WII $end
$var parameter 32 "* WIIA $end
$var parameter 32 #* WIIB $end
$var parameter 32 $* WOF $end
$var parameter 32 %* WOI $end
$var parameter 32 &* WRF $end
$var parameter 33 '* WRI $end
$scope module ina_zoom $end
$var wire 16 (* out [15:0] $end
$var wire 16 )* in [15:0] $end
$var parameter 32 ** ROUND $end
$var parameter 32 +* WIF $end
$var parameter 32 ,* WII $end
$var parameter 32 -* WOF $end
$var parameter 32 .* WOI $end
$var reg 8 /* ini [7:0] $end
$var reg 16 0* inr [15:0] $end
$var reg 8 1* outf [7:0] $end
$var reg 8 2* outi [7:0] $end
$var reg 1 3* overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 4* in [15:0] $end
$var wire 16 5* out [15:0] $end
$var parameter 32 6* ROUND $end
$var parameter 32 7* WIF $end
$var parameter 32 8* WII $end
$var parameter 32 9* WOF $end
$var parameter 32 :* WOI $end
$var reg 8 ;* ini [7:0] $end
$var reg 16 <* inr [15:0] $end
$var reg 8 =* outf [7:0] $end
$var reg 8 >* outi [7:0] $end
$var reg 1 ?* overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 @* in [16:0] $end
$var wire 16 A* out [15:0] $end
$var parameter 32 B* ROUND $end
$var parameter 32 C* WIF $end
$var parameter 33 D* WII $end
$var parameter 32 E* WOF $end
$var parameter 32 F* WOI $end
$var reg 9 G* ini [8:0] $end
$var reg 17 H* inr [16:0] $end
$var reg 8 I* outf [7:0] $end
$var reg 8 J* outi [7:0] $end
$var reg 1 v) overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 K* ina [15:0] $end
$var wire 16 L* inb [15:0] $end
$var wire 32 M* res [31:0] $end
$var wire 1 N* overflow $end
$var wire 16 O* out [15:0] $end
$var parameter 32 P* ROUND $end
$var parameter 32 Q* WIFA $end
$var parameter 32 R* WIFB $end
$var parameter 32 S* WIIA $end
$var parameter 32 T* WIIB $end
$var parameter 32 U* WOF $end
$var parameter 32 V* WOI $end
$var parameter 33 W* WRF $end
$var parameter 33 X* WRI $end
$scope module res_zoom $end
$var wire 32 Y* in [31:0] $end
$var wire 16 Z* out [15:0] $end
$var parameter 32 [* ROUND $end
$var parameter 33 \* WIF $end
$var parameter 33 ]* WII $end
$var parameter 32 ^* WOF $end
$var parameter 32 _* WOI $end
$var reg 16 `* ini [15:0] $end
$var reg 24 a* inr [23:0] $end
$var reg 8 b* outf [7:0] $end
$var reg 8 c* outi [7:0] $end
$var reg 1 N* overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe32 $end
$var wire 1 ! clk $end
$var wire 1 % pe_accept_w_in $end
$var wire 1 d* pe_enabled $end
$var wire 16 e* pe_input_in [15:0] $end
$var wire 16 f* pe_psum_in [15:0] $end
$var wire 1 e pe_switch_in $end
$var wire 1 R pe_valid_in $end
$var wire 16 g* pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 h* mult_out [15:0] $end
$var wire 16 i* mac_out [15:0] $end
$var parameter 32 j* DATA_WIDTH $end
$var reg 16 k* pe_input_out [15:0] $end
$var reg 16 l* pe_psum_out [15:0] $end
$var reg 1 a pe_switch_out $end
$var reg 1 Q pe_valid_out $end
$var reg 16 m* pe_weight_out [15:0] $end
$var reg 16 n* weight_reg_active [15:0] $end
$var reg 16 o* weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 p* inb [15:0] $end
$var wire 17 q* res [16:0] $end
$var wire 1 r* overflow $end
$var wire 16 s* out [15:0] $end
$var wire 16 t* inbz [15:0] $end
$var wire 16 u* inaz [15:0] $end
$var wire 16 v* ina [15:0] $end
$var parameter 32 w* ROUND $end
$var parameter 32 x* WIF $end
$var parameter 32 y* WIFA $end
$var parameter 32 z* WIFB $end
$var parameter 32 {* WII $end
$var parameter 32 |* WIIA $end
$var parameter 32 }* WIIB $end
$var parameter 32 ~* WOF $end
$var parameter 32 !+ WOI $end
$var parameter 32 "+ WRF $end
$var parameter 33 #+ WRI $end
$scope module ina_zoom $end
$var wire 16 $+ out [15:0] $end
$var wire 16 %+ in [15:0] $end
$var parameter 32 &+ ROUND $end
$var parameter 32 '+ WIF $end
$var parameter 32 (+ WII $end
$var parameter 32 )+ WOF $end
$var parameter 32 *+ WOI $end
$var reg 8 ++ ini [7:0] $end
$var reg 16 ,+ inr [15:0] $end
$var reg 8 -+ outf [7:0] $end
$var reg 8 .+ outi [7:0] $end
$var reg 1 /+ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 0+ in [15:0] $end
$var wire 16 1+ out [15:0] $end
$var parameter 32 2+ ROUND $end
$var parameter 32 3+ WIF $end
$var parameter 32 4+ WII $end
$var parameter 32 5+ WOF $end
$var parameter 32 6+ WOI $end
$var reg 8 7+ ini [7:0] $end
$var reg 16 8+ inr [15:0] $end
$var reg 8 9+ outf [7:0] $end
$var reg 8 :+ outi [7:0] $end
$var reg 1 ;+ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 <+ in [16:0] $end
$var wire 16 =+ out [15:0] $end
$var parameter 32 >+ ROUND $end
$var parameter 32 ?+ WIF $end
$var parameter 33 @+ WII $end
$var parameter 32 A+ WOF $end
$var parameter 32 B+ WOI $end
$var reg 9 C+ ini [8:0] $end
$var reg 17 D+ inr [16:0] $end
$var reg 8 E+ outf [7:0] $end
$var reg 8 F+ outi [7:0] $end
$var reg 1 r* overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 G+ ina [15:0] $end
$var wire 16 H+ inb [15:0] $end
$var wire 32 I+ res [31:0] $end
$var wire 1 J+ overflow $end
$var wire 16 K+ out [15:0] $end
$var parameter 32 L+ ROUND $end
$var parameter 32 M+ WIFA $end
$var parameter 32 N+ WIFB $end
$var parameter 32 O+ WIIA $end
$var parameter 32 P+ WIIB $end
$var parameter 32 Q+ WOF $end
$var parameter 32 R+ WOI $end
$var parameter 33 S+ WRF $end
$var parameter 33 T+ WRI $end
$scope module res_zoom $end
$var wire 32 U+ in [31:0] $end
$var wire 16 V+ out [15:0] $end
$var parameter 32 W+ ROUND $end
$var parameter 33 X+ WIF $end
$var parameter 33 Y+ WII $end
$var parameter 32 Z+ WOF $end
$var parameter 32 [+ WOI $end
$var reg 16 \+ ini [15:0] $end
$var reg 24 ]+ inr [23:0] $end
$var reg 8 ^+ outf [7:0] $end
$var reg 8 _+ outi [7:0] $end
$var reg 1 J+ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe33 $end
$var wire 1 ! clk $end
$var wire 1 & pe_accept_w_in $end
$var wire 1 `+ pe_enabled $end
$var wire 16 a+ pe_input_in [15:0] $end
$var wire 16 b+ pe_psum_in [15:0] $end
$var wire 1 d pe_switch_in $end
$var wire 1 Q pe_valid_in $end
$var wire 16 c+ pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 d+ mult_out [15:0] $end
$var wire 16 e+ mac_out [15:0] $end
$var parameter 32 f+ DATA_WIDTH $end
$var reg 16 g+ pe_input_out [15:0] $end
$var reg 16 h+ pe_psum_out [15:0] $end
$var reg 1 ` pe_switch_out $end
$var reg 1 P pe_valid_out $end
$var reg 16 i+ pe_weight_out [15:0] $end
$var reg 16 j+ weight_reg_active [15:0] $end
$var reg 16 k+ weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 l+ inb [15:0] $end
$var wire 17 m+ res [16:0] $end
$var wire 1 n+ overflow $end
$var wire 16 o+ out [15:0] $end
$var wire 16 p+ inbz [15:0] $end
$var wire 16 q+ inaz [15:0] $end
$var wire 16 r+ ina [15:0] $end
$var parameter 32 s+ ROUND $end
$var parameter 32 t+ WIF $end
$var parameter 32 u+ WIFA $end
$var parameter 32 v+ WIFB $end
$var parameter 32 w+ WII $end
$var parameter 32 x+ WIIA $end
$var parameter 32 y+ WIIB $end
$var parameter 32 z+ WOF $end
$var parameter 32 {+ WOI $end
$var parameter 32 |+ WRF $end
$var parameter 33 }+ WRI $end
$scope module ina_zoom $end
$var wire 16 ~+ out [15:0] $end
$var wire 16 !, in [15:0] $end
$var parameter 32 ", ROUND $end
$var parameter 32 #, WIF $end
$var parameter 32 $, WII $end
$var parameter 32 %, WOF $end
$var parameter 32 &, WOI $end
$var reg 8 ', ini [7:0] $end
$var reg 16 (, inr [15:0] $end
$var reg 8 ), outf [7:0] $end
$var reg 8 *, outi [7:0] $end
$var reg 1 +, overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 ,, in [15:0] $end
$var wire 16 -, out [15:0] $end
$var parameter 32 ., ROUND $end
$var parameter 32 /, WIF $end
$var parameter 32 0, WII $end
$var parameter 32 1, WOF $end
$var parameter 32 2, WOI $end
$var reg 8 3, ini [7:0] $end
$var reg 16 4, inr [15:0] $end
$var reg 8 5, outf [7:0] $end
$var reg 8 6, outi [7:0] $end
$var reg 1 7, overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 8, in [16:0] $end
$var wire 16 9, out [15:0] $end
$var parameter 32 :, ROUND $end
$var parameter 32 ;, WIF $end
$var parameter 33 <, WII $end
$var parameter 32 =, WOF $end
$var parameter 32 >, WOI $end
$var reg 9 ?, ini [8:0] $end
$var reg 17 @, inr [16:0] $end
$var reg 8 A, outf [7:0] $end
$var reg 8 B, outi [7:0] $end
$var reg 1 n+ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 C, ina [15:0] $end
$var wire 16 D, inb [15:0] $end
$var wire 32 E, res [31:0] $end
$var wire 1 F, overflow $end
$var wire 16 G, out [15:0] $end
$var parameter 32 H, ROUND $end
$var parameter 32 I, WIFA $end
$var parameter 32 J, WIFB $end
$var parameter 32 K, WIIA $end
$var parameter 32 L, WIIB $end
$var parameter 32 M, WOF $end
$var parameter 32 N, WOI $end
$var parameter 33 O, WRF $end
$var parameter 33 P, WRI $end
$scope module res_zoom $end
$var wire 32 Q, in [31:0] $end
$var wire 16 R, out [15:0] $end
$var parameter 32 S, ROUND $end
$var parameter 33 T, WIF $end
$var parameter 33 U, WII $end
$var parameter 32 V, WOF $end
$var parameter 32 W, WOI $end
$var reg 16 X, ini [15:0] $end
$var reg 24 Y, inr [23:0] $end
$var reg 8 Z, outf [7:0] $end
$var reg 8 [, outi [7:0] $end
$var reg 1 F, overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe34 $end
$var wire 1 ! clk $end
$var wire 1 ' pe_accept_w_in $end
$var wire 1 \, pe_enabled $end
$var wire 16 ], pe_input_in [15:0] $end
$var wire 16 ^, pe_psum_in [15:0] $end
$var wire 1 c pe_switch_in $end
$var wire 1 P pe_valid_in $end
$var wire 16 _, pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 `, mult_out [15:0] $end
$var wire 16 a, mac_out [15:0] $end
$var parameter 32 b, DATA_WIDTH $end
$var reg 16 c, pe_input_out [15:0] $end
$var reg 16 d, pe_psum_out [15:0] $end
$var reg 1 _ pe_switch_out $end
$var reg 1 O pe_valid_out $end
$var reg 16 e, pe_weight_out [15:0] $end
$var reg 16 f, weight_reg_active [15:0] $end
$var reg 16 g, weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 h, inb [15:0] $end
$var wire 17 i, res [16:0] $end
$var wire 1 j, overflow $end
$var wire 16 k, out [15:0] $end
$var wire 16 l, inbz [15:0] $end
$var wire 16 m, inaz [15:0] $end
$var wire 16 n, ina [15:0] $end
$var parameter 32 o, ROUND $end
$var parameter 32 p, WIF $end
$var parameter 32 q, WIFA $end
$var parameter 32 r, WIFB $end
$var parameter 32 s, WII $end
$var parameter 32 t, WIIA $end
$var parameter 32 u, WIIB $end
$var parameter 32 v, WOF $end
$var parameter 32 w, WOI $end
$var parameter 32 x, WRF $end
$var parameter 33 y, WRI $end
$scope module ina_zoom $end
$var wire 16 z, out [15:0] $end
$var wire 16 {, in [15:0] $end
$var parameter 32 |, ROUND $end
$var parameter 32 }, WIF $end
$var parameter 32 ~, WII $end
$var parameter 32 !- WOF $end
$var parameter 32 "- WOI $end
$var reg 8 #- ini [7:0] $end
$var reg 16 $- inr [15:0] $end
$var reg 8 %- outf [7:0] $end
$var reg 8 &- outi [7:0] $end
$var reg 1 '- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 (- in [15:0] $end
$var wire 16 )- out [15:0] $end
$var parameter 32 *- ROUND $end
$var parameter 32 +- WIF $end
$var parameter 32 ,- WII $end
$var parameter 32 -- WOF $end
$var parameter 32 .- WOI $end
$var reg 8 /- ini [7:0] $end
$var reg 16 0- inr [15:0] $end
$var reg 8 1- outf [7:0] $end
$var reg 8 2- outi [7:0] $end
$var reg 1 3- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 4- in [16:0] $end
$var wire 16 5- out [15:0] $end
$var parameter 32 6- ROUND $end
$var parameter 32 7- WIF $end
$var parameter 33 8- WII $end
$var parameter 32 9- WOF $end
$var parameter 32 :- WOI $end
$var reg 9 ;- ini [8:0] $end
$var reg 17 <- inr [16:0] $end
$var reg 8 =- outf [7:0] $end
$var reg 8 >- outi [7:0] $end
$var reg 1 j, overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 ?- ina [15:0] $end
$var wire 16 @- inb [15:0] $end
$var wire 32 A- res [31:0] $end
$var wire 1 B- overflow $end
$var wire 16 C- out [15:0] $end
$var parameter 32 D- ROUND $end
$var parameter 32 E- WIFA $end
$var parameter 32 F- WIFB $end
$var parameter 32 G- WIIA $end
$var parameter 32 H- WIIB $end
$var parameter 32 I- WOF $end
$var parameter 32 J- WOI $end
$var parameter 33 K- WRF $end
$var parameter 33 L- WRI $end
$scope module res_zoom $end
$var wire 32 M- in [31:0] $end
$var wire 16 N- out [15:0] $end
$var parameter 32 O- ROUND $end
$var parameter 33 P- WIF $end
$var parameter 33 Q- WII $end
$var parameter 32 R- WOF $end
$var parameter 32 S- WOI $end
$var reg 16 T- ini [15:0] $end
$var reg 24 U- inr [23:0] $end
$var reg 8 V- outf [7:0] $end
$var reg 8 W- outi [7:0] $end
$var reg 1 B- overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe41 $end
$var wire 1 ! clk $end
$var wire 1 $ pe_accept_w_in $end
$var wire 1 X- pe_enabled $end
$var wire 16 Y- pe_input_in [15:0] $end
$var wire 16 Z- pe_psum_in [15:0] $end
$var wire 1 b pe_switch_in $end
$var wire 1 3 pe_valid_in $end
$var wire 16 [- pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 \- mult_out [15:0] $end
$var wire 16 ]- mac_out [15:0] $end
$var parameter 32 ^- DATA_WIDTH $end
$var reg 16 _- pe_input_out [15:0] $end
$var reg 16 `- pe_psum_out [15:0] $end
$var reg 1 ^ pe_switch_out $end
$var reg 1 N pe_valid_out $end
$var reg 16 a- pe_weight_out [15:0] $end
$var reg 16 b- weight_reg_active [15:0] $end
$var reg 16 c- weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 d- inb [15:0] $end
$var wire 17 e- res [16:0] $end
$var wire 1 f- overflow $end
$var wire 16 g- out [15:0] $end
$var wire 16 h- inbz [15:0] $end
$var wire 16 i- inaz [15:0] $end
$var wire 16 j- ina [15:0] $end
$var parameter 32 k- ROUND $end
$var parameter 32 l- WIF $end
$var parameter 32 m- WIFA $end
$var parameter 32 n- WIFB $end
$var parameter 32 o- WII $end
$var parameter 32 p- WIIA $end
$var parameter 32 q- WIIB $end
$var parameter 32 r- WOF $end
$var parameter 32 s- WOI $end
$var parameter 32 t- WRF $end
$var parameter 33 u- WRI $end
$scope module ina_zoom $end
$var wire 16 v- out [15:0] $end
$var wire 16 w- in [15:0] $end
$var parameter 32 x- ROUND $end
$var parameter 32 y- WIF $end
$var parameter 32 z- WII $end
$var parameter 32 {- WOF $end
$var parameter 32 |- WOI $end
$var reg 8 }- ini [7:0] $end
$var reg 16 ~- inr [15:0] $end
$var reg 8 !. outf [7:0] $end
$var reg 8 ". outi [7:0] $end
$var reg 1 #. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 $. in [15:0] $end
$var wire 16 %. out [15:0] $end
$var parameter 32 &. ROUND $end
$var parameter 32 '. WIF $end
$var parameter 32 (. WII $end
$var parameter 32 ). WOF $end
$var parameter 32 *. WOI $end
$var reg 8 +. ini [7:0] $end
$var reg 16 ,. inr [15:0] $end
$var reg 8 -. outf [7:0] $end
$var reg 8 .. outi [7:0] $end
$var reg 1 /. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 0. in [16:0] $end
$var wire 16 1. out [15:0] $end
$var parameter 32 2. ROUND $end
$var parameter 32 3. WIF $end
$var parameter 33 4. WII $end
$var parameter 32 5. WOF $end
$var parameter 32 6. WOI $end
$var reg 9 7. ini [8:0] $end
$var reg 17 8. inr [16:0] $end
$var reg 8 9. outf [7:0] $end
$var reg 8 :. outi [7:0] $end
$var reg 1 f- overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 ;. ina [15:0] $end
$var wire 16 <. inb [15:0] $end
$var wire 32 =. res [31:0] $end
$var wire 1 >. overflow $end
$var wire 16 ?. out [15:0] $end
$var parameter 32 @. ROUND $end
$var parameter 32 A. WIFA $end
$var parameter 32 B. WIFB $end
$var parameter 32 C. WIIA $end
$var parameter 32 D. WIIB $end
$var parameter 32 E. WOF $end
$var parameter 32 F. WOI $end
$var parameter 33 G. WRF $end
$var parameter 33 H. WRI $end
$scope module res_zoom $end
$var wire 32 I. in [31:0] $end
$var wire 16 J. out [15:0] $end
$var parameter 32 K. ROUND $end
$var parameter 33 L. WIF $end
$var parameter 33 M. WII $end
$var parameter 32 N. WOF $end
$var parameter 32 O. WOI $end
$var reg 16 P. ini [15:0] $end
$var reg 24 Q. inr [23:0] $end
$var reg 8 R. outf [7:0] $end
$var reg 8 S. outi [7:0] $end
$var reg 1 >. overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe42 $end
$var wire 1 ! clk $end
$var wire 1 % pe_accept_w_in $end
$var wire 1 T. pe_enabled $end
$var wire 16 U. pe_input_in [15:0] $end
$var wire 16 V. pe_psum_in [15:0] $end
$var wire 1 a pe_switch_in $end
$var wire 1 N pe_valid_in $end
$var wire 16 W. pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 X. mult_out [15:0] $end
$var wire 16 Y. mac_out [15:0] $end
$var parameter 32 Z. DATA_WIDTH $end
$var reg 16 [. pe_input_out [15:0] $end
$var reg 16 \. pe_psum_out [15:0] $end
$var reg 1 ] pe_switch_out $end
$var reg 1 M pe_valid_out $end
$var reg 16 ]. pe_weight_out [15:0] $end
$var reg 16 ^. weight_reg_active [15:0] $end
$var reg 16 _. weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 `. inb [15:0] $end
$var wire 17 a. res [16:0] $end
$var wire 1 b. overflow $end
$var wire 16 c. out [15:0] $end
$var wire 16 d. inbz [15:0] $end
$var wire 16 e. inaz [15:0] $end
$var wire 16 f. ina [15:0] $end
$var parameter 32 g. ROUND $end
$var parameter 32 h. WIF $end
$var parameter 32 i. WIFA $end
$var parameter 32 j. WIFB $end
$var parameter 32 k. WII $end
$var parameter 32 l. WIIA $end
$var parameter 32 m. WIIB $end
$var parameter 32 n. WOF $end
$var parameter 32 o. WOI $end
$var parameter 32 p. WRF $end
$var parameter 33 q. WRI $end
$scope module ina_zoom $end
$var wire 16 r. out [15:0] $end
$var wire 16 s. in [15:0] $end
$var parameter 32 t. ROUND $end
$var parameter 32 u. WIF $end
$var parameter 32 v. WII $end
$var parameter 32 w. WOF $end
$var parameter 32 x. WOI $end
$var reg 8 y. ini [7:0] $end
$var reg 16 z. inr [15:0] $end
$var reg 8 {. outf [7:0] $end
$var reg 8 |. outi [7:0] $end
$var reg 1 }. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 ~. in [15:0] $end
$var wire 16 !/ out [15:0] $end
$var parameter 32 "/ ROUND $end
$var parameter 32 #/ WIF $end
$var parameter 32 $/ WII $end
$var parameter 32 %/ WOF $end
$var parameter 32 &/ WOI $end
$var reg 8 '/ ini [7:0] $end
$var reg 16 (/ inr [15:0] $end
$var reg 8 )/ outf [7:0] $end
$var reg 8 */ outi [7:0] $end
$var reg 1 +/ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 ,/ in [16:0] $end
$var wire 16 -/ out [15:0] $end
$var parameter 32 ./ ROUND $end
$var parameter 32 // WIF $end
$var parameter 33 0/ WII $end
$var parameter 32 1/ WOF $end
$var parameter 32 2/ WOI $end
$var reg 9 3/ ini [8:0] $end
$var reg 17 4/ inr [16:0] $end
$var reg 8 5/ outf [7:0] $end
$var reg 8 6/ outi [7:0] $end
$var reg 1 b. overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 7/ ina [15:0] $end
$var wire 16 8/ inb [15:0] $end
$var wire 32 9/ res [31:0] $end
$var wire 1 :/ overflow $end
$var wire 16 ;/ out [15:0] $end
$var parameter 32 </ ROUND $end
$var parameter 32 =/ WIFA $end
$var parameter 32 >/ WIFB $end
$var parameter 32 ?/ WIIA $end
$var parameter 32 @/ WIIB $end
$var parameter 32 A/ WOF $end
$var parameter 32 B/ WOI $end
$var parameter 33 C/ WRF $end
$var parameter 33 D/ WRI $end
$scope module res_zoom $end
$var wire 32 E/ in [31:0] $end
$var wire 16 F/ out [15:0] $end
$var parameter 32 G/ ROUND $end
$var parameter 33 H/ WIF $end
$var parameter 33 I/ WII $end
$var parameter 32 J/ WOF $end
$var parameter 32 K/ WOI $end
$var reg 16 L/ ini [15:0] $end
$var reg 24 M/ inr [23:0] $end
$var reg 8 N/ outf [7:0] $end
$var reg 8 O/ outi [7:0] $end
$var reg 1 :/ overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe43 $end
$var wire 1 ! clk $end
$var wire 1 & pe_accept_w_in $end
$var wire 1 P/ pe_enabled $end
$var wire 16 Q/ pe_input_in [15:0] $end
$var wire 16 R/ pe_psum_in [15:0] $end
$var wire 1 ` pe_switch_in $end
$var wire 1 M pe_valid_in $end
$var wire 16 S/ pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 T/ mult_out [15:0] $end
$var wire 16 U/ mac_out [15:0] $end
$var parameter 32 V/ DATA_WIDTH $end
$var reg 16 W/ pe_input_out [15:0] $end
$var reg 16 X/ pe_psum_out [15:0] $end
$var reg 1 \ pe_switch_out $end
$var reg 1 L pe_valid_out $end
$var reg 16 Y/ pe_weight_out [15:0] $end
$var reg 16 Z/ weight_reg_active [15:0] $end
$var reg 16 [/ weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 \/ inb [15:0] $end
$var wire 17 ]/ res [16:0] $end
$var wire 1 ^/ overflow $end
$var wire 16 _/ out [15:0] $end
$var wire 16 `/ inbz [15:0] $end
$var wire 16 a/ inaz [15:0] $end
$var wire 16 b/ ina [15:0] $end
$var parameter 32 c/ ROUND $end
$var parameter 32 d/ WIF $end
$var parameter 32 e/ WIFA $end
$var parameter 32 f/ WIFB $end
$var parameter 32 g/ WII $end
$var parameter 32 h/ WIIA $end
$var parameter 32 i/ WIIB $end
$var parameter 32 j/ WOF $end
$var parameter 32 k/ WOI $end
$var parameter 32 l/ WRF $end
$var parameter 33 m/ WRI $end
$scope module ina_zoom $end
$var wire 16 n/ out [15:0] $end
$var wire 16 o/ in [15:0] $end
$var parameter 32 p/ ROUND $end
$var parameter 32 q/ WIF $end
$var parameter 32 r/ WII $end
$var parameter 32 s/ WOF $end
$var parameter 32 t/ WOI $end
$var reg 8 u/ ini [7:0] $end
$var reg 16 v/ inr [15:0] $end
$var reg 8 w/ outf [7:0] $end
$var reg 8 x/ outi [7:0] $end
$var reg 1 y/ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 z/ in [15:0] $end
$var wire 16 {/ out [15:0] $end
$var parameter 32 |/ ROUND $end
$var parameter 32 }/ WIF $end
$var parameter 32 ~/ WII $end
$var parameter 32 !0 WOF $end
$var parameter 32 "0 WOI $end
$var reg 8 #0 ini [7:0] $end
$var reg 16 $0 inr [15:0] $end
$var reg 8 %0 outf [7:0] $end
$var reg 8 &0 outi [7:0] $end
$var reg 1 '0 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 (0 in [16:0] $end
$var wire 16 )0 out [15:0] $end
$var parameter 32 *0 ROUND $end
$var parameter 32 +0 WIF $end
$var parameter 33 ,0 WII $end
$var parameter 32 -0 WOF $end
$var parameter 32 .0 WOI $end
$var reg 9 /0 ini [8:0] $end
$var reg 17 00 inr [16:0] $end
$var reg 8 10 outf [7:0] $end
$var reg 8 20 outi [7:0] $end
$var reg 1 ^/ overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 30 ina [15:0] $end
$var wire 16 40 inb [15:0] $end
$var wire 32 50 res [31:0] $end
$var wire 1 60 overflow $end
$var wire 16 70 out [15:0] $end
$var parameter 32 80 ROUND $end
$var parameter 32 90 WIFA $end
$var parameter 32 :0 WIFB $end
$var parameter 32 ;0 WIIA $end
$var parameter 32 <0 WIIB $end
$var parameter 32 =0 WOF $end
$var parameter 32 >0 WOI $end
$var parameter 33 ?0 WRF $end
$var parameter 33 @0 WRI $end
$scope module res_zoom $end
$var wire 32 A0 in [31:0] $end
$var wire 16 B0 out [15:0] $end
$var parameter 32 C0 ROUND $end
$var parameter 33 D0 WIF $end
$var parameter 33 E0 WII $end
$var parameter 32 F0 WOF $end
$var parameter 32 G0 WOI $end
$var reg 16 H0 ini [15:0] $end
$var reg 24 I0 inr [23:0] $end
$var reg 8 J0 outf [7:0] $end
$var reg 8 K0 outi [7:0] $end
$var reg 1 60 overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pe44 $end
$var wire 1 ! clk $end
$var wire 1 ' pe_accept_w_in $end
$var wire 1 L0 pe_enabled $end
$var wire 16 M0 pe_input_in [15:0] $end
$var wire 16 N0 pe_psum_in [15:0] $end
$var wire 1 _ pe_switch_in $end
$var wire 1 L pe_valid_in $end
$var wire 16 O0 pe_weight_in [15:0] $end
$var wire 1 # rst $end
$var wire 16 P0 mult_out [15:0] $end
$var wire 16 Q0 mac_out [15:0] $end
$var parameter 32 R0 DATA_WIDTH $end
$var reg 16 S0 pe_input_out [15:0] $end
$var reg 16 T0 pe_psum_out [15:0] $end
$var reg 1 [ pe_switch_out $end
$var reg 1 K pe_valid_out $end
$var reg 16 U0 pe_weight_out [15:0] $end
$var reg 16 V0 weight_reg_active [15:0] $end
$var reg 16 W0 weight_reg_inactive [15:0] $end
$scope module adder $end
$var wire 16 X0 inb [15:0] $end
$var wire 17 Y0 res [16:0] $end
$var wire 1 Z0 overflow $end
$var wire 16 [0 out [15:0] $end
$var wire 16 \0 inbz [15:0] $end
$var wire 16 ]0 inaz [15:0] $end
$var wire 16 ^0 ina [15:0] $end
$var parameter 32 _0 ROUND $end
$var parameter 32 `0 WIF $end
$var parameter 32 a0 WIFA $end
$var parameter 32 b0 WIFB $end
$var parameter 32 c0 WII $end
$var parameter 32 d0 WIIA $end
$var parameter 32 e0 WIIB $end
$var parameter 32 f0 WOF $end
$var parameter 32 g0 WOI $end
$var parameter 32 h0 WRF $end
$var parameter 33 i0 WRI $end
$scope module ina_zoom $end
$var wire 16 j0 out [15:0] $end
$var wire 16 k0 in [15:0] $end
$var parameter 32 l0 ROUND $end
$var parameter 32 m0 WIF $end
$var parameter 32 n0 WII $end
$var parameter 32 o0 WOF $end
$var parameter 32 p0 WOI $end
$var reg 8 q0 ini [7:0] $end
$var reg 16 r0 inr [15:0] $end
$var reg 8 s0 outf [7:0] $end
$var reg 8 t0 outi [7:0] $end
$var reg 1 u0 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module inb_zoom $end
$var wire 16 v0 in [15:0] $end
$var wire 16 w0 out [15:0] $end
$var parameter 32 x0 ROUND $end
$var parameter 32 y0 WIF $end
$var parameter 32 z0 WII $end
$var parameter 32 {0 WOF $end
$var parameter 32 |0 WOI $end
$var reg 8 }0 ini [7:0] $end
$var reg 16 ~0 inr [15:0] $end
$var reg 8 !1 outf [7:0] $end
$var reg 8 "1 outi [7:0] $end
$var reg 1 #1 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$scope module res_zoom $end
$var wire 17 $1 in [16:0] $end
$var wire 16 %1 out [15:0] $end
$var parameter 32 &1 ROUND $end
$var parameter 32 '1 WIF $end
$var parameter 33 (1 WII $end
$var parameter 32 )1 WOF $end
$var parameter 32 *1 WOI $end
$var reg 9 +1 ini [8:0] $end
$var reg 17 ,1 inr [16:0] $end
$var reg 8 -1 outf [7:0] $end
$var reg 8 .1 outi [7:0] $end
$var reg 1 Z0 overflow $end
$scope begin genblk1 $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 16 /1 ina [15:0] $end
$var wire 16 01 inb [15:0] $end
$var wire 32 11 res [31:0] $end
$var wire 1 21 overflow $end
$var wire 16 31 out [15:0] $end
$var parameter 32 41 ROUND $end
$var parameter 32 51 WIFA $end
$var parameter 32 61 WIFB $end
$var parameter 32 71 WIIA $end
$var parameter 32 81 WIIB $end
$var parameter 32 91 WOF $end
$var parameter 32 :1 WOI $end
$var parameter 33 ;1 WRF $end
$var parameter 33 <1 WRI $end
$scope module res_zoom $end
$var wire 32 =1 in [31:0] $end
$var wire 16 >1 out [15:0] $end
$var parameter 32 ?1 ROUND $end
$var parameter 33 @1 WIF $end
$var parameter 33 A1 WII $end
$var parameter 32 B1 WOF $end
$var parameter 32 C1 WOI $end
$var reg 16 D1 ini [15:0] $end
$var reg 24 E1 inr [23:0] $end
$var reg 8 F1 outf [7:0] $end
$var reg 8 G1 outi [7:0] $end
$var reg 1 21 overflow $end
$scope begin genblk1 $end
$scope begin genblk1 $end
$upscope $end
$upscope $end
$scope begin genblk2 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 C1
b1000 B1
b10000 A1
b10000 @1
b1 ?1
b10000 <1
b10000 ;1
b1000 :1
b1000 91
b1000 81
b1000 71
b1000 61
b1000 51
b1 41
b1000 *1
b1000 )1
b1001 (1
b1000 '1
b1 &1
b1000 |0
b1000 {0
b1000 z0
b1000 y0
b0 x0
b1000 p0
b1000 o0
b1000 n0
b1000 m0
b0 l0
b1001 i0
b1000 h0
b1000 g0
b1000 f0
b1000 e0
b1000 d0
b1000 c0
b1000 b0
b1000 a0
b1000 `0
b1 _0
b10000 R0
b1000 G0
b1000 F0
b10000 E0
b10000 D0
b1 C0
b10000 @0
b10000 ?0
b1000 >0
b1000 =0
b1000 <0
b1000 ;0
b1000 :0
b1000 90
b1 80
b1000 .0
b1000 -0
b1001 ,0
b1000 +0
b1 *0
b1000 "0
b1000 !0
b1000 ~/
b1000 }/
b0 |/
b1000 t/
b1000 s/
b1000 r/
b1000 q/
b0 p/
b1001 m/
b1000 l/
b1000 k/
b1000 j/
b1000 i/
b1000 h/
b1000 g/
b1000 f/
b1000 e/
b1000 d/
b1 c/
b10000 V/
b1000 K/
b1000 J/
b10000 I/
b10000 H/
b1 G/
b10000 D/
b10000 C/
b1000 B/
b1000 A/
b1000 @/
b1000 ?/
b1000 >/
b1000 =/
b1 </
b1000 2/
b1000 1/
b1001 0/
b1000 //
b1 ./
b1000 &/
b1000 %/
b1000 $/
b1000 #/
b0 "/
b1000 x.
b1000 w.
b1000 v.
b1000 u.
b0 t.
b1001 q.
b1000 p.
b1000 o.
b1000 n.
b1000 m.
b1000 l.
b1000 k.
b1000 j.
b1000 i.
b1000 h.
b1 g.
b10000 Z.
b1000 O.
b1000 N.
b10000 M.
b10000 L.
b1 K.
b10000 H.
b10000 G.
b1000 F.
b1000 E.
b1000 D.
b1000 C.
b1000 B.
b1000 A.
b1 @.
b1000 6.
b1000 5.
b1001 4.
b1000 3.
b1 2.
b1000 *.
b1000 ).
b1000 (.
b1000 '.
b0 &.
b1000 |-
b1000 {-
b1000 z-
b1000 y-
b0 x-
b1001 u-
b1000 t-
b1000 s-
b1000 r-
b1000 q-
b1000 p-
b1000 o-
b1000 n-
b1000 m-
b1000 l-
b1 k-
b10000 ^-
b1000 S-
b1000 R-
b10000 Q-
b10000 P-
b1 O-
b10000 L-
b10000 K-
b1000 J-
b1000 I-
b1000 H-
b1000 G-
b1000 F-
b1000 E-
b1 D-
b1000 :-
b1000 9-
b1001 8-
b1000 7-
b1 6-
b1000 .-
b1000 --
b1000 ,-
b1000 +-
b0 *-
b1000 "-
b1000 !-
b1000 ~,
b1000 },
b0 |,
b1001 y,
b1000 x,
b1000 w,
b1000 v,
b1000 u,
b1000 t,
b1000 s,
b1000 r,
b1000 q,
b1000 p,
b1 o,
b10000 b,
b1000 W,
b1000 V,
b10000 U,
b10000 T,
b1 S,
b10000 P,
b10000 O,
b1000 N,
b1000 M,
b1000 L,
b1000 K,
b1000 J,
b1000 I,
b1 H,
b1000 >,
b1000 =,
b1001 <,
b1000 ;,
b1 :,
b1000 2,
b1000 1,
b1000 0,
b1000 /,
b0 .,
b1000 &,
b1000 %,
b1000 $,
b1000 #,
b0 ",
b1001 }+
b1000 |+
b1000 {+
b1000 z+
b1000 y+
b1000 x+
b1000 w+
b1000 v+
b1000 u+
b1000 t+
b1 s+
b10000 f+
b1000 [+
b1000 Z+
b10000 Y+
b10000 X+
b1 W+
b10000 T+
b10000 S+
b1000 R+
b1000 Q+
b1000 P+
b1000 O+
b1000 N+
b1000 M+
b1 L+
b1000 B+
b1000 A+
b1001 @+
b1000 ?+
b1 >+
b1000 6+
b1000 5+
b1000 4+
b1000 3+
b0 2+
b1000 *+
b1000 )+
b1000 (+
b1000 '+
b0 &+
b1001 #+
b1000 "+
b1000 !+
b1000 ~*
b1000 }*
b1000 |*
b1000 {*
b1000 z*
b1000 y*
b1000 x*
b1 w*
b10000 j*
b1000 _*
b1000 ^*
b10000 ]*
b10000 \*
b1 [*
b10000 X*
b10000 W*
b1000 V*
b1000 U*
b1000 T*
b1000 S*
b1000 R*
b1000 Q*
b1 P*
b1000 F*
b1000 E*
b1001 D*
b1000 C*
b1 B*
b1000 :*
b1000 9*
b1000 8*
b1000 7*
b0 6*
b1000 .*
b1000 -*
b1000 ,*
b1000 +*
b0 **
b1001 '*
b1000 &*
b1000 %*
b1000 $*
b1000 #*
b1000 "*
b1000 !*
b1000 ~)
b1000 })
b1000 |)
b1 {)
b10000 n)
b1000 c)
b1000 b)
b10000 a)
b10000 `)
b1 _)
b10000 \)
b10000 [)
b1000 Z)
b1000 Y)
b1000 X)
b1000 W)
b1000 V)
b1000 U)
b1 T)
b1000 J)
b1000 I)
b1001 H)
b1000 G)
b1 F)
b1000 >)
b1000 =)
b1000 <)
b1000 ;)
b0 :)
b1000 2)
b1000 1)
b1000 0)
b1000 /)
b0 .)
b1001 +)
b1000 *)
b1000 ))
b1000 ()
b1000 ')
b1000 &)
b1000 %)
b1000 $)
b1000 #)
b1000 ")
b1 !)
b10000 r(
b1000 g(
b1000 f(
b10000 e(
b10000 d(
b1 c(
b10000 `(
b10000 _(
b1000 ^(
b1000 ](
b1000 \(
b1000 [(
b1000 Z(
b1000 Y(
b1 X(
b1000 N(
b1000 M(
b1001 L(
b1000 K(
b1 J(
b1000 B(
b1000 A(
b1000 @(
b1000 ?(
b0 >(
b1000 6(
b1000 5(
b1000 4(
b1000 3(
b0 2(
b1001 /(
b1000 .(
b1000 -(
b1000 ,(
b1000 +(
b1000 *(
b1000 )(
b1000 ((
b1000 '(
b1000 &(
b1 %(
b10000 v'
b1000 k'
b1000 j'
b10000 i'
b10000 h'
b1 g'
b10000 d'
b10000 c'
b1000 b'
b1000 a'
b1000 `'
b1000 _'
b1000 ^'
b1000 ]'
b1 \'
b1000 R'
b1000 Q'
b1001 P'
b1000 O'
b1 N'
b1000 F'
b1000 E'
b1000 D'
b1000 C'
b0 B'
b1000 :'
b1000 9'
b1000 8'
b1000 7'
b0 6'
b1001 3'
b1000 2'
b1000 1'
b1000 0'
b1000 /'
b1000 .'
b1000 -'
b1000 ,'
b1000 +'
b1000 *'
b1 )'
b10000 z&
b1000 o&
b1000 n&
b10000 m&
b10000 l&
b1 k&
b10000 h&
b10000 g&
b1000 f&
b1000 e&
b1000 d&
b1000 c&
b1000 b&
b1000 a&
b1 `&
b1000 V&
b1000 U&
b1001 T&
b1000 S&
b1 R&
b1000 J&
b1000 I&
b1000 H&
b1000 G&
b0 F&
b1000 >&
b1000 =&
b1000 <&
b1000 ;&
b0 :&
b1001 7&
b1000 6&
b1000 5&
b1000 4&
b1000 3&
b1000 2&
b1000 1&
b1000 0&
b1000 /&
b1000 .&
b1 -&
b10000 ~%
b1000 s%
b1000 r%
b10000 q%
b10000 p%
b1 o%
b10000 l%
b10000 k%
b1000 j%
b1000 i%
b1000 h%
b1000 g%
b1000 f%
b1000 e%
b1 d%
b1000 Z%
b1000 Y%
b1001 X%
b1000 W%
b1 V%
b1000 N%
b1000 M%
b1000 L%
b1000 K%
b0 J%
b1000 B%
b1000 A%
b1000 @%
b1000 ?%
b0 >%
b1001 ;%
b1000 :%
b1000 9%
b1000 8%
b1000 7%
b1000 6%
b1000 5%
b1000 4%
b1000 3%
b1000 2%
b1 1%
b10000 $%
b1000 w$
b1000 v$
b10000 u$
b10000 t$
b1 s$
b10000 p$
b10000 o$
b1000 n$
b1000 m$
b1000 l$
b1000 k$
b1000 j$
b1000 i$
b1 h$
b1000 ^$
b1000 ]$
b1001 \$
b1000 [$
b1 Z$
b1000 R$
b1000 Q$
b1000 P$
b1000 O$
b0 N$
b1000 F$
b1000 E$
b1000 D$
b1000 C$
b0 B$
b1001 ?$
b1000 >$
b1000 =$
b1000 <$
b1000 ;$
b1000 :$
b1000 9$
b1000 8$
b1000 7$
b1000 6$
b1 5$
b10000 ($
b1000 {#
b1000 z#
b10000 y#
b10000 x#
b1 w#
b10000 t#
b10000 s#
b1000 r#
b1000 q#
b1000 p#
b1000 o#
b1000 n#
b1000 m#
b1 l#
b1000 b#
b1000 a#
b1001 `#
b1000 _#
b1 ^#
b1000 V#
b1000 U#
b1000 T#
b1000 S#
b0 R#
b1000 J#
b1000 I#
b1000 H#
b1000 G#
b0 F#
b1001 C#
b1000 B#
b1000 A#
b1000 @#
b1000 ?#
b1000 >#
b1000 =#
b1000 <#
b1000 ;#
b1000 :#
b1 9#
b10000 ,#
b1000 !#
b1000 ~"
b10000 }"
b10000 |"
b1 {"
b10000 x"
b10000 w"
b1000 v"
b1000 u"
b1000 t"
b1000 s"
b1000 r"
b1000 q"
b1 p"
b1000 f"
b1000 e"
b1001 d"
b1000 c"
b1 b"
b1000 Z"
b1000 Y"
b1000 X"
b1000 W"
b0 V"
b1000 N"
b1000 M"
b1000 L"
b1000 K"
b0 J"
b1001 G"
b1000 F"
b1000 E"
b1000 D"
b1000 C"
b1000 B"
b1000 A"
b1000 @"
b1000 ?"
b1000 >"
b1 ="
b10000 0"
b100 )"
$end
#0
$dumpvars
b0 G1
b0 F1
b0 E1
b0 D1
b0 >1
b0 =1
b0 31
021
b0 11
b0 01
b0 /1
b0 .1
b0 -1
b0 ,1
b0 +1
b0 %1
b0 $1
0#1
b0 "1
b0 !1
b0 ~0
b0 }0
b0 w0
bx v0
0u0
b0 t0
b0 s0
b0 r0
b0 q0
b0 k0
b0 j0
b0 ^0
b0 ]0
b0 \0
b0 [0
0Z0
b0 Y0
bx X0
b0 W0
b0 V0
b0 U0
bx T0
b0 S0
b0 Q0
b0 P0
b0 O0
bx N0
b0 M0
1L0
b0 K0
b0 J0
b0 I0
b0 H0
b0 B0
b0 A0
b0 70
060
b0 50
b0 40
b0 30
b0 20
b0 10
b0 00
b0 /0
b0 )0
b0 (0
0'0
b0 &0
b0 %0
b0 $0
b0 #0
b0 {/
bx z/
0y/
b0 x/
b0 w/
b0 v/
b0 u/
b0 o/
b0 n/
b0 b/
b0 a/
b0 `/
b0 _/
0^/
b0 ]/
bx \/
b0 [/
b0 Z/
b0 Y/
bx X/
b0 W/
b0 U/
b0 T/
b0 S/
bx R/
b0 Q/
1P/
b0 O/
b0 N/
b0 M/
b0 L/
b0 F/
b0 E/
b0 ;/
0:/
b0 9/
b0 8/
b0 7/
b0 6/
b0 5/
b0 4/
b0 3/
b0 -/
b0 ,/
0+/
b0 */
b0 )/
b0 (/
b0 '/
b0 !/
bx ~.
0}.
b0 |.
b0 {.
b0 z.
b0 y.
b0 s.
b0 r.
b0 f.
b0 e.
b0 d.
b0 c.
0b.
b0 a.
bx `.
b0 _.
b0 ^.
b0 ].
bx \.
b0 [.
b0 Y.
b0 X.
b0 W.
bx V.
b0 U.
1T.
b0 S.
b0 R.
b0 Q.
b0 P.
b0 J.
bx I.
b0 ?.
0>.
bx =.
b0 <.
bz ;.
b0 :.
b0 9.
b0 8.
b0 7.
b0 1.
b0 0.
0/.
b0 ..
b0 -.
b0 ,.
b0 +.
b0 %.
bx $.
0#.
b0 ".
b0 !.
b0 ~-
b0 }-
b0 w-
b0 v-
b0 j-
b0 i-
b0 h-
b0 g-
0f-
b0 e-
bx d-
b0 c-
b0 b-
b0 a-
bx `-
b0 _-
b0 ]-
b0 \-
b0 [-
bx Z-
bz Y-
1X-
b0 W-
b0 V-
b0 U-
b0 T-
b0 N-
b0 M-
b0 C-
0B-
b0 A-
b0 @-
b0 ?-
b0 >-
b0 =-
b0 <-
b0 ;-
b0 5-
b0 4-
03-
b0 2-
b0 1-
b0 0-
b0 /-
b0 )-
bx (-
0'-
b0 &-
b0 %-
b0 $-
b0 #-
b0 {,
b0 z,
b0 n,
b0 m,
b0 l,
b0 k,
0j,
b0 i,
bx h,
b0 g,
b0 f,
b0 e,
bx d,
b0 c,
b0 a,
b0 `,
b0 _,
bx ^,
b0 ],
1\,
b0 [,
b0 Z,
b0 Y,
b0 X,
b0 R,
b0 Q,
b0 G,
0F,
b0 E,
b0 D,
b0 C,
b0 B,
b0 A,
b0 @,
b0 ?,
b0 9,
b0 8,
07,
b0 6,
b0 5,
b0 4,
b0 3,
b0 -,
bx ,,
0+,
b0 *,
b0 ),
b0 (,
b0 ',
b0 !,
b0 ~+
b0 r+
b0 q+
b0 p+
b0 o+
0n+
b0 m+
bx l+
b0 k+
b0 j+
b0 i+
bx h+
b0 g+
b0 e+
b0 d+
b0 c+
bx b+
b0 a+
1`+
b0 _+
b0 ^+
b0 ]+
b0 \+
b0 V+
b0 U+
b0 K+
0J+
b0 I+
b0 H+
b0 G+
b0 F+
b0 E+
b0 D+
b0 C+
b0 =+
b0 <+
0;+
b0 :+
b0 9+
b0 8+
b0 7+
b0 1+
bx 0+
0/+
b0 .+
b0 -+
b0 ,+
b0 ++
b0 %+
b0 $+
b0 v*
b0 u*
b0 t*
b0 s*
0r*
b0 q*
bx p*
b0 o*
b0 n*
b0 m*
bx l*
b0 k*
b0 i*
b0 h*
b0 g*
bx f*
b0 e*
1d*
b0 c*
b0 b*
b0 a*
b0 `*
b0 Z*
bx Y*
b0 O*
0N*
bx M*
b0 L*
bz K*
b0 J*
b0 I*
b0 H*
b0 G*
b0 A*
b0 @*
0?*
b0 >*
b0 =*
b0 <*
b0 ;*
b0 5*
bx 4*
03*
b0 2*
b0 1*
b0 0*
b0 /*
b0 )*
b0 (*
b0 z)
b0 y)
b0 x)
b0 w)
0v)
b0 u)
bx t)
b0 s)
b0 r)
b0 q)
bx p)
b0 o)
b0 m)
b0 l)
b0 k)
bx j)
bz i)
1h)
b0 g)
b0 f)
b0 e)
b0 d)
b0 ^)
b0 ])
b0 S)
0R)
b0 Q)
b0 P)
b0 O)
b0 N)
b0 M)
b0 L)
b0 K)
b0 E)
b0 D)
0C)
b0 B)
b0 A)
b0 @)
b0 ?)
b0 9)
bx 8)
07)
b0 6)
b0 5)
b0 4)
b0 3)
b0 -)
b0 ,)
b0 ~(
b0 }(
b0 |(
b0 {(
0z(
b0 y(
bx x(
b0 w(
b0 v(
b0 u(
bx t(
b0 s(
b0 q(
b0 p(
b0 o(
bx n(
b0 m(
1l(
b0 k(
b0 j(
b0 i(
b0 h(
b0 b(
b0 a(
b0 W(
0V(
b0 U(
b0 T(
b0 S(
b0 R(
b0 Q(
b0 P(
b0 O(
b0 I(
b0 H(
0G(
b0 F(
b0 E(
b0 D(
b0 C(
b0 =(
bx <(
0;(
b0 :(
b0 9(
b0 8(
b0 7(
b0 1(
b0 0(
b0 $(
b0 #(
b0 "(
b0 !(
0~'
b0 }'
bx |'
b0 {'
b0 z'
b0 y'
bx x'
b0 w'
b0 u'
b0 t'
b0 s'
bx r'
b0 q'
1p'
b0 o'
b0 n'
b0 m'
b0 l'
b0 f'
b0 e'
b0 ['
0Z'
b0 Y'
b0 X'
b0 W'
b0 V'
b0 U'
b0 T'
b0 S'
b0 M'
b0 L'
0K'
b0 J'
b0 I'
b0 H'
b0 G'
b0 A'
bx @'
0?'
b0 >'
b0 ='
b0 <'
b0 ;'
b0 5'
b0 4'
b0 ('
b0 ''
b0 &'
b0 %'
0$'
b0 #'
bx "'
b0 !'
b0 ~&
b0 }&
bx |&
b0 {&
b0 y&
b0 x&
b0 w&
bx v&
b0 u&
1t&
b0 s&
b0 r&
b0 q&
b0 p&
b0 j&
bx i&
b0 _&
0^&
bx ]&
b0 \&
bz [&
b0 Z&
b0 Y&
b0 X&
b0 W&
b0 Q&
b0 P&
0O&
b0 N&
b0 M&
b0 L&
b0 K&
b0 E&
bx D&
0C&
b0 B&
b0 A&
b0 @&
b0 ?&
b0 9&
b0 8&
b0 ,&
b0 +&
b0 *&
b0 )&
0(&
b0 '&
bx &&
b0 %&
b0 $&
b0 #&
bx "&
b0 !&
b0 }%
b0 |%
b0 {%
bx z%
bz y%
1x%
b0 w%
b0 v%
b0 u%
b0 t%
b0 n%
b0 m%
b0 c%
0b%
b0 a%
b0 `%
b0 _%
b0 ^%
b0 ]%
b0 \%
b0 [%
b0 U%
b0 T%
0S%
b0 R%
b0 Q%
b0 P%
b0 O%
b0 I%
b0 H%
0G%
b0 F%
b0 E%
b0 D%
b0 C%
b0 =%
b0 <%
b0 0%
b0 /%
b0 .%
b0 -%
0,%
b0 +%
b0 *%
b0 )%
b0 (%
b0 '%
bx &%
b0 %%
b0 #%
b0 "%
bz !%
b0 ~$
b0 }$
1|$
b0 {$
b0 z$
b0 y$
b0 x$
b0 r$
b0 q$
b0 g$
0f$
b0 e$
b0 d$
b0 c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 Y$
b0 X$
0W$
b0 V$
b0 U$
b0 T$
b0 S$
b0 M$
b0 L$
0K$
b0 J$
b0 I$
b0 H$
b0 G$
b0 A$
b0 @$
b0 4$
b0 3$
b0 2$
b0 1$
00$
b0 /$
b0 .$
b0 -$
b0 ,$
b0 +$
bx *$
b0 )$
b0 '$
b0 &$
bz %$
b0 $$
b0 #$
1"$
b0 !$
b0 ~#
b0 }#
b0 |#
b0 v#
b0 u#
b0 k#
0j#
b0 i#
b0 h#
b0 g#
b0 f#
b0 e#
b0 d#
b0 c#
b0 ]#
b0 \#
0[#
b0 Z#
b0 Y#
b0 X#
b0 W#
b0 Q#
b0 P#
0O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 E#
b0 D#
b0 8#
b0 7#
b0 6#
b0 5#
04#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
bx .#
b0 -#
b0 +#
b0 *#
bz )#
b0 (#
b0 '#
1&#
b0 %#
b0 $#
b0 ##
b0 "#
b0 z"
bx y"
b0 o"
0n"
bx m"
b0 l"
bz k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 a"
b0 `"
0_"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 U"
b0 T"
0S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 I"
b0 H"
b0 <"
b0 ;"
b0 :"
b0 9"
08"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
bx 2"
b0 1"
b0 /"
b0 ."
bz -"
b0 ,"
bz +"
1*"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
z>
bz =
bz <
bz ;
bz :
bz 9
08
07
06
05
04
z3
z2
z1
z0
bx /
bx .
bx -
bx ,
bz +
bz *
bz )
bz (
0'
0&
0%
0$
1#
b1111 "
1!
$end
#5000
0!
#10000
1$
b0 9
b0 -"
0#
1!
#15000
0!
#20000
1%
b0 :
b0 )#
b0 z
b0 2"
b0 z%
b0 &&
b0 D&
0Z
b0 y
b0 .#
b0 v&
b0 "'
b0 @'
b0 x
b0 *$
b0 r'
b0 |'
b0 <(
b0 w
b0 &%
b0 n(
b0 x(
b0 8)
b0 v
b0 "&
b0 j)
b0 t)
b0 4*
0V
b0 u
b0 |&
b0 f*
b0 p*
b0 0+
b0 t
b0 x'
b0 b+
b0 l+
b0 ,,
b0 s
b0 t(
b0 ^,
b0 h,
b0 (-
b0 r
b0 p)
b0 Z-
b0 d-
b0 $.
0R
b0 q
b0 l*
b0 V.
b0 `.
b0 ~.
b0 p
b0 h+
b0 R/
b0 \/
b0 z/
b0 o
b0 d,
b0 N0
b0 X0
b0 v0
b0 ,
b0 n
b0 `-
05
0N
b0 -
b0 m
b0 \.
b0 .
b0 l
b0 X/
b0 /
b0 k
b0 T0
1!
#25000
0!
#30000
1&
b0 ;
b0 %$
05
0N
0R
0V
0Z
1!
#35000
0!
#40000
14
1'
b100000000 <
b100000000 !%
b100000000 ;
b100000000 %$
b100000000 :
b100000000 )#
b100000000 9
b100000000 -"
0Z
0V
0R
05
0N
1!
#45000
0!
#50000
b100000000 /"
b100000000 9"
b100000000 a"
b1 j"
b1 g"
b100000000 h"
b100000000 7"
b100000000 `"
b100000000 ;"
b100000000 H"
b1 R"
b1 O"
b100000000 P"
b100000000 ."
b100000000 <"
b100000000 I"
b100000000 o"
b100000000 z"
b1 %#
b1 "#
b100000000 ##
10
b10000000000000000 m"
b10000000000000000 y"
b100000000 (
b100000000 +"
b100000000 k"
04
b0 <
b0 !%
b0 ;
b0 %$
b0 :
b0 )#
0$
05
0N
0R
0V
b100000000 G
b100000000 '%
b100000000 o(
b100000000 )%
b100000000 H
b100000000 +$
b100000000 s'
b100000000 -$
b100000000 I
b100000000 /#
b100000000 w&
b100000000 1#
b100000000 4"
b100000000 l"
b100000000 J
b100000000 3"
b100000000 {%
b100000000 5"
1j
0Z
1!
#55000
0!
#60000
11
b0 ]&
b0 i&
b1000000000 )
b1000000000 y%
b1000000000 [&
0%
b100000000 }%
b100000000 )&
b100000000 Q&
b1 Z&
b1 W&
b100000000 X&
b100000000 '&
b100000000 P&
b100000000 *&
b100000000 E&
b1 N&
b1 K&
b100000000 L&
b100000000 z
b100000000 2"
b100000000 z%
b100000000 &&
b100000000 D&
b100000000 ("
b100000000 1"
b100000000 '#
b100000000 g#
b0 J
b0 3"
b0 {%
0j
1Z
b0 I
b0 /#
b0 w&
b0 1#
1i
b0 H
b0 +$
b0 s'
b0 -$
b0 G
b0 '%
b0 o(
b0 )%
1f
0V
b100000000 E
b100000000 }&
b100000000 g*
b100000000 !'
b100000000 D
b100000000 y'
b100000000 c+
b100000000 {'
b100000000 C
b100000000 u(
b100000000 _,
b100000000 w(
0R
05
0N
1!
#65000
0!
#70000
12
b0 M*
b0 Y*
b1100000000 *
b1100000000 i)
b1100000000 K*
0&
b1000000000 y&
b1000000000 %'
b1000000000 M'
b10 V'
b10 S'
b1000000000 T'
b1000000000 #'
b1000000000 L'
b1000000000 ''
b1000000000 4'
b10 >'
b10 ;'
b100000000 m)
b100000000 w)
b100000000 A*
b1 J*
b1 G*
b1000000000 <'
b100000000 H*
b1000000000 x&
b1000000000 ('
b1000000000 5'
b1000000000 ['
b1000000000 f'
b10 o'
b10 l'
b100000000 u)
b100000000 @*
b100000000 x)
b100000000 5*
b1 >*
b1 ;*
b1000000000 m'
b100000000 <*
05
0N
b100000000 ?
b100000000 e,
b100000000 O0
b100000000 g,
b100000000 @
b100000000 i+
b100000000 S/
b100000000 k+
1b
0R
b0 C
b0 u(
b0 _,
b0 w(
b0 D
b0 y'
b0 c+
b0 {'
b100000000000000000 Y'
b100000000000000000 e'
b100000000 ~&
b100000000 X'
b0 E
b0 }&
b0 g*
1e
b100000000 v
b100000000 "&
b100000000 j)
b100000000 t)
b100000000 4*
b1000000000 %"
b1000000000 !&
b1000000000 u&
b1000000000 W'
0f
1V
1h
b100000000 '"
b100000000 -#
b100000000 #$
b100000000 c$
0i
1Y
1!
#75000
0!
#80000
13
b0 =.
b0 I.
b10000000000 +
b10000000000 Y-
b10000000000 ;.
0'
b1000000000 i*
b1000000000 s*
b1000000000 =+
b10 F+
b10 C+
b100000000 ]-
b100000000 g-
b100000000 1.
b1 :.
b1 7.
b1000000000 D+
b100000000 8.
b1000000000 q*
b1000000000 <+
b1000000000 t*
b1000000000 1+
b10 :+
b10 7+
b100000000 e-
b100000000 0.
b100000000 h-
b100000000 %.
b1 ..
b1 +.
b1000000000 8+
b100000000 ,.
b100000000 &"
b100000000 )$
b100000000 }$
b100000000 _%
0h
1X
1g
b1000000000 u
b1000000000 |&
b1000000000 f*
b1000000000 p*
b1000000000 0+
b1000000000 $"
b1000000000 {&
b1000000000 q'
b1000000000 S(
0e
1U
1d
b100000000 r
b100000000 p)
b100000000 Z-
b100000000 d-
b100000000 $.
b1100000000 ""
b1100000000 o)
b1100000000 e*
b1100000000 G+
0b
1R
1a
b0 @
b0 i+
b0 S/
b0 ?
b0 e,
b0 O0
b0 g,
1^
05
0N
b100000000 U0
b100000000 W0
1!
#85000
0!
#90000
00
b1100000000 e+
b1100000000 o+
b1100000000 9,
b11 B,
b11 ?,
b1100000000 @,
b1100000000 m+
b1100000000 8,
b1100000000 q+
b1100000000 ~+
b11 *,
b11 ',
b1000000000 Y.
b1000000000 c.
b1000000000 -/
b10 6/
b10 3/
b1100000000 (,
b1000000000 4/
b1100000000 d+
b1100000000 r+
b1100000000 !,
b1100000000 G,
b1100000000 R,
b11 [,
b11 X,
b1000000000 a.
b1000000000 ,/
b1000000000 d.
b1000000000 !/
b10 */
b10 '/
b1100000000 Y,
b1000000000 (/
b0 U0
1]
b100000000 ,
b100000000 n
b100000000 `-
b10000000000 }
b10000000000 _-
b10000000000 U.
b10000000000 7/
0^
15
1N
b110000000000000000 E,
b110000000000000000 Q,
b100000000 j+
b100000000 D,
1`
b1000000000 q
b1000000000 l*
b1000000000 V.
b1000000000 `.
b1000000000 ~.
b1100000000 !"
b1100000000 k*
b1100000000 a+
b1100000000 C,
0a
1Q
1c
b1000000000 #"
b1000000000 w'
b1000000000 m(
b1000000000 O)
0d
1T
b100000000 %%
0g
1W
1!
#95000
0!
#100000
01
b0 }%
b0 )&
b0 Q&
b0 Z&
b0 W&
b1100000000 U/
b1100000000 _/
b1100000000 )0
b11 20
b11 /0
b0 X&
b1100000000 00
b0 '&
b0 P&
b0 *&
b0 E&
b0 N&
b0 K&
b1100000000 ]/
b1100000000 (0
b1100000000 `/
b1100000000 {/
b11 &0
b11 #0
b0 L&
b1100000000 $0
b0 z
b0 2"
b0 z%
b0 &&
b0 D&
0Z
b1000000000 s(
0c
1S
b1100000000 p
b1100000000 h+
b1100000000 R/
b1100000000 \/
b1100000000 z/
b1100000000 ~
b1100000000 g+
b1100000000 ],
b1100000000 ?-
0`
1P
1_
b1000000000 -
b1000000000 m
b1000000000 \.
b10000000000 |
b10000000000 [.
b10000000000 Q/
b10000000000 30
0]
16
1M
1\
1!
#105000
0!
#110000
02
b10000000000 Q0
b10000000000 [0
b10000000000 %1
b100 .1
b100 +1
b10000000000 ,1
b10000000000 Y0
b10000000000 $1
b10000000000 ]0
b10000000000 j0
b100 t0
b100 q0
b0 m)
b0 w)
b0 A*
b0 J*
b0 G*
b10000000000 r0
b0 H*
b10000000000 P0
b10000000000 ^0
b10000000000 k0
b10000000000 31
b10000000000 >1
b100 G1
b100 D1
b0 u)
b0 @*
b0 x)
b0 5*
b0 >*
b0 ;*
b10000000000 E1
b0 <*
b1000000000000000000 11
b1000000000000000000 =1
b100000000 V0
b100000000 01
1[
b1100000000 .
b1100000000 l
b1100000000 X/
b10000000000 {
b10000000000 W/
b10000000000 M0
b10000000000 /1
0\
17
1L
b1100000000 c,
0_
1O
b0 v
b0 "&
b0 j)
b0 t)
b0 4*
0V
0Y
1!
#115000
0!
#120000
03
b0 i*
b0 s*
b0 =+
b0 F+
b0 C+
b0 ]-
b0 g-
b0 1.
b0 :.
b0 7.
b0 D+
b0 8.
b0 q*
b0 <+
b0 t*
b0 1+
b0 :+
b0 7+
b0 e-
b0 0.
b0 h-
b0 %.
b0 ..
b0 +.
b0 8+
b0 ,.
0X
b0 u
b0 |&
b0 f*
b0 p*
b0 0+
0U
b0 r
b0 p)
b0 Z-
b0 d-
b0 $.
0R
b10000000000 /
b10000000000 k
b10000000000 T0
b10000000000 S0
0[
18
1K
1!
#125000
0!
#130000
b0 Y.
b0 c.
b0 -/
b0 6/
b0 3/
b0 4/
b0 a.
b0 ,/
b0 d.
b0 !/
b0 */
b0 '/
b0 (/
b0 ,
b0 n
b0 `-
05
0N
b0 q
b0 l*
b0 V.
b0 `.
b0 ~.
0Q
0T
0W
1!
#135000
0!
#140000
b0 U/
b0 _/
b0 )0
b0 20
b0 /0
b0 00
b0 ]/
b0 (0
b0 `/
b0 {/
b0 &0
b0 #0
b0 $0
0S
b0 p
b0 h+
b0 R/
b0 \/
b0 z/
0P
b0 -
b0 m
b0 \.
06
0M
1!
#145000
0!
#150000
b0 .
b0 l
b0 X/
07
0L
0O
1!
#155000
0!
#160000
b0 /
b0 k
b0 T0
08
0K
1!
#160001
