{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 465, "design__inferred_latch__count": 0, "design__instance__count": 1897, "design__instance__area": 15272.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.001294513582251966, "power__switching__total": 0.0006504369084723294, "power__leakage__total": 1.3461083803179008e-08, "power__total": 0.0019449640531092882, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.9269365537499504, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 1.6364827733904848, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32774461849904724, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.8007862377638153, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 1.7900548217042835, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 3.1622478863851016, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8668150886862831, "timing__setup__ws__corner:nom_ss_100C_1v60": -3.8173083552389593, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -70.66305784961563, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -3.8173083552389593, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 29, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.5924924052416295, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 1.046766813967361, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11712886547749195, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.960166973106734, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 10, "design__max_fanout_violation__count": 11, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 1.8216584312170743, "clock__skew__worst_setup": 1.02726252634143, "timing__hold__ws": 0.11397355604111778, "timing__setup__ws": -3.979356512496282, "timing__hold__tns": 0, "timing__setup__tns": -75.39905979650277, "timing__hold__wns": 0, "timing__setup__wns": -3.979356512496282, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 97, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 151.5 162.22", "design__core__bbox": "5.52 10.88 145.82 149.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 213, "design__die__area": 24576.3, "design__core__area": 19462.4, "design__instance__count__stdcell": 1897, "design__instance__area__stdcell": 15272.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.784699, "design__instance__utilization__stdcell": 0.784699, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 211, "design__io__hpwl": 8757703, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 37499.1, "design__violations": 0, "design__instance__count__setup_buffer": 23, "design__instance__count__hold_buffer": 39, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "route__net": 1724, "route__net__special": 2, "route__drc_errors__iter:1": 1254, "route__wirelength__iter:1": 43797, "route__drc_errors__iter:2": 442, "route__wirelength__iter:2": 43215, "route__drc_errors__iter:3": 420, "route__wirelength__iter:3": 43079, "route__drc_errors__iter:4": 99, "route__wirelength__iter:4": 43040, "route__drc_errors__iter:5": 8, "route__wirelength__iter:5": 42987, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 42995, "route__drc_errors": 0, "route__wirelength": 42995, "route__vias": 11345, "route__vias__singlecut": 11345, "route__vias__multicut": 0, "design__disconnected_pin__count": 20, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 340.99, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.9091153087657995, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 1.603903943945282, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3230157344142169, "timing__setup__ws__corner:min_tt_025C_1v80": 1.9033504200362399, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 1.7612158896456045, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 3.1000836108983494, "timing__hold__ws__corner:min_ss_100C_1v60": 0.867569374230546, "timing__setup__ws__corner:min_ss_100C_1v60": -3.653157879602749, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -66.71184327114345, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -3.653157879602749, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 28, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.5802921640789773, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 1.02726252634143, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11397355604111778, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.029139802506862, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 11, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.9452601191557997, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 1.6697055322081815, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3327681557829465, "timing__setup__ws__corner:max_tt_025C_1v80": 1.6994908183998154, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 38, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 11, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 1.8216584312170743, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 3.215991564081131, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8668106477940589, "timing__setup__ws__corner:max_ss_100C_1v60": -3.979356512496282, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -75.39905979650277, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -3.979356512496282, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 40, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 38, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 11, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.6050349281724541, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 1.0674526009695133, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.1205197087352017, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.8878141806348454, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 38, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 38, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79879, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79966, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00121235, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00132727, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000320069, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00132727, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.00034, "ir__drop__worst": 0.00121, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}