{
    "brams": [
        {"name": "BRAM_image_input", "dims": [64, 56, 56]},
        {"name": "BRAM_conv_weight_1", "dims": [128, 64, 3, 3]},
        {"name": "BRAM_bn_weight_1", "dims": [4, 128]},
        {"name": "BRAM_buffer_1", "dims": [128, 28, 28]},
        {"name": "BRAM_buffer_2", "dims": [128, 28, 28]},
        {"name": "BRAM_conv_weight_2", "dims": [128, 128, 3, 3]},
        {"name": "BRAM_conv_weight_downsample", "dims": [128, 64, 1, 1]},
        {"name": "BRAM_bn_weight_2", "dims": [4, 128]},
        {"name": "BRAM_buffer_3", "dims": [128, 28, 28]},
        {"name": "BRAM_buffer_downsample", "dims": [128, 28, 28]}
    ],
    "drams": [
        {"name": "DRAM_image_input", "dims": [64, 56, 56], "bundle": "mem1"},
        {"name": "DRAM_conv_weight_1", "dims": [128, 64, 3, 3], "bundle": "mem1"},
        {"name": "DRAM_bn_weight_1", "dims": [4, 128], "bundle": "mem1"},
        {"name": "DRAM_conv_weight_2", "dims": [128, 128, 3, 3], "bundle": "mem1"},
        {"name": "DRAM_conv_weight_downsample", "dims": [128, 64, 1, 1], "bundle": "mem1"},
        {"name": "DRAM_bn_weight_2", "dims": [4, 128], "bundle": "mem1"},
        {"name": "DRAM_image_output", "dims": [128, 28, 28], "bundle": "mem2"}

    ],
    "ops": {
        "load_1": {
            "func_name": "load",
            "dims": [64, 56, 56],
            "args": ["DRAM_image_input", "BRAM_image_input"]
        },
        "load_2": {
            "func_name": "load",
            "dims": [128, 64, 3, 3],
            "args": ["DRAM_conv_weight_1", "BRAM_conv_weight_1"]
        },
        "load_3": {
            "func_name": "load",
            "dims": [4, 128],
            "args": ["DRAM_bn_weight_1", "BRAM_bn_weight_1"]
        },
        "load_4": {
            "func_name": "load",
            "dims": [128, 128, 3, 3],
            "args": ["DRAM_conv_weight_2", "BRAM_conv_weight_2"]
        },
        "load_5": {
            "func_name": "load",
            "dims": [4, 128],
            "args": ["DRAM_bn_weight_2", "BRAM_bn_weight_2"]
        },
        "load_6": {
            "func_name": "load",
            "dims": [128, 64, 1, 1],
            "args": ["DRAM_conv_weight_downsample", "BRAM_conv_weight_downsample"]
        },
        "conv_1": {
            "func_name": "conv",
            "dims": [64, 128, 56, 56, 28, 28, 3, 1, 2],  
            "func_info": ["conv_template.cpp", "conv2d", false],
            "args": ["BRAM_image_input", "BRAM_conv_weight_1", "BRAM_buffer_1"]
        },
        "batchnorm_1": {
            "func_name": "batchnorm",
            "dims": [128, 28, 28], 
            "func_info": ["batch_norm_template.cpp", 1e-5],
            "args": ["BRAM_buffer_1", "BRAM_bn_weight_1", "BRAM_buffer_2"]
        },
        "activation_1": {
            "func_name": "activation",
            "dims": [128, 28, 28], 
            "func_info": ["activations_template.cpp", "relu"],
            "args": ["BRAM_buffer_2", "BRAM_buffer_1"]
        },
        "conv_2": {
            "func_name": "conv",
            "dims": [128, 128, 28, 28, 28, 28, 3, 1, 2],  
            "func_info": ["conv_template.cpp", "conv2d", false],
            "args": ["BRAM_buffer_1", "BRAM_conv_weight_2", "BRAM_buffer_2"]
        },
        "batchnorm_2": {
            "func_name": "batchnorm",
            "dims": [128, 28, 28], 
            "func_info": ["batch_norm_template.cpp", 1e-5],
            "args": ["BRAM_buffer_2", "BRAM_bn_weight_2", "BRAM_buffer_1"]
        },
        "conv_downsample": {
            "func_name": "conv",
            "dims": [64, 128, 56, 56, 28, 28, 1, 0, 2],  
            "func_info": ["conv_template.cpp", "conv2d", false],
            "args": ["BRAM_image_input", "BRAM_conv_weight_downsample", "BRAM_buffer_downsample"]
        },
        "matrix_add": {
            "func_name": "matrix_add",
            "dims": [128, 28, 28], 
            "func_info": ["matrix_add_template.cpp"],
            "args": ["BRAM_buffer_1", "BRAM_buffer_downsample", "BRAM_buffer_2"]
        },
        "activation_2": {
            "func_name": "activation",
            "dims":  [128, 28, 28], 
            "func_info": ["activations_template.cpp", "relu"],
            "args": ["BRAM_buffer_2", "BRAM_buffer_1"]
        }, 
        "store": {
            "func_name": "store",
            "dims":  [128, 28, 28],
            "args": ["BRAM_buffer_1", "DRAM_image_output"]
        }
    },
    "output_dram_names": ["DRAM_image_output"],
    "FPGA_name": "xczu9eg-ffvb1156-2-e",
    "clock_period": 10,
    "task": ["csim", "csynth", "cosim", "export_ip"],
    "data_type": "ap_fixed<16, 5>",
    "top_func_name": "top",
    "output_files": {
        "hls_project_path": "./resnet18_3_3_128_relu_downsample/",
        "top_cpp": "./resnet18_3_3_128_relu_downsample/top.cpp",
        "top_h": "./resnet18_3_3_128_relu_downsample/top.h",
        "tb_top_cpp": "./resnet18_3_3_128_relu_downsample/tb_top.cpp",
        "run_hls_tcl": "./resnet18_3_3_128_relu_downsample/run_hls.tcl"
    }
}
