
*** Running vivado
    with args -log Nexys_A7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys_A7.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun May 25 22:36:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Nexys_A7.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 492.254 ; gain = 200.301
Command: read_checkpoint -auto_incremental -incremental C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/utils_1/imports/synth_1/Nexys_A7.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/utils_1/imports/synth_1/Nexys_A7.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Nexys_A7 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1365.398 ; gain = 447.941
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'UART_READ_DATA', assumed default net type 'wire' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Datapath.v:71]
WARNING: [Synth 8-8895] 'UART_READ_DATA' is already implicitly declared on line 71 [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Datapath.v:140]
INFO: [Synth 8-6157] synthesizing module 'Nexys_A7' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/vivado/ee446_term_project_vivado.srcs/sources_1/imports/HDL/RISCVTop.v:3]
INFO: [Synth 8-6157] synthesizing module 'MSSD' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/MSSD.v:2]
INFO: [Synth 8-6157] synthesizing module 'SSD' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/HDL/SSD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SSD' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/HDL/SSD.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MSSD' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/MSSD.v:2]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'RISCVPc' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/RISCVPc.v:1]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_reset' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Register_reset.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_reset' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Register_reset.v:1]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Adder.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Mux_2to1.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Inst_Memory' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Instruction_memory.v:1]
	Parameter BYTE_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'Instructions.hex' is read successfully [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Instruction_memory.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Memory' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_file' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Register_file.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register_rsten' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Register_rsten.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_rsten' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Register_rsten.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder_5to32' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Decoder_5to32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_5to32' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Decoder_5to32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'Extender' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Memory.v:1]
	Parameter BYTE_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_RX' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART_RX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART_RX' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART_RX.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_FIFO_BUFFER' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART_FIFO_BUFFER.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART_FIFO_BUFFER' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART_FIFO_BUFFER.v:1]
INFO: [Synth 8-6157] synthesizing module 'UART_TX' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART_TX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART_TX' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART_TX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'UART' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/UART.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Datapath.v:1]
WARNING: [Synth 8-6104] Input port 'Debug_out' has an internal driver [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/RISCVPc.v:36]
WARNING: [Synth 8-6104] Input port 'UART_TX' has an internal driver [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/RISCVPc.v:44]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RISCVPc' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/HDL/RISCVPc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Nexys_A7' (0#1) [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/vivado/ee446_term_project_vivado.srcs/sources_1/imports/HDL/RISCVTop.v:3]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net UART_RXD_OUT in module/entity Nexys_A7 does not have driver. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/vivado/ee446_term_project_vivado.srcs/sources_1/imports/HDL/RISCVTop.v:14]
WARNING: [Synth 8-3848] Net reg_out in module/entity Nexys_A7 does not have driver. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/sources_1/imports/ee446_term_project/vivado/ee446_term_project_vivado.srcs/sources_1/imports/HDL/RISCVTop.v:22]
WARNING: [Synth 8-7129] Port clk in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Zero in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[24] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[23] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[22] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[21] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[20] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[19] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[18] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[17] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[16] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[15] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[11] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[10] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[9] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[8] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instr[7] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[6] in module Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[5] in module Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[4] in module Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[3] in module Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[2] in module Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[1] in module Extender is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA[0] in module Extender is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1519.133 ; gain = 601.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1519.133 ; gain = 601.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1519.133 ; gain = 601.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1519.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED16_B'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_G'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16_R'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_B'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_G'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17_R'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_CTS'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART_RTS'. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.srcs/constrs_1/imports/Supplementary Codes/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys_A7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys_A7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1618.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1618.746 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1618.746 ; gain = 701.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1618.746 ; gain = 701.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1618.746 ; gain = 701.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'UART_RX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'UART_RX'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1618.746 ; gain = 701.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 258   
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   4 Input 2048 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 382   
	   3 Input    8 Bit        Muxes := 96    
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Inst_Memory | mem        | 32x8          | LUT            | 
|Inst_Memory | mem        | 32x8          | LUT            | 
|Inst_Memory | mem        | 32x8          | LUT            | 
|Inst_Memory | mem        | 32x8          | LUT            | 
|Nexys_A7    | p_0_out    | 32x8          | LUT            | 
|Nexys_A7    | p_0_out    | 32x8          | LUT            | 
|Nexys_A7    | p_0_out    | 32x8          | LUT            | 
|Nexys_A7    | p_0_out    | 32x8          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------+--------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+--------------------+-----------+----------------------+-------------+
|dpi_5/uartinstance | rx_fifo/buffer_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+-------------------+--------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:13 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------+--------------------+-----------+----------------------+-------------+
|Module Name        | RTL Object         | Inference | Size (Depth x Width) | Primitives  | 
+-------------------+--------------------+-----------+----------------------+-------------+
|dpi_5/uartinstance | rx_fifo/buffer_reg | Implied   | 16 x 8               | RAM32M x 2  | 
+-------------------+--------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    82|
|3     |LUT1     |    20|
|4     |LUT2     |   243|
|5     |LUT3     |   618|
|6     |LUT4     |   710|
|7     |LUT5     |  2568|
|8     |LUT6     |  9390|
|9     |MUXF7    |  1633|
|10    |MUXF8    |   584|
|11    |RAM32M   |     1|
|12    |RAM32X1D |     2|
|13    |FDCE     |    38|
|14    |FDRE     |  3201|
|15    |FDSE     |     9|
|16    |IBUF     |    20|
|17    |OBUF     |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:30 . Memory (MB): peak = 1802.246 ; gain = 884.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1802.246 ; gain = 785.176
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1802.246 ; gain = 884.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1802.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2302 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1802.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete | Checksum: ad54f03e
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 40 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1802.246 ; gain = 1302.219
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1802.246 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mertmihci/Desktop/odtu/EE446/finalproejct/ee446_vivado_2/termprojectfinal.runs/synth_1/Nexys_A7.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Nexys_A7_utilization_synth.rpt -pb Nexys_A7_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 25 22:38:15 2025...
