*************************************************************

Copyright (c) 2014 by PANGO MICROSYSTEMS, INC
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_FIR_A]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

    IRB_SHFEN[0] : DYIA -> DYIB shift-enable
    IRB_SHFEN[1] : DYIB -> CYO  shift-enable (clear to 1'b0 when FIR.CYO is floating)

***************************************************************************/

implementation impl of GTP_FIR_A
{
    operator gopAPM64 fira
    parameter map
    (
        OPCD_BYP => (INREG_EN == "FALSE") ? 9'h1FF : 9'b1_1111_0110,
        IREG_BYP => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZA => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_BYP_ZB => (INREG_EN == "FALSE") ? 1'b1 : 1'b0,
        AREG_BYP => 1'b1,
        MREG_BYP => 1'b1,
        OREG_BYP => (OUTREG_EN == "FALSE") ? 1'b1 : 1'b0,
        IREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        AREG_SYNC => 1'b0,
        MREG_SYNC => 1'b0,
        OREG_SYNC => (SYNC_RST == "FALSE") ? 1'b0 : 1'b1,
        ALU_MODE => "FIRA",
        OR2CASCADE_EN => 1'b1,
        OPCD => {5'b0100_0, (OPCD_CPI_SEL ? 2'b01 : 2'b10), 4'b0101},
        OPCD_DYN_SEL => {5'h0, {2{OPCD_DYN_SEL}}, 4'h0},
        OPCD_DYN_POL => {5'h0, OPCD_DYN_SEL ? 2'b01 : 2'b00, 4'h0},
        SOURCEB => INPUT_OP,
        IRDSEL_B => DYN_OP_SEL,
        IRB_SHFEN => 2'b11,
        GRS_DISABLED => (GRS_EN == "FALSE") ? 1'b1 : 1'b0
    )
    port map
    (
        CLK => CLK,
        CE  => CE,
        RST => RST,
        OP_IR_3 => S1,
        OP_IR_0 => S0,
        OP_IR_4 => 1'b0,
        OP_IR_5 => (OUTREG_EN == "FALSE") ? 1'b1 : 1'b0,
        OP_POST_5 => OPCD_CPI_DYN,
        OP_POST_4 => OPCD_CPI_DYN,
        DXA => H0,
        DYA => Y0,
    //  DZA[17:0] => Z0,
        DXA_SIGNED => H0_SIGNED,
        DYA_SIGNED => Y0_SIGNED,
    //  DZA_SIGNED => Z0_SIGNED,
        DXB => H1,
        DYB => Y1,
    //  DZB[17:0] => Z1,
        DXB_SIGNED => H1_SIGNED,
        DYB_SIGNED => Y1_SIGNED,
    //  DZB_SIGNED => Z1_SIGNED,
        CYI[17:0] => CYI,
        CYO[17:0] => CYO,
    //  CZI[17:0] => CZI,
    //  CZO[17:0] => CZO,
        CYI_SIGNED => CYI_SIGNED,
    //  CZI_SIGNED => CZI_SIGNED,
        CYO_SIGNED => CYO_SIGNED,
    //  CZO_SIGNED => CZO_SIGNED,
        CPI[63:0] => CPI,
        CPO[63:0] => CPO,
        CPI_SIGNED => CPI_SIGNED,
        CPO_SIGNED => CPO_SIGNED,
        DP => P
    );
};

