Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug 28 14:40:08 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SRAM_1bit_timing_summary_routed.rpt -pb SRAM_1bit_timing_summary_routed.pb -rpx SRAM_1bit_timing_summary_routed.rpx -warn_on_violation
| Design       : SRAM_1bit
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address
                            (input port)
  Destination:            data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 3.795ns (56.136%)  route 2.965ns (43.864%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  address (IN)
                         net (fo=0)                   0.000     0.000    address
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  address_IBUF_inst/O
                         net (fo=2, routed)           1.214     2.208    address_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     2.332 f  data_out_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.752     4.084    data_out_TRI
    T5                   OBUFT (TriStatE_obuft_T_O)
                                                      2.676     6.760 r  data_out_OBUFT_inst/O
                         net (fo=0)                   0.000     6.760    data_out
    T5                                                                r  data_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address
                            (input port)
  Destination:            data_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.743ns  (logic 1.119ns (40.796%)  route 1.624ns (59.204%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  address (IN)
                         net (fo=0)                   0.000     0.000    address
    P6                   IBUF (Prop_ibuf_I_O)         0.995     0.995 r  address_IBUF_inst/O
                         net (fo=2, routed)           1.222     2.216    address_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.124     2.340 r  data_i_1/O
                         net (fo=1, routed)           0.402     2.743    data0
    SLICE_X0Y2           FDRE                                         r  data_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.911ns  (logic 1.009ns (52.799%)  route 0.902ns (47.201%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    R7                   IBUF (Prop_ibuf_I_O)         1.009     1.009 r  data_in_IBUF_inst/O
                         net (fo=1, routed)           0.902     1.911    data_in_IBUF
    SLICE_X0Y2           FDRE                                         r  data_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in
                            (input port)
  Destination:            data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.593ns  (logic 0.237ns (39.999%)  route 0.356ns (60.001%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  data_in (IN)
                         net (fo=0)                   0.000     0.000    data_in
    R7                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  data_in_IBUF_inst/O
                         net (fo=1, routed)           0.356     0.593    data_in_IBUF
    SLICE_X0Y2           FDRE                                         r  data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_write
                            (input port)
  Destination:            data_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.282ns (37.161%)  route 0.478ns (62.839%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  read_write (IN)
                         net (fo=0)                   0.000     0.000    read_write
    R6                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  read_write_IBUF_inst/O
                         net (fo=2, routed)           0.347     0.585    read_write_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.045     0.630 r  data_i_1/O
                         net (fo=1, routed)           0.130     0.760    data0
    SLICE_X0Y2           FDRE                                         r  data_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.641ns  (logic 1.318ns (80.320%)  route 0.323ns (19.680%))
  Logic Levels:           2  (FDRE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_reg/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_reg/Q
                         net (fo=1, routed)           0.323     0.464    data_out_OBUF
    T5                   OBUFT (Prop_obuft_I_O)       1.177     1.641 r  data_out_OBUFT_inst/O
                         net (fo=0)                   0.000     1.641    data_out
    T5                                                                r  data_out (OUT)
  -------------------------------------------------------------------    -------------------





