<stg><name>conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5></name>


<trans_list>

<trans id="1505" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1516" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1515" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="10" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="15" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="16" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:0  %shift_buffer_1_3_V = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:1  %shift_buffer_1_3_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:2  %shift_buffer_1_3_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:3  %shift_buffer_1_3_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:4  %shift_buffer_0_3_V = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:5  %shift_buffer_0_3_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:6  %shift_buffer_0_3_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
codeRepl:7  %shift_buffer_0_3_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str455, i32 0, i32 0, [1 x i8]* @p_str456, [1 x i8]* @p_str457, [1 x i8]* @p_str458, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str459, [1 x i8]* @p_str460)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str448, i32 0, i32 0, [1 x i8]* @p_str449, [1 x i8]* @p_str450, [1 x i8]* @p_str451, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str452, [1 x i8]* @p_str453)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str441, i32 0, i32 0, [1 x i8]* @p_str442, [1 x i8]* @p_str443, [1 x i8]* @p_str444, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str445, [1 x i8]* @p_str446)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str434, i32 0, i32 0, [1 x i8]* @p_str435, [1 x i8]* @p_str436, [1 x i8]* @p_str437, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str438, [1 x i8]* @p_str439)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str427, i32 0, i32 0, [1 x i8]* @p_str428, [1 x i8]* @p_str429, [1 x i8]* @p_str430, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str431, [1 x i8]* @p_str432)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str420, i32 0, i32 0, [1 x i8]* @p_str421, [1 x i8]* @p_str422, [1 x i8]* @p_str423, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str424, [1 x i8]* @p_str425)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str413, i32 0, i32 0, [1 x i8]* @p_str414, [1 x i8]* @p_str415, [1 x i8]* @p_str416, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str417, [1 x i8]* @p_str418)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str406, i32 0, i32 0, [1 x i8]* @p_str407, [1 x i8]* @p_str408, [1 x i8]* @p_str409, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str410, [1 x i8]* @p_str411)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str399, i32 0, i32 0, [1 x i8]* @p_str400, [1 x i8]* @p_str401, [1 x i8]* @p_str402, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str403, [1 x i8]* @p_str404)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str392, i32 0, i32 0, [1 x i8]* @p_str393, [1 x i8]* @p_str394, [1 x i8]* @p_str395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str396, [1 x i8]* @p_str397)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str385, i32 0, i32 0, [1 x i8]* @p_str386, [1 x i8]* @p_str387, [1 x i8]* @p_str388, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str389, [1 x i8]* @p_str390)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str378, i32 0, i32 0, [1 x i8]* @p_str379, [1 x i8]* @p_str380, [1 x i8]* @p_str381, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str382, [1 x i8]* @p_str383)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:20  br label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:0  %indvar_flatten133 = phi i6 [ 0, %codeRepl ], [ %add_ln79, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten133"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:4  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
ReadInputWidth_begin:5  %empty_110 = call { i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
ReadInputWidth_begin:6  %tmp_data_0_V = extractvalue { i16, i16, i16, i16 } %empty_110, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
ReadInputWidth_begin:7  %tmp_data_1_V = extractvalue { i16, i16, i16, i16 } %empty_110, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
ReadInputWidth_begin:8  %tmp_data_2_V = extractvalue { i16, i16, i16, i16 } %empty_110, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
ReadInputWidth_begin:9  %tmp_data_3_V = extractvalue { i16, i16, i16, i16 } %empty_110, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_begin:10  %add_ln79 = add i6 %indvar_flatten133, 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
ReadInputWidth_begin:11  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.i.i.i:0  %i_ic4_0_i_i_i = phi i3 [ 0, %ReadInputWidth_begin ], [ %i_ic, %.preheader.i.i.i.backedge ]

]]></Node>
<StgValue><ssdm name="i_ic4_0_i_i_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.i:1  %icmp_ln241 = icmp eq i3 %i_ic4_0_i_i_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln241"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader.i.i.i:3  %i_ic = add i3 %i_ic4_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_ic"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:4  br i1 %icmp_ln241, label %.preheader1.preheader, label %0

]]></Node>
<StgValue><ssdm name="br_ln241"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str40) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln241"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="3">
<![CDATA[
:1  %trunc_ln246 = trunc i3 %i_ic4_0_i_i_i to i2

]]></Node>
<StgValue><ssdm name="trunc_ln246"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:2  %DataIn_V_assign = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i2 %trunc_ln246)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:3  switch i2 %trunc_ln246, label %branch3567 [
    i2 0, label %branch3564
    i2 1, label %branch3565
    i2 -2, label %branch3566
  ]

]]></Node>
<StgValue><ssdm name="switch_ln246"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3566:0  %DataOut_V_3 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_2, i64 0, i64 5), i16 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch3566:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3565:0  %DataOut_V_2 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_1, i64 0, i64 5), i16 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch3565:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3564:0  %DataOut_V_1 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_0, i64 0, i64 5), i16 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch3564:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3567:0  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_0_3, i64 0, i64 5), i16 %DataIn_V_assign, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="0"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch3567:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:0  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:1  %kernel_data_V_1_9_load = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:2  %kernel_data_V_1_10_load = load i16* @kernel_data_V_1_10, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:3  %kernel_data_V_1_11_load = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:4  %kernel_data_V_1_20_load = load i16* @kernel_data_V_1_20, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:5  %kernel_data_V_1_21_load = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:6  %kernel_data_V_1_22_load = load i16* @kernel_data_V_1_22, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:7  %kernel_data_V_1_23_load = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:8  %kernel_data_V_1_32_load = load i16* @kernel_data_V_1_32, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:9  %kernel_data_V_1_33_load = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:10  %kernel_data_V_1_34_load = load i16* @kernel_data_V_1_34, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16">
<![CDATA[
.preheader1.preheader:11  %kernel_data_V_1_35_load = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln241" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  %shift_buffer_1_0_V = phi i16 [ %DataOut_V, %branch3567 ], [ %DataOut_V_3, %branch3566 ], [ %DataOut_V_2, %branch3565 ], [ %DataOut_V_1, %branch3564 ]

]]></Node>
<StgValue><ssdm name="shift_buffer_1_0_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %trunc_ln246, label %branch3579 [
    i2 0, label %.branch3576_crit_edge
    i2 1, label %branch3577
    i2 -2, label %branch3578
  ]

]]></Node>
<StgValue><ssdm name="switch_ln248"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3578:0  store i16 %shift_buffer_1_0_V, i16* %shift_buffer_1_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch3578:1  br label %branch3576

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3577:0  store i16 %shift_buffer_1_0_V, i16* %shift_buffer_1_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch3577:1  br label %branch3576

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.branch3576_crit_edge:0  store i16 %shift_buffer_1_0_V, i16* %shift_buffer_1_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.branch3576_crit_edge:1  br label %branch3576

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3579:0  store i16 %shift_buffer_1_0_V, i16* %shift_buffer_1_3_V

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch3579:1  br label %branch3576

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3576:0  switch i2 %trunc_ln246, label %branch3571 [
    i2 0, label %branch3568
    i2 1, label %branch3569
    i2 -2, label %branch3570
  ]

]]></Node>
<StgValue><ssdm name="switch_ln246"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3570:0  %DataOut_V_7 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_2, i64 0, i64 5), i16 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_7"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch3570:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3569:0  %DataOut_V_6 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_1, i64 0, i64 5), i16 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_6"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch3569:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3568:0  %DataOut_V_5 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_0, i64 0, i64 5), i16 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_5"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch3568:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
branch3571:0  %DataOut_V_4 = call i16 @"_ssdm_op_MemShiftRead.[6 x i16]P"(i16* getelementptr inbounds ([6 x i16]* @line_buffer_Array_V_1_1_3, i64 0, i64 5), i16 %shift_buffer_1_0_V, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_4"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch3571:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
:0  %shift_buffer_0_0_V = phi i16 [ %DataOut_V_4, %branch3571 ], [ %DataOut_V_7, %branch3570 ], [ %DataOut_V_6, %branch3569 ], [ %DataOut_V_5, %branch3568 ]

]]></Node>
<StgValue><ssdm name="shift_buffer_0_0_V"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
:1  switch i2 %trunc_ln246, label %branch3575 [
    i2 0, label %..preheader.i.i.i.backedge_crit_edge
    i2 1, label %branch3573
    i2 -2, label %branch3574
  ]

]]></Node>
<StgValue><ssdm name="switch_ln248"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3574:0  store i16 %shift_buffer_0_0_V, i16* %shift_buffer_0_3_V_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch3574:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3573:0  store i16 %shift_buffer_0_0_V, i16* %shift_buffer_0_3_V_2

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch3573:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
..preheader.i.i.i.backedge_crit_edge:0  store i16 %shift_buffer_0_0_V, i16* %shift_buffer_0_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
..preheader.i.i.i.backedge_crit_edge:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3575:0  store i16 %shift_buffer_0_0_V, i16* %shift_buffer_0_3_V

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch3575:1  br label %.preheader.i.i.i.backedge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.i.backedge:0  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_iw_0_i_i_i_i = phi i2 [ %i_iw, %KernelShiftWidth_end ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_iw_0_i_i_i_i"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1  %icmp_ln194 = icmp eq i2 %i_iw_0_i_i_i_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3  %i_iw = add i2 %i_iw_0_i_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_iw"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln194, label %KernelPushHeight_begin, label %KernelShiftWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KernelShiftWidth_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str42) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln194"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelShiftWidth_begin:1  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str42)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
KernelShiftWidth_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln195"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="2">
<![CDATA[
KernelShiftWidth_begin:3  %trunc_ln201 = trunc i2 %i_iw_0_i_i_i_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
KernelShiftWidth_begin:4  %shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln201, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
KernelShiftWidth_begin:5  %icmp_ln203 = icmp eq i3 %shl_ln, 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16">
<![CDATA[
KernelShiftWidth_begin:6  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
KernelShiftWidth_begin:7  %select_ln203 = select i1 %icmp_ln203, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_8_load

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KernelShiftWidth_begin:8  br i1 %icmp_ln203, label %branch3492, label %branch3496

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3496:0  store i16 %select_ln203, i16* @kernel_data_V_1_4, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
branch3496:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3492:0  store i16 %select_ln203, i16* @kernel_data_V_1_0, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch3492:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_1 = select i1 %icmp_ln203, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_9_load

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %or_ln203 = or i3 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln203_1 = icmp eq i3 %or_ln203, 1

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_1, label %branch3421, label %branch3425

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3425:0  store i16 %select_ln203_1, i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch3425:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3421:0  store i16 %select_ln203_1, i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch3421:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_2 = select i1 %icmp_ln203, i16 %kernel_data_V_1_6_load, i16 %kernel_data_V_1_10_load

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %or_ln203_1 = or i3 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln203_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln203_2 = icmp eq i3 %or_ln203_1, 2

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_2, label %branch3350, label %branch3354

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3354:0  store i16 %select_ln203_2, i16* @kernel_data_V_1_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch3354:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3350:0  store i16 %select_ln203_2, i16* @kernel_data_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch3350:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_3 = select i1 %icmp_ln203, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_11_load

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %or_ln203_3 = or i3 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln203_3"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln203_3 = icmp eq i3 %or_ln203_3, 3

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln203_3, label %branch3279, label %branch3283

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3283:0  store i16 %select_ln203_3, i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch3283:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3279:0  store i16 %select_ln203_3, i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch3279:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_16_load = load i16* @kernel_data_V_1_16, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_4 = select i1 %icmp_ln203, i16 %kernel_data_V_1_16_load, i16 %kernel_data_V_1_20_load

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch3216, label %branch3220

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3220:0  store i16 %select_ln203_4, i16* @kernel_data_V_1_16, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
branch3220:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3216:0  store i16 %select_ln203_4, i16* @kernel_data_V_1_12, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
branch3216:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_17_load = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_5 = select i1 %icmp_ln203, i16 %kernel_data_V_1_17_load, i16 %kernel_data_V_1_21_load

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch3145, label %branch3149

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3149:0  store i16 %select_ln203_5, i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch3149:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3145:0  store i16 %select_ln203_5, i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
branch3145:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_18_load = load i16* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_6 = select i1 %icmp_ln203, i16 %kernel_data_V_1_18_load, i16 %kernel_data_V_1_22_load

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch3074, label %branch3078

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3078:0  store i16 %select_ln203_6, i16* @kernel_data_V_1_18, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch3078:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3074:0  store i16 %select_ln203_6, i16* @kernel_data_V_1_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch3074:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_19_load = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_7 = select i1 %icmp_ln203, i16 %kernel_data_V_1_19_load, i16 %kernel_data_V_1_23_load

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch3003, label %branch3007

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch3007:0  store i16 %select_ln203_7, i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch3007:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3003:0  store i16 %select_ln203_7, i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch3003:1  br label %10

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_28_load = load i16* @kernel_data_V_1_28, align 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_8 = select i1 %icmp_ln203, i16 %kernel_data_V_1_28_load, i16 %kernel_data_V_1_32_load

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch2940, label %branch2944

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2944:0  store i16 %select_ln203_8, i16* @kernel_data_V_1_28, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
branch2944:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2940:0  store i16 %select_ln203_8, i16* @kernel_data_V_1_24, align 8

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
branch2940:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_29_load = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_9 = select i1 %icmp_ln203, i16 %kernel_data_V_1_29_load, i16 %kernel_data_V_1_33_load

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch2869, label %branch2873

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2873:0  store i16 %select_ln203_9, i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch2873:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2869:0  store i16 %select_ln203_9, i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch2869:1  br label %12

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_30_load = load i16* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_10 = select i1 %icmp_ln203, i16 %kernel_data_V_1_30_load, i16 %kernel_data_V_1_34_load

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch2798, label %branch2802

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2802:0  store i16 %select_ln203_10, i16* @kernel_data_V_1_30, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch2802:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2798:0  store i16 %select_ln203_10, i16* @kernel_data_V_1_26, align 4

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0">
<![CDATA[
branch2798:1  br label %13

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16">
<![CDATA[
:0  %kernel_data_V_1_31_load = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %select_ln203_11 = select i1 %icmp_ln203, i16 %kernel_data_V_1_31_load, i16 %kernel_data_V_1_35_load

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln203, label %branch2727, label %branch2731

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2731:0  store i16 %select_ln203_11, i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch2731:1  br label %KernelShiftWidth_end

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2727:0  store i16 %select_ln203_11, i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
<literal name="icmp_ln203" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch2727:1  br label %KernelShiftWidth_end

]]></Node>
<StgValue><ssdm name="br_ln201"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelShiftWidth_end:0  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str42, i32 %tmp_90)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
KernelShiftWidth_end:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelPushHeight_begin:0  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
KernelPushHeight_begin:1  br label %14

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_ic2_0_i_i_i_i_0 = phi i3 [ 0, %KernelPushHeight_begin ], [ %add_ln213, %16 ]

]]></Node>
<StgValue><ssdm name="i_ic2_0_i_i_i_i_0"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln213 = icmp eq i3 %i_ic2_0_i_i_i_i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln213 = add i3 %i_ic2_0_i_i_i_i_0, 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213, label %KernelPushHeight, label %15

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16">
<![CDATA[
:0  %shift_buffer_0_3_V_load = load i16* %shift_buffer_0_3_V

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_load"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16">
<![CDATA[
:1  %shift_buffer_0_3_V_1_load = load i16* %shift_buffer_0_3_V_1

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_1_load"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16">
<![CDATA[
:2  %shift_buffer_0_3_V_2_load = load i16* %shift_buffer_0_3_V_2

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_2_load"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16">
<![CDATA[
:3  %shift_buffer_0_3_V_3_load = load i16* %shift_buffer_0_3_V_3

]]></Node>
<StgValue><ssdm name="shift_buffer_0_3_V_3_load"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln203 = trunc i3 %i_ic2_0_i_i_i_i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:6  %tmp_92 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %shift_buffer_0_3_V_3_load, i16 %shift_buffer_0_3_V_2_load, i16 %shift_buffer_0_3_V_1_load, i16 %shift_buffer_0_3_V_load, i2 %trunc_ln203)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:7  switch i3 %i_ic2_0_i_i_i_i_0, label %branch2675 [
    i3 0, label %branch2672
    i3 1, label %branch2673
    i3 2, label %branch2674
  ]

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2674:0  store i16 %tmp_92, i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch2674:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2673:0  store i16 %tmp_92, i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch2673:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2672:0  store i16 %tmp_92, i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch2672:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2675:0  store i16 %tmp_92, i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_0" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch2675:1  br label %16

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %14

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelPushHeight:0  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str45, i32 %tmp_89)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelPushHeight:1  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
KernelPushHeight:2  br label %17

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_ic2_0_i_i_i_i_1 = phi i3 [ 0, %KernelPushHeight ], [ %add_ln213_1, %19 ]

]]></Node>
<StgValue><ssdm name="i_ic2_0_i_i_i_i_1"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln213_1 = icmp eq i3 %i_ic2_0_i_i_i_i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln213_1"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_102 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln213_1 = add i3 %i_ic2_0_i_i_i_i_1, 1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213_1, label %KernelPushHeight1, label %18

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16">
<![CDATA[
:0  %shift_buffer_1_3_V_load = load i16* %shift_buffer_1_3_V

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="16">
<![CDATA[
:1  %shift_buffer_1_3_V_1_load = load i16* %shift_buffer_1_3_V_1

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_1_load"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16">
<![CDATA[
:2  %shift_buffer_1_3_V_2_load = load i16* %shift_buffer_1_3_V_2

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_2_load"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16">
<![CDATA[
:3  %shift_buffer_1_3_V_3_load = load i16* %shift_buffer_1_3_V_3

]]></Node>
<StgValue><ssdm name="shift_buffer_1_3_V_3_load"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="3">
<![CDATA[
:5  %trunc_ln203_1 = trunc i3 %i_ic2_0_i_i_i_i_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:6  %tmp_94 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %shift_buffer_1_3_V_3_load, i16 %shift_buffer_1_3_V_2_load, i16 %shift_buffer_1_3_V_1_load, i16 %shift_buffer_1_3_V_load, i2 %trunc_ln203_1)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
:7  switch i3 %i_ic2_0_i_i_i_i_1, label %branch2651 [
    i3 0, label %branch2648
    i3 1, label %branch2649
    i3 2, label %branch2650
  ]

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2650:0  store i16 %tmp_94, i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch2650:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2649:0  store i16 %tmp_94, i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch2649:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2648:0  store i16 %tmp_94, i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch2648:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2651:0  store i16 %tmp_94, i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!0"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!1"/>
<literal name="i_ic2_0_i_i_i_i_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch2651:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %17

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelPushHeight1:0  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str45, i32 %tmp_91)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KernelPushHeight1:1  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="264" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
KernelPushHeight1:2  br label %20

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_ic2_0_i_i_i_i_2 = phi i3 [ 0, %KernelPushHeight1 ], [ %add_ln213_2, %22 ]

]]></Node>
<StgValue><ssdm name="i_ic2_0_i_i_i_i_2"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln213_2 = icmp eq i3 %i_ic2_0_i_i_i_i_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln213_2"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln213_2 = add i3 %i_ic2_0_i_i_i_i_2, 1

]]></Node>
<StgValue><ssdm name="add_ln213_2"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln213_2, label %KernelPushHeight_end, label %21

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln213"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="3">
<![CDATA[
:1  %trunc_ln203_2 = trunc i3 %i_ic2_0_i_i_i_i_2 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="2">
<![CDATA[
:2  %tmp_95 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i2 %trunc_ln203_2)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  %or_ln203_2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %i_ic2_0_i_i_i_i_2)

]]></Node>
<StgValue><ssdm name="or_ln203_2"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
:4  switch i6 %or_ln203_2, label %branch2627 [
    i6 -32, label %branch2624
    i6 -31, label %branch2625
    i6 -30, label %branch2626
  ]

]]></Node>
<StgValue><ssdm name="switch_ln214"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2626:0  store i16 %tmp_95, i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch2626:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2625:0  store i16 %tmp_95, i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch2625:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2624:0  store i16 %tmp_95, i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch2624:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="!32"/>
<literal name="or_ln203_2" val="!33"/>
<literal name="or_ln203_2" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch2627:0  store i16 %tmp_95, i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln214"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
<literal name="or_ln203_2" val="!32"/>
<literal name="or_ln203_2" val="!33"/>
<literal name="or_ln203_2" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch2627:1  br label %22

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %20

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KernelPushHeight_end:0  %empty_103 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str45, i32 %tmp_93)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:1  %sX_2_load = load i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="sX_2_load"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
KernelPushHeight_end:2  %icmp_ln289 = icmp eq i32 %sX_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:3  %sY_2_load = load i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="sY_2_load"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
KernelPushHeight_end:4  %icmp_ln289_1 = icmp eq i32 %sY_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:5  %pY_2_load = load i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="pY_2_load"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
KernelPushHeight_end:6  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
KernelPushHeight_end:7  %icmp_ln289_2 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_2"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
KernelPushHeight_end:8  %pX_2_load = load i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="pX_2_load"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
KernelPushHeight_end:9  %tmp_72 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
KernelPushHeight_end:10  %icmp_ln289_3 = icmp sgt i31 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_3"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
KernelPushHeight_end:11  %and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
KernelPushHeight_end:12  %and_ln289_1 = and i1 %icmp_ln289_2, %icmp_ln289_3

]]></Node>
<StgValue><ssdm name="and_ln289_1"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
KernelPushHeight_end:13  %and_ln289_2 = and i1 %and_ln289_1, %and_ln289

]]></Node>
<StgValue><ssdm name="and_ln289_2"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
KernelPushHeight_end:14  br i1 %and_ln289_2, label %hls_label_14_begin, label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_14_begin:0  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln213_2" val="1"/>
<literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_begin:1  br label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:0  %w_index132 = phi i2 [ 0, %hls_label_14_begin ], [ %w_index, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="w_index132"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="3" op_0_bw="2">
<![CDATA[
ReuseLoop_begin:9  %zext_ln43 = zext i2 %w_index132 to i3

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:11  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str32)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReuseLoop_begin:13  %w_index = add i2 %w_index132, 1

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
ReuseLoop_begin:14  switch i2 %w_index132, label %branch2559 [
    i2 0, label %branch2556
    i2 1, label %branch2557
    i2 -2, label %branch2558
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:1  %zext_ln56 = zext i2 %w_index132 to i64

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="1147" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:2  %w5_V_addr = getelementptr [4 x i1147]* @w5_V, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="w5_V_addr"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1147" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:3  %w5_V_load = load i1147* %w5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:9  switch i2 %w_index132, label %branch2527 [
    i2 0, label %branch2524
    i2 1, label %branch2525
    i2 -2, label %branch2526
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:6  %or_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 -4, i3 %zext_ln43)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:7  switch i6 %or_ln, label %branch2303 [
    i6 -32, label %branch2300
    i6 -31, label %branch2301
    i6 -30, label %branch2302
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:6  switch i6 %or_ln, label %branch1979 [
    i6 -32, label %branch1976
    i6 -31, label %branch1977
    i6 -30, label %branch1978
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:6  switch i6 %or_ln, label %branch1655 [
    i6 -32, label %branch1652
    i6 -31, label %branch1653
    i6 -30, label %branch1654
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:6  switch i6 %or_ln, label %branch1331 [
    i6 -32, label %branch1328
    i6 -31, label %branch1329
    i6 -30, label %branch1330
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:6  switch i6 %or_ln, label %branch1007 [
    i6 -32, label %branch1004
    i6 -31, label %branch1005
    i6 -30, label %branch1006
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:6  switch i6 %or_ln, label %branch683 [
    i6 -32, label %branch680
    i6 -31, label %branch681
    i6 -30, label %branch682
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:6  switch i6 %or_ln, label %branch359 [
    i6 -32, label %branch356
    i6 -31, label %branch357
    i6 -30, label %branch358
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:6  switch i6 %or_ln, label %branch35 [
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ReuseLoop_end:16  %icmp_ln43 = icmp eq i2 %w_index132, -1

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop_end:18  br i1 %icmp_ln43, label %hls_label_14_end, label %ReuseLoop_begin

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="321" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16">
<![CDATA[
branch2558:0  %kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch2558:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="16" op_0_bw="16">
<![CDATA[
branch2557:0  %kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch2557:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="16" op_0_bw="16">
<![CDATA[
branch2556:0  %kernel_data_V_1_0_load = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch2556:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="16" op_0_bw="16">
<![CDATA[
branch2559:0  %kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch2559:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1147" op_0_bw="2">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:3  %w5_V_load = load i1147* %w5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="1147">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:4  %trunc_ln56 = trunc i1147 %w5_V_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16">
<![CDATA[
branch2526:0  %kernel_data_V_1_6_load_1 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_1"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch2526:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16">
<![CDATA[
branch2525:0  %kernel_data_V_1_5_load_1 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_1"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch2525:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16">
<![CDATA[
branch2524:0  %kernel_data_V_1_4_load_1 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_1"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch2524:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="16">
<![CDATA[
branch2527:0  %kernel_data_V_1_7_load_1 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_1"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch2527:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:1  %tmp_98 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:6  switch i2 %w_index132, label %branch2495 [
    i2 0, label %branch2492
    i2 1, label %branch2493
    i2 -2, label %branch2494
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="341" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16">
<![CDATA[
branch2494:0  %kernel_data_V_1_10_load_1 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_1"/></StgValue>
</operation>

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
branch2494:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16">
<![CDATA[
branch2493:0  %kernel_data_V_1_9_load_1 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_1"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
branch2493:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16">
<![CDATA[
branch2492:0  %kernel_data_V_1_8_load_1 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_1"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch2492:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16">
<![CDATA[
branch2495:0  %kernel_data_V_1_11_load_1 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_1"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
branch2495:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="349" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:1  %tmp_99 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:6  switch i2 %w_index132, label %branch2463 [
    i2 0, label %branch2460
    i2 1, label %branch2461
    i2 -2, label %branch2462
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16">
<![CDATA[
branch2462:0  %kernel_data_V_1_14_load = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch2462:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16">
<![CDATA[
branch2461:0  %kernel_data_V_1_13_load = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
branch2461:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16">
<![CDATA[
branch2460:0  %kernel_data_V_1_12_load = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
branch2460:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16">
<![CDATA[
branch2463:0  %kernel_data_V_1_15_load = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0">
<![CDATA[
branch2463:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:1  %tmp_100 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:6  switch i2 %w_index132, label %branch2431 [
    i2 0, label %branch2428
    i2 1, label %branch2429
    i2 -2, label %branch2430
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16">
<![CDATA[
branch2430:0  %kernel_data_V_1_18_load_1 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_1"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch2430:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16">
<![CDATA[
branch2429:0  %kernel_data_V_1_17_load_1 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_1"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch2429:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16">
<![CDATA[
branch2428:0  %kernel_data_V_1_16_load_1 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_1"/></StgValue>
</operation>

<operation id="366" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch2428:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16">
<![CDATA[
branch2431:0  %kernel_data_V_1_19_load_1 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_1"/></StgValue>
</operation>

<operation id="368" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch2431:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="369" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:1  %tmp_101 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:6  switch i2 %w_index132, label %branch2399 [
    i2 0, label %branch2396
    i2 1, label %branch2397
    i2 -2, label %branch2398
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="371" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16">
<![CDATA[
branch2398:0  %kernel_data_V_1_22_load_1 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_1"/></StgValue>
</operation>

<operation id="372" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
branch2398:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16">
<![CDATA[
branch2397:0  %kernel_data_V_1_21_load_1 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_1"/></StgValue>
</operation>

<operation id="374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
branch2397:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16">
<![CDATA[
branch2396:0  %kernel_data_V_1_20_load_1 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_1"/></StgValue>
</operation>

<operation id="376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
branch2396:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16">
<![CDATA[
branch2399:0  %kernel_data_V_1_23_load_1 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_1"/></StgValue>
</operation>

<operation id="378" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
branch2399:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:1  %tmp_102 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="380" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:6  switch i2 %w_index132, label %branch2367 [
    i2 0, label %branch2364
    i2 1, label %branch2365
    i2 -2, label %branch2366
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="16">
<![CDATA[
branch2366:0  %kernel_data_V_1_26_load = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load"/></StgValue>
</operation>

<operation id="382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch2366:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16">
<![CDATA[
branch2365:0  %kernel_data_V_1_25_load = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load"/></StgValue>
</operation>

<operation id="384" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch2365:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16">
<![CDATA[
branch2364:0  %kernel_data_V_1_24_load = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load"/></StgValue>
</operation>

<operation id="386" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch2364:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="387" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16">
<![CDATA[
branch2367:0  %kernel_data_V_1_27_load = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load"/></StgValue>
</operation>

<operation id="388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0">
<![CDATA[
branch2367:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="389" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:1  %tmp_103 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="390" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:6  switch i2 %w_index132, label %branch2335 [
    i2 0, label %branch2332
    i2 1, label %branch2333
    i2 -2, label %branch2334
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16">
<![CDATA[
branch2334:0  %kernel_data_V_1_30_load_1 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_1"/></StgValue>
</operation>

<operation id="392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch2334:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="393" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16">
<![CDATA[
branch2333:0  %kernel_data_V_1_29_load_1 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_1"/></StgValue>
</operation>

<operation id="394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch2333:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="395" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16">
<![CDATA[
branch2332:0  %kernel_data_V_1_28_load_1 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_1"/></StgValue>
</operation>

<operation id="396" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch2332:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16">
<![CDATA[
branch2335:0  %kernel_data_V_1_31_load_1 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_1"/></StgValue>
</operation>

<operation id="398" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
branch2335:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="399" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:1  %tmp_104 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="16">
<![CDATA[
branch2302:0  %kernel_data_V_1_34_load_1 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_1"/></StgValue>
</operation>

<operation id="401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch2302:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="402" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="16">
<![CDATA[
branch2301:0  %kernel_data_V_1_33_load_1 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_1"/></StgValue>
</operation>

<operation id="403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch2301:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="404" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16">
<![CDATA[
branch2300:0  %kernel_data_V_1_32_load_1 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_1"/></StgValue>
</operation>

<operation id="405" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
branch2300:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="16">
<![CDATA[
branch2303:0  %kernel_data_V_1_35_load_1 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_1"/></StgValue>
</operation>

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch2303:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:1  %tmp_105 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:15  switch i2 %w_index132, label %branch2235 [
    i2 0, label %branch2232
    i2 1, label %branch2233
    i2 -2, label %branch2234
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16">
<![CDATA[
branch2234:0  %kernel_data_V_1_2_load_1 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_1"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch2234:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="16">
<![CDATA[
branch2233:0  %kernel_data_V_1_1_load_1 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_1"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
branch2233:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16">
<![CDATA[
branch2232:0  %kernel_data_V_1_0_load_1 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_1"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch2232:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="16">
<![CDATA[
branch2235:0  %kernel_data_V_1_3_load_1 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_1"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch2235:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:1  %tmp_106 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:6  switch i2 %w_index132, label %branch2203 [
    i2 0, label %branch2200
    i2 1, label %branch2201
    i2 -2, label %branch2202
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16">
<![CDATA[
branch2202:0  %kernel_data_V_1_6_load_2 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_2"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch2202:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="16">
<![CDATA[
branch2201:0  %kernel_data_V_1_5_load_2 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_2"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
branch2201:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16">
<![CDATA[
branch2200:0  %kernel_data_V_1_4_load_2 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_2"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
branch2200:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16">
<![CDATA[
branch2203:0  %kernel_data_V_1_7_load_2 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_2"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0">
<![CDATA[
branch2203:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:1  %tmp_107 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:6  switch i2 %w_index132, label %branch2171 [
    i2 0, label %branch2168
    i2 1, label %branch2169
    i2 -2, label %branch2170
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16">
<![CDATA[
branch2170:0  %kernel_data_V_1_10_load_2 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_2"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch2170:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16">
<![CDATA[
branch2169:0  %kernel_data_V_1_9_load_2 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_2"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0">
<![CDATA[
branch2169:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16">
<![CDATA[
branch2168:0  %kernel_data_V_1_8_load_2 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_2"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
branch2168:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16">
<![CDATA[
branch2171:0  %kernel_data_V_1_11_load_2 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_2"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0">
<![CDATA[
branch2171:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:1  %tmp_108 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:6  switch i2 %w_index132, label %branch2139 [
    i2 0, label %branch2136
    i2 1, label %branch2137
    i2 -2, label %branch2138
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16">
<![CDATA[
branch2138:0  %kernel_data_V_1_14_load_1 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_1"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
branch2138:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16">
<![CDATA[
branch2137:0  %kernel_data_V_1_13_load_1 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_1"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch2137:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16">
<![CDATA[
branch2136:0  %kernel_data_V_1_12_load_1 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_1"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch2136:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16">
<![CDATA[
branch2139:0  %kernel_data_V_1_15_load_1 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_1"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
branch2139:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:1  %tmp_109 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:6  switch i2 %w_index132, label %branch2107 [
    i2 0, label %branch2104
    i2 1, label %branch2105
    i2 -2, label %branch2106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="16">
<![CDATA[
branch2106:0  %kernel_data_V_1_18_load_2 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_2"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch2106:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16">
<![CDATA[
branch2105:0  %kernel_data_V_1_17_load_2 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_2"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch2105:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="16">
<![CDATA[
branch2104:0  %kernel_data_V_1_16_load_2 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_2"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch2104:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16">
<![CDATA[
branch2107:0  %kernel_data_V_1_19_load_2 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_2"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch2107:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:1  %tmp_110 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:6  switch i2 %w_index132, label %branch2075 [
    i2 0, label %branch2072
    i2 1, label %branch2073
    i2 -2, label %branch2074
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="16">
<![CDATA[
branch2074:0  %kernel_data_V_1_22_load_2 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_2"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
branch2074:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16">
<![CDATA[
branch2073:0  %kernel_data_V_1_21_load_2 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_2"/></StgValue>
</operation>

<operation id="463" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0">
<![CDATA[
branch2073:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="464" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16">
<![CDATA[
branch2072:0  %kernel_data_V_1_20_load_2 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_2"/></StgValue>
</operation>

<operation id="465" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
branch2072:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="466" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16">
<![CDATA[
branch2075:0  %kernel_data_V_1_23_load_2 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_2"/></StgValue>
</operation>

<operation id="467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0">
<![CDATA[
branch2075:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:1  %tmp_111 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="469" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:6  switch i2 %w_index132, label %branch2043 [
    i2 0, label %branch2040
    i2 1, label %branch2041
    i2 -2, label %branch2042
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16">
<![CDATA[
branch2042:0  %kernel_data_V_1_26_load_1 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_1"/></StgValue>
</operation>

<operation id="471" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch2042:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="472" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16">
<![CDATA[
branch2041:0  %kernel_data_V_1_25_load_1 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_1"/></StgValue>
</operation>

<operation id="473" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch2041:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="474" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16">
<![CDATA[
branch2040:0  %kernel_data_V_1_24_load_1 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_1"/></StgValue>
</operation>

<operation id="475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch2040:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16">
<![CDATA[
branch2043:0  %kernel_data_V_1_27_load_1 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_1"/></StgValue>
</operation>

<operation id="477" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch2043:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:1  %tmp_112 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="479" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:6  switch i2 %w_index132, label %branch2011 [
    i2 0, label %branch2008
    i2 1, label %branch2009
    i2 -2, label %branch2010
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="480" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16">
<![CDATA[
branch2010:0  %kernel_data_V_1_30_load_2 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_2"/></StgValue>
</operation>

<operation id="481" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0">
<![CDATA[
branch2010:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="482" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16">
<![CDATA[
branch2009:0  %kernel_data_V_1_29_load_2 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_2"/></StgValue>
</operation>

<operation id="483" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
branch2009:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="484" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16">
<![CDATA[
branch2008:0  %kernel_data_V_1_28_load_2 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_2"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
branch2008:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16">
<![CDATA[
branch2011:0  %kernel_data_V_1_31_load_2 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_2"/></StgValue>
</operation>

<operation id="487" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
branch2011:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="488" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:1  %tmp_113 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16">
<![CDATA[
branch1978:0  %kernel_data_V_1_34_load_2 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_2"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch1978:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16">
<![CDATA[
branch1977:0  %kernel_data_V_1_33_load_2 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_2"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch1977:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16">
<![CDATA[
branch1976:0  %kernel_data_V_1_32_load_2 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_2"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
branch1976:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16">
<![CDATA[
branch1979:0  %kernel_data_V_1_35_load_2 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_2"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
branch1979:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:1  %tmp_114 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:15  switch i2 %w_index132, label %branch1911 [
    i2 0, label %branch1908
    i2 1, label %branch1909
    i2 -2, label %branch1910
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16">
<![CDATA[
branch1910:0  %kernel_data_V_1_2_load_2 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_2"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0">
<![CDATA[
branch1910:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16">
<![CDATA[
branch1909:0  %kernel_data_V_1_1_load_2 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_2"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0">
<![CDATA[
branch1909:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16">
<![CDATA[
branch1908:0  %kernel_data_V_1_0_load_2 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_2"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0">
<![CDATA[
branch1908:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16">
<![CDATA[
branch1911:0  %kernel_data_V_1_3_load_2 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_2"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
branch1911:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:1  %tmp_115 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:6  switch i2 %w_index132, label %branch1879 [
    i2 0, label %branch1876
    i2 1, label %branch1877
    i2 -2, label %branch1878
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16">
<![CDATA[
branch1878:0  %kernel_data_V_1_6_load_3 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_3"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch1878:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16">
<![CDATA[
branch1877:0  %kernel_data_V_1_5_load_3 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_3"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch1877:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16">
<![CDATA[
branch1876:0  %kernel_data_V_1_4_load_3 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_3"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch1876:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16">
<![CDATA[
branch1879:0  %kernel_data_V_1_7_load_3 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_3"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch1879:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:1  %tmp_116 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:6  switch i2 %w_index132, label %branch1847 [
    i2 0, label %branch1844
    i2 1, label %branch1845
    i2 -2, label %branch1846
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16">
<![CDATA[
branch1846:0  %kernel_data_V_1_10_load_3 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_3"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0">
<![CDATA[
branch1846:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16">
<![CDATA[
branch1845:0  %kernel_data_V_1_9_load_3 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_3"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
branch1845:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16">
<![CDATA[
branch1844:0  %kernel_data_V_1_8_load_3 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_3"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch1844:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16">
<![CDATA[
branch1847:0  %kernel_data_V_1_11_load_3 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_3"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
branch1847:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:1  %tmp_117 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:6  switch i2 %w_index132, label %branch1815 [
    i2 0, label %branch1812
    i2 1, label %branch1813
    i2 -2, label %branch1814
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16">
<![CDATA[
branch1814:0  %kernel_data_V_1_14_load_2 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_2"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
branch1814:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16">
<![CDATA[
branch1813:0  %kernel_data_V_1_13_load_2 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_2"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0">
<![CDATA[
branch1813:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16">
<![CDATA[
branch1812:0  %kernel_data_V_1_12_load_2 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_2"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
branch1812:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16">
<![CDATA[
branch1815:0  %kernel_data_V_1_15_load_2 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_2"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="0">
<![CDATA[
branch1815:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:1  %tmp_118 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:6  switch i2 %w_index132, label %branch1783 [
    i2 0, label %branch1780
    i2 1, label %branch1781
    i2 -2, label %branch1782
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16">
<![CDATA[
branch1782:0  %kernel_data_V_1_18_load_3 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_3"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch1782:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16">
<![CDATA[
branch1781:0  %kernel_data_V_1_17_load_3 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_3"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
branch1781:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="16">
<![CDATA[
branch1780:0  %kernel_data_V_1_16_load_3 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_3"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="0">
<![CDATA[
branch1780:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16">
<![CDATA[
branch1783:0  %kernel_data_V_1_19_load_3 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_3"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
branch1783:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:1  %tmp_119 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:6  switch i2 %w_index132, label %branch1751 [
    i2 0, label %branch1748
    i2 1, label %branch1749
    i2 -2, label %branch1750
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="16">
<![CDATA[
branch1750:0  %kernel_data_V_1_22_load_3 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_3"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="0">
<![CDATA[
branch1750:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16">
<![CDATA[
branch1749:0  %kernel_data_V_1_21_load_3 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_3"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
branch1749:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16">
<![CDATA[
branch1748:0  %kernel_data_V_1_20_load_3 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_3"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
branch1748:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16">
<![CDATA[
branch1751:0  %kernel_data_V_1_23_load_3 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_3"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
branch1751:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:1  %tmp_120 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:6  switch i2 %w_index132, label %branch1719 [
    i2 0, label %branch1716
    i2 1, label %branch1717
    i2 -2, label %branch1718
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16">
<![CDATA[
branch1718:0  %kernel_data_V_1_26_load_2 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_2"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
branch1718:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16">
<![CDATA[
branch1717:0  %kernel_data_V_1_25_load_2 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_2"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
branch1717:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16">
<![CDATA[
branch1716:0  %kernel_data_V_1_24_load_2 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_2"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch1716:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="16">
<![CDATA[
branch1719:0  %kernel_data_V_1_27_load_2 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_2"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch1719:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:1  %tmp_121 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:6  switch i2 %w_index132, label %branch1687 [
    i2 0, label %branch1684
    i2 1, label %branch1685
    i2 -2, label %branch1686
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16">
<![CDATA[
branch1686:0  %kernel_data_V_1_30_load_3 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_3"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
branch1686:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16">
<![CDATA[
branch1685:0  %kernel_data_V_1_29_load_3 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_3"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
branch1685:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16">
<![CDATA[
branch1684:0  %kernel_data_V_1_28_load_3 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_3"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch1684:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="16">
<![CDATA[
branch1687:0  %kernel_data_V_1_31_load_3 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_3"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
branch1687:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:1  %tmp_122 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16">
<![CDATA[
branch1654:0  %kernel_data_V_1_34_load_3 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_3"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch1654:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16">
<![CDATA[
branch1653:0  %kernel_data_V_1_33_load_3 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_3"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch1653:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16">
<![CDATA[
branch1652:0  %kernel_data_V_1_32_load_3 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_3"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
branch1652:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="16">
<![CDATA[
branch1655:0  %kernel_data_V_1_35_load_3 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_3"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch1655:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:1  %tmp_123 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:15  switch i2 %w_index132, label %branch1587 [
    i2 0, label %branch1584
    i2 1, label %branch1585
    i2 -2, label %branch1586
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16">
<![CDATA[
branch1586:0  %kernel_data_V_1_2_load_3 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_3"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="0">
<![CDATA[
branch1586:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="16">
<![CDATA[
branch1585:0  %kernel_data_V_1_1_load_3 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_3"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
branch1585:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16">
<![CDATA[
branch1584:0  %kernel_data_V_1_0_load_3 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_3"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
branch1584:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="16">
<![CDATA[
branch1587:0  %kernel_data_V_1_3_load_3 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_3"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
branch1587:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:1  %tmp_124 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:6  switch i2 %w_index132, label %branch1555 [
    i2 0, label %branch1552
    i2 1, label %branch1553
    i2 -2, label %branch1554
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16">
<![CDATA[
branch1554:0  %kernel_data_V_1_6_load_4 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_4"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch1554:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="16">
<![CDATA[
branch1553:0  %kernel_data_V_1_5_load_4 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_4"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch1553:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16">
<![CDATA[
branch1552:0  %kernel_data_V_1_4_load_4 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_4"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch1552:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16">
<![CDATA[
branch1555:0  %kernel_data_V_1_7_load_4 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_4"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch1555:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:1  %tmp_125 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 448, i32 463)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:6  switch i2 %w_index132, label %branch1523 [
    i2 0, label %branch1520
    i2 1, label %branch1521
    i2 -2, label %branch1522
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16">
<![CDATA[
branch1522:0  %kernel_data_V_1_10_load_4 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_4"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="0">
<![CDATA[
branch1522:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="16">
<![CDATA[
branch1521:0  %kernel_data_V_1_9_load_4 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_4"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0">
<![CDATA[
branch1521:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16">
<![CDATA[
branch1520:0  %kernel_data_V_1_8_load_4 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_4"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
branch1520:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="16">
<![CDATA[
branch1523:0  %kernel_data_V_1_11_load_4 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_4"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0">
<![CDATA[
branch1523:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:1  %tmp_126 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 464, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:6  switch i2 %w_index132, label %branch1491 [
    i2 0, label %branch1488
    i2 1, label %branch1489
    i2 -2, label %branch1490
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="16">
<![CDATA[
branch1490:0  %kernel_data_V_1_14_load_3 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_3"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch1490:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="16">
<![CDATA[
branch1489:0  %kernel_data_V_1_13_load_3 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_3"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
branch1489:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="16">
<![CDATA[
branch1488:0  %kernel_data_V_1_12_load_3 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_3"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
branch1488:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="16">
<![CDATA[
branch1491:0  %kernel_data_V_1_15_load_3 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_3"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
branch1491:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:1  %tmp_127 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 480, i32 495)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:6  switch i2 %w_index132, label %branch1459 [
    i2 0, label %branch1456
    i2 1, label %branch1457
    i2 -2, label %branch1458
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="16">
<![CDATA[
branch1458:0  %kernel_data_V_1_18_load_4 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_4"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
branch1458:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="16">
<![CDATA[
branch1457:0  %kernel_data_V_1_17_load_4 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_4"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
branch1457:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="16">
<![CDATA[
branch1456:0  %kernel_data_V_1_16_load_4 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_4"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
branch1456:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="16">
<![CDATA[
branch1459:0  %kernel_data_V_1_19_load_4 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_4"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="0">
<![CDATA[
branch1459:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:1  %tmp_128 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 496, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:6  switch i2 %w_index132, label %branch1427 [
    i2 0, label %branch1424
    i2 1, label %branch1425
    i2 -2, label %branch1426
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="16">
<![CDATA[
branch1426:0  %kernel_data_V_1_22_load_4 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_4"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="0">
<![CDATA[
branch1426:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="16">
<![CDATA[
branch1425:0  %kernel_data_V_1_21_load_4 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_4"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
branch1425:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="16">
<![CDATA[
branch1424:0  %kernel_data_V_1_20_load_4 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_4"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
branch1424:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="16">
<![CDATA[
branch1427:0  %kernel_data_V_1_23_load_4 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_4"/></StgValue>
</operation>

<operation id="645" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="0">
<![CDATA[
branch1427:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="646" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:1  %tmp_129 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 512, i32 527)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="647" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:6  switch i2 %w_index132, label %branch1395 [
    i2 0, label %branch1392
    i2 1, label %branch1393
    i2 -2, label %branch1394
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="648" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="16">
<![CDATA[
branch1394:0  %kernel_data_V_1_26_load_3 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_3"/></StgValue>
</operation>

<operation id="649" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0">
<![CDATA[
branch1394:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="650" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="16">
<![CDATA[
branch1393:0  %kernel_data_V_1_25_load_3 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_3"/></StgValue>
</operation>

<operation id="651" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
branch1393:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="652" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="16">
<![CDATA[
branch1392:0  %kernel_data_V_1_24_load_3 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_3"/></StgValue>
</operation>

<operation id="653" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
branch1392:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="654" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="16">
<![CDATA[
branch1395:0  %kernel_data_V_1_27_load_3 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_3"/></StgValue>
</operation>

<operation id="655" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
branch1395:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="656" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:1  %tmp_130 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 528, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="657" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:6  switch i2 %w_index132, label %branch1363 [
    i2 0, label %branch1360
    i2 1, label %branch1361
    i2 -2, label %branch1362
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="658" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16">
<![CDATA[
branch1362:0  %kernel_data_V_1_30_load_4 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_4"/></StgValue>
</operation>

<operation id="659" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
branch1362:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="660" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="16">
<![CDATA[
branch1361:0  %kernel_data_V_1_29_load_4 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_4"/></StgValue>
</operation>

<operation id="661" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0">
<![CDATA[
branch1361:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="662" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="16">
<![CDATA[
branch1360:0  %kernel_data_V_1_28_load_4 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_4"/></StgValue>
</operation>

<operation id="663" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
branch1360:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="664" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="16">
<![CDATA[
branch1363:0  %kernel_data_V_1_31_load_4 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_4"/></StgValue>
</operation>

<operation id="665" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="0">
<![CDATA[
branch1363:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="666" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:1  %tmp_131 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 544, i32 559)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="667" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="16">
<![CDATA[
branch1330:0  %kernel_data_V_1_34_load_4 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_4"/></StgValue>
</operation>

<operation id="668" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0">
<![CDATA[
branch1330:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="669" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="16">
<![CDATA[
branch1329:0  %kernel_data_V_1_33_load_4 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_4"/></StgValue>
</operation>

<operation id="670" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="0">
<![CDATA[
branch1329:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="671" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="16">
<![CDATA[
branch1328:0  %kernel_data_V_1_32_load_4 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_4"/></StgValue>
</operation>

<operation id="672" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="0">
<![CDATA[
branch1328:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="673" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="16">
<![CDATA[
branch1331:0  %kernel_data_V_1_35_load_4 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_4"/></StgValue>
</operation>

<operation id="674" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="0">
<![CDATA[
branch1331:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="675" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:1  %tmp_132 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 560, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="676" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:15  switch i2 %w_index132, label %branch1263 [
    i2 0, label %branch1260
    i2 1, label %branch1261
    i2 -2, label %branch1262
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="677" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="16" op_0_bw="16">
<![CDATA[
branch1262:0  %kernel_data_V_1_2_load_4 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_4"/></StgValue>
</operation>

<operation id="678" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="0">
<![CDATA[
branch1262:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="679" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="16" op_0_bw="16">
<![CDATA[
branch1261:0  %kernel_data_V_1_1_load_4 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_4"/></StgValue>
</operation>

<operation id="680" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="0">
<![CDATA[
branch1261:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="681" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="16" op_0_bw="16">
<![CDATA[
branch1260:0  %kernel_data_V_1_0_load_4 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_4"/></StgValue>
</operation>

<operation id="682" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
branch1260:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="683" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="16" op_0_bw="16">
<![CDATA[
branch1263:0  %kernel_data_V_1_3_load_4 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_4"/></StgValue>
</operation>

<operation id="684" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="0">
<![CDATA[
branch1263:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="685" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:1  %tmp_133 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 576, i32 591)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="686" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:6  switch i2 %w_index132, label %branch1231 [
    i2 0, label %branch1228
    i2 1, label %branch1229
    i2 -2, label %branch1230
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="687" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="16" op_0_bw="16">
<![CDATA[
branch1230:0  %kernel_data_V_1_6_load_5 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_5"/></StgValue>
</operation>

<operation id="688" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch1230:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="689" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="16">
<![CDATA[
branch1229:0  %kernel_data_V_1_5_load_5 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_5"/></StgValue>
</operation>

<operation id="690" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch1229:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="691" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="16">
<![CDATA[
branch1228:0  %kernel_data_V_1_4_load_5 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_5"/></StgValue>
</operation>

<operation id="692" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
branch1228:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="693" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16">
<![CDATA[
branch1231:0  %kernel_data_V_1_7_load_5 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_5"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
branch1231:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:1  %tmp_134 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 592, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:6  switch i2 %w_index132, label %branch1199 [
    i2 0, label %branch1196
    i2 1, label %branch1197
    i2 -2, label %branch1198
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="16" op_0_bw="16">
<![CDATA[
branch1198:0  %kernel_data_V_1_10_load_5 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_5"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0">
<![CDATA[
branch1198:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="16">
<![CDATA[
branch1197:0  %kernel_data_V_1_9_load_5 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_5"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="0">
<![CDATA[
branch1197:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="16">
<![CDATA[
branch1196:0  %kernel_data_V_1_8_load_5 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_5"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="0">
<![CDATA[
branch1196:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16">
<![CDATA[
branch1199:0  %kernel_data_V_1_11_load_5 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_5"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
branch1199:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:1  %tmp_135 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 608, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:6  switch i2 %w_index132, label %branch1167 [
    i2 0, label %branch1164
    i2 1, label %branch1165
    i2 -2, label %branch1166
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="16" op_0_bw="16">
<![CDATA[
branch1166:0  %kernel_data_V_1_14_load_4 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_4"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch1166:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16">
<![CDATA[
branch1165:0  %kernel_data_V_1_13_load_4 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_4"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch1165:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="16">
<![CDATA[
branch1164:0  %kernel_data_V_1_12_load_4 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_4"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch1164:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16">
<![CDATA[
branch1167:0  %kernel_data_V_1_15_load_4 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_4"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch1167:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:1  %tmp_136 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 624, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:6  switch i2 %w_index132, label %branch1135 [
    i2 0, label %branch1132
    i2 1, label %branch1133
    i2 -2, label %branch1134
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="16" op_0_bw="16">
<![CDATA[
branch1134:0  %kernel_data_V_1_18_load_5 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_5"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
branch1134:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="16">
<![CDATA[
branch1133:0  %kernel_data_V_1_17_load_5 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_5"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
branch1133:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16">
<![CDATA[
branch1132:0  %kernel_data_V_1_16_load_5 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_5"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="0">
<![CDATA[
branch1132:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16">
<![CDATA[
branch1135:0  %kernel_data_V_1_19_load_5 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_5"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0">
<![CDATA[
branch1135:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:1  %tmp_137 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 640, i32 655)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:6  switch i2 %w_index132, label %branch1103 [
    i2 0, label %branch1100
    i2 1, label %branch1101
    i2 -2, label %branch1102
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16">
<![CDATA[
branch1102:0  %kernel_data_V_1_22_load_5 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_5"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
branch1102:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16">
<![CDATA[
branch1101:0  %kernel_data_V_1_21_load_5 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_5"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0">
<![CDATA[
branch1101:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16">
<![CDATA[
branch1100:0  %kernel_data_V_1_20_load_5 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_5"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="0">
<![CDATA[
branch1100:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16">
<![CDATA[
branch1103:0  %kernel_data_V_1_23_load_5 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_5"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="0" op_0_bw="0">
<![CDATA[
branch1103:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:1  %tmp_138 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 656, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:6  switch i2 %w_index132, label %branch1071 [
    i2 0, label %branch1068
    i2 1, label %branch1069
    i2 -2, label %branch1070
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16">
<![CDATA[
branch1070:0  %kernel_data_V_1_26_load_4 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_4"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
branch1070:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16">
<![CDATA[
branch1069:0  %kernel_data_V_1_25_load_4 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_4"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
branch1069:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="16">
<![CDATA[
branch1068:0  %kernel_data_V_1_24_load_4 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_4"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="0">
<![CDATA[
branch1068:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16">
<![CDATA[
branch1071:0  %kernel_data_V_1_27_load_4 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_4"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
branch1071:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:1  %tmp_139 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 672, i32 687)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:6  switch i2 %w_index132, label %branch1039 [
    i2 0, label %branch1036
    i2 1, label %branch1037
    i2 -2, label %branch1038
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="16">
<![CDATA[
branch1038:0  %kernel_data_V_1_30_load_5 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_5"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
branch1038:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="749" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16">
<![CDATA[
branch1037:0  %kernel_data_V_1_29_load_5 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_5"/></StgValue>
</operation>

<operation id="750" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
branch1037:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="751" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="16">
<![CDATA[
branch1036:0  %kernel_data_V_1_28_load_5 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_5"/></StgValue>
</operation>

<operation id="752" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="0">
<![CDATA[
branch1036:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="753" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16">
<![CDATA[
branch1039:0  %kernel_data_V_1_31_load_5 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_5"/></StgValue>
</operation>

<operation id="754" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
branch1039:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="755" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:1  %tmp_140 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 688, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="756" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16">
<![CDATA[
branch1006:0  %kernel_data_V_1_34_load_5 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_5"/></StgValue>
</operation>

<operation id="757" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="0">
<![CDATA[
branch1006:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="758" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16">
<![CDATA[
branch1005:0  %kernel_data_V_1_33_load_5 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_5"/></StgValue>
</operation>

<operation id="759" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="0">
<![CDATA[
branch1005:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="760" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16">
<![CDATA[
branch1004:0  %kernel_data_V_1_32_load_5 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_5"/></StgValue>
</operation>

<operation id="761" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0">
<![CDATA[
branch1004:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="762" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16">
<![CDATA[
branch1007:0  %kernel_data_V_1_35_load_5 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_5"/></StgValue>
</operation>

<operation id="763" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="0" op_0_bw="0">
<![CDATA[
branch1007:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="764" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:1  %tmp_141 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 704, i32 719)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="765" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:15  switch i2 %w_index132, label %branch939 [
    i2 0, label %branch936
    i2 1, label %branch937
    i2 -2, label %branch938
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="766" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16">
<![CDATA[
branch938:0  %kernel_data_V_1_2_load_5 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_5"/></StgValue>
</operation>

<operation id="767" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
branch938:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="768" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16">
<![CDATA[
branch937:0  %kernel_data_V_1_1_load_5 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_5"/></StgValue>
</operation>

<operation id="769" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
branch937:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="770" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="16" op_0_bw="16">
<![CDATA[
branch936:0  %kernel_data_V_1_0_load_5 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_5"/></StgValue>
</operation>

<operation id="771" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="0" op_0_bw="0">
<![CDATA[
branch936:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="772" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16">
<![CDATA[
branch939:0  %kernel_data_V_1_3_load_5 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_5"/></StgValue>
</operation>

<operation id="773" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
branch939:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="774" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:1  %tmp_142 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 720, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="775" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:6  switch i2 %w_index132, label %branch907 [
    i2 0, label %branch904
    i2 1, label %branch905
    i2 -2, label %branch906
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="776" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16">
<![CDATA[
branch906:0  %kernel_data_V_1_6_load_6 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_6"/></StgValue>
</operation>

<operation id="777" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0">
<![CDATA[
branch906:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="778" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16">
<![CDATA[
branch905:0  %kernel_data_V_1_5_load_6 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_6"/></StgValue>
</operation>

<operation id="779" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0">
<![CDATA[
branch905:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="780" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16">
<![CDATA[
branch904:0  %kernel_data_V_1_4_load_6 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_6"/></StgValue>
</operation>

<operation id="781" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
branch904:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="782" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16">
<![CDATA[
branch907:0  %kernel_data_V_1_7_load_6 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_6"/></StgValue>
</operation>

<operation id="783" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0">
<![CDATA[
branch907:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="784" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:1  %tmp_143 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 736, i32 751)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="785" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:6  switch i2 %w_index132, label %branch875 [
    i2 0, label %branch872
    i2 1, label %branch873
    i2 -2, label %branch874
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="786" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16">
<![CDATA[
branch874:0  %kernel_data_V_1_10_load_6 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_6"/></StgValue>
</operation>

<operation id="787" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0">
<![CDATA[
branch874:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="788" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16">
<![CDATA[
branch873:0  %kernel_data_V_1_9_load_6 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_6"/></StgValue>
</operation>

<operation id="789" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="0" op_0_bw="0">
<![CDATA[
branch873:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="790" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="16">
<![CDATA[
branch872:0  %kernel_data_V_1_8_load_6 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_6"/></StgValue>
</operation>

<operation id="791" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0">
<![CDATA[
branch872:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="792" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16">
<![CDATA[
branch875:0  %kernel_data_V_1_11_load_6 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_6"/></StgValue>
</operation>

<operation id="793" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0">
<![CDATA[
branch875:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="794" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:1  %tmp_144 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 752, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="795" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:6  switch i2 %w_index132, label %branch843 [
    i2 0, label %branch840
    i2 1, label %branch841
    i2 -2, label %branch842
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="796" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="16" op_0_bw="16">
<![CDATA[
branch842:0  %kernel_data_V_1_14_load_5 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_5"/></StgValue>
</operation>

<operation id="797" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0">
<![CDATA[
branch842:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="798" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="16">
<![CDATA[
branch841:0  %kernel_data_V_1_13_load_5 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_5"/></StgValue>
</operation>

<operation id="799" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="0" op_0_bw="0">
<![CDATA[
branch841:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="800" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="16" op_0_bw="16">
<![CDATA[
branch840:0  %kernel_data_V_1_12_load_5 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_5"/></StgValue>
</operation>

<operation id="801" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0">
<![CDATA[
branch840:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="802" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="16" op_0_bw="16">
<![CDATA[
branch843:0  %kernel_data_V_1_15_load_5 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_5"/></StgValue>
</operation>

<operation id="803" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="0">
<![CDATA[
branch843:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="804" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:1  %tmp_145 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 768, i32 783)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="805" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:6  switch i2 %w_index132, label %branch811 [
    i2 0, label %branch808
    i2 1, label %branch809
    i2 -2, label %branch810
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="806" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16">
<![CDATA[
branch810:0  %kernel_data_V_1_18_load_6 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_6"/></StgValue>
</operation>

<operation id="807" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="0" op_0_bw="0">
<![CDATA[
branch810:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="808" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16">
<![CDATA[
branch809:0  %kernel_data_V_1_17_load_6 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_6"/></StgValue>
</operation>

<operation id="809" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="0">
<![CDATA[
branch809:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="810" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16">
<![CDATA[
branch808:0  %kernel_data_V_1_16_load_6 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_6"/></StgValue>
</operation>

<operation id="811" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="0">
<![CDATA[
branch808:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="812" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16">
<![CDATA[
branch811:0  %kernel_data_V_1_19_load_6 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_6"/></StgValue>
</operation>

<operation id="813" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0">
<![CDATA[
branch811:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="814" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:1  %tmp_146 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 784, i32 799)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="815" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:6  switch i2 %w_index132, label %branch779 [
    i2 0, label %branch776
    i2 1, label %branch777
    i2 -2, label %branch778
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="816" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16">
<![CDATA[
branch778:0  %kernel_data_V_1_22_load_6 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_6"/></StgValue>
</operation>

<operation id="817" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0">
<![CDATA[
branch778:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="818" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16">
<![CDATA[
branch777:0  %kernel_data_V_1_21_load_6 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_6"/></StgValue>
</operation>

<operation id="819" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0">
<![CDATA[
branch777:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="820" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16">
<![CDATA[
branch776:0  %kernel_data_V_1_20_load_6 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_6"/></StgValue>
</operation>

<operation id="821" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0">
<![CDATA[
branch776:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="822" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="16" op_0_bw="16">
<![CDATA[
branch779:0  %kernel_data_V_1_23_load_6 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_6"/></StgValue>
</operation>

<operation id="823" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0">
<![CDATA[
branch779:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="824" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:1  %tmp_147 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 800, i32 815)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="825" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:6  switch i2 %w_index132, label %branch747 [
    i2 0, label %branch744
    i2 1, label %branch745
    i2 -2, label %branch746
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="826" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="16" op_0_bw="16">
<![CDATA[
branch746:0  %kernel_data_V_1_26_load_5 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_5"/></StgValue>
</operation>

<operation id="827" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="0">
<![CDATA[
branch746:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="828" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="16">
<![CDATA[
branch745:0  %kernel_data_V_1_25_load_5 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_5"/></StgValue>
</operation>

<operation id="829" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="0">
<![CDATA[
branch745:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="830" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="16">
<![CDATA[
branch744:0  %kernel_data_V_1_24_load_5 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_5"/></StgValue>
</operation>

<operation id="831" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="0" op_0_bw="0">
<![CDATA[
branch744:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="832" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="16">
<![CDATA[
branch747:0  %kernel_data_V_1_27_load_5 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_5"/></StgValue>
</operation>

<operation id="833" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
branch747:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="834" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:1  %tmp_148 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 816, i32 831)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="835" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:6  switch i2 %w_index132, label %branch715 [
    i2 0, label %branch712
    i2 1, label %branch713
    i2 -2, label %branch714
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="836" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="16" op_0_bw="16">
<![CDATA[
branch714:0  %kernel_data_V_1_30_load_6 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_6"/></StgValue>
</operation>

<operation id="837" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
branch714:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="838" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="16" op_0_bw="16">
<![CDATA[
branch713:0  %kernel_data_V_1_29_load_6 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_6"/></StgValue>
</operation>

<operation id="839" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
branch713:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="840" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="16" op_0_bw="16">
<![CDATA[
branch712:0  %kernel_data_V_1_28_load_6 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_6"/></StgValue>
</operation>

<operation id="841" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="0">
<![CDATA[
branch712:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="842" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="16">
<![CDATA[
branch715:0  %kernel_data_V_1_31_load_6 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_6"/></StgValue>
</operation>

<operation id="843" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="0">
<![CDATA[
branch715:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="844" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:1  %tmp_149 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 832, i32 847)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="845" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="16" op_0_bw="16">
<![CDATA[
branch682:0  %kernel_data_V_1_34_load_6 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_6"/></StgValue>
</operation>

<operation id="846" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
branch682:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="847" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="16">
<![CDATA[
branch681:0  %kernel_data_V_1_33_load_6 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_6"/></StgValue>
</operation>

<operation id="848" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="0">
<![CDATA[
branch681:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="849" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="16" op_0_bw="16">
<![CDATA[
branch680:0  %kernel_data_V_1_32_load_6 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_6"/></StgValue>
</operation>

<operation id="850" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="0">
<![CDATA[
branch680:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="851" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="16">
<![CDATA[
branch683:0  %kernel_data_V_1_35_load_6 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_6"/></StgValue>
</operation>

<operation id="852" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
branch683:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="853" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:1  %tmp_150 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 848, i32 863)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="854" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:15  switch i2 %w_index132, label %branch615 [
    i2 0, label %branch612
    i2 1, label %branch613
    i2 -2, label %branch614
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="855" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="16" op_0_bw="16">
<![CDATA[
branch614:0  %kernel_data_V_1_2_load_6 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_6"/></StgValue>
</operation>

<operation id="856" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch614:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="857" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="16" op_0_bw="16">
<![CDATA[
branch613:0  %kernel_data_V_1_1_load_6 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_6"/></StgValue>
</operation>

<operation id="858" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch613:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="859" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="16" op_0_bw="16">
<![CDATA[
branch612:0  %kernel_data_V_1_0_load_6 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_6"/></StgValue>
</operation>

<operation id="860" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0">
<![CDATA[
branch612:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="861" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="16">
<![CDATA[
branch615:0  %kernel_data_V_1_3_load_6 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_6"/></StgValue>
</operation>

<operation id="862" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0">
<![CDATA[
branch615:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="863" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:1  %tmp_151 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 864, i32 879)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="864" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:6  switch i2 %w_index132, label %branch583 [
    i2 0, label %branch580
    i2 1, label %branch581
    i2 -2, label %branch582
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="865" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="16" op_0_bw="16">
<![CDATA[
branch582:0  %kernel_data_V_1_6_load_7 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_7"/></StgValue>
</operation>

<operation id="866" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="0">
<![CDATA[
branch582:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="867" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="16">
<![CDATA[
branch581:0  %kernel_data_V_1_5_load_7 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_7"/></StgValue>
</operation>

<operation id="868" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="0">
<![CDATA[
branch581:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="869" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="16" op_0_bw="16">
<![CDATA[
branch580:0  %kernel_data_V_1_4_load_7 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_7"/></StgValue>
</operation>

<operation id="870" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="0">
<![CDATA[
branch580:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="871" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16">
<![CDATA[
branch583:0  %kernel_data_V_1_7_load_7 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_7"/></StgValue>
</operation>

<operation id="872" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0">
<![CDATA[
branch583:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="873" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:1  %tmp_152 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 880, i32 895)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="874" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:6  switch i2 %w_index132, label %branch551 [
    i2 0, label %branch548
    i2 1, label %branch549
    i2 -2, label %branch550
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="875" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="16" op_0_bw="16">
<![CDATA[
branch550:0  %kernel_data_V_1_10_load_7 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_7"/></StgValue>
</operation>

<operation id="876" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0">
<![CDATA[
branch550:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="877" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16">
<![CDATA[
branch549:0  %kernel_data_V_1_9_load_7 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_7"/></StgValue>
</operation>

<operation id="878" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0">
<![CDATA[
branch549:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="879" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="16" op_0_bw="16">
<![CDATA[
branch548:0  %kernel_data_V_1_8_load_7 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_7"/></StgValue>
</operation>

<operation id="880" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="0" op_0_bw="0">
<![CDATA[
branch548:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="881" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="16" op_0_bw="16">
<![CDATA[
branch551:0  %kernel_data_V_1_11_load_7 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_7"/></StgValue>
</operation>

<operation id="882" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="0" op_0_bw="0">
<![CDATA[
branch551:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="883" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:1  %tmp_153 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 896, i32 911)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="884" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:6  switch i2 %w_index132, label %branch519 [
    i2 0, label %branch516
    i2 1, label %branch517
    i2 -2, label %branch518
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="885" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="16" op_0_bw="16">
<![CDATA[
branch518:0  %kernel_data_V_1_14_load_6 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_6"/></StgValue>
</operation>

<operation id="886" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
branch518:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="887" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="16" op_0_bw="16">
<![CDATA[
branch517:0  %kernel_data_V_1_13_load_6 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_6"/></StgValue>
</operation>

<operation id="888" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
branch517:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="889" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="16" op_0_bw="16">
<![CDATA[
branch516:0  %kernel_data_V_1_12_load_6 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_6"/></StgValue>
</operation>

<operation id="890" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
branch516:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="891" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="16" op_0_bw="16">
<![CDATA[
branch519:0  %kernel_data_V_1_15_load_6 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_6"/></StgValue>
</operation>

<operation id="892" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
branch519:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="893" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:1  %tmp_154 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 912, i32 927)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="894" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:6  switch i2 %w_index132, label %branch487 [
    i2 0, label %branch484
    i2 1, label %branch485
    i2 -2, label %branch486
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="895" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="16" op_0_bw="16">
<![CDATA[
branch486:0  %kernel_data_V_1_18_load_7 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_7"/></StgValue>
</operation>

<operation id="896" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0">
<![CDATA[
branch486:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="897" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="16" op_0_bw="16">
<![CDATA[
branch485:0  %kernel_data_V_1_17_load_7 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_7"/></StgValue>
</operation>

<operation id="898" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="899" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="16">
<![CDATA[
branch484:0  %kernel_data_V_1_16_load_7 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_7"/></StgValue>
</operation>

<operation id="900" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="0">
<![CDATA[
branch484:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="901" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="16" op_0_bw="16">
<![CDATA[
branch487:0  %kernel_data_V_1_19_load_7 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_7"/></StgValue>
</operation>

<operation id="902" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0">
<![CDATA[
branch487:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="903" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:1  %tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 928, i32 943)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="904" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:6  switch i2 %w_index132, label %branch455 [
    i2 0, label %branch452
    i2 1, label %branch453
    i2 -2, label %branch454
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="905" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="16">
<![CDATA[
branch454:0  %kernel_data_V_1_22_load_7 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_7"/></StgValue>
</operation>

<operation id="906" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="907" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="16" op_0_bw="16">
<![CDATA[
branch453:0  %kernel_data_V_1_21_load_7 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_7"/></StgValue>
</operation>

<operation id="908" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="909" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16">
<![CDATA[
branch452:0  %kernel_data_V_1_20_load_7 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_7"/></StgValue>
</operation>

<operation id="910" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="911" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="16" op_0_bw="16">
<![CDATA[
branch455:0  %kernel_data_V_1_23_load_7 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_7"/></StgValue>
</operation>

<operation id="912" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="913" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:1  %tmp_156 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 944, i32 959)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="914" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:6  switch i2 %w_index132, label %branch423 [
    i2 0, label %branch420
    i2 1, label %branch421
    i2 -2, label %branch422
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="915" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16">
<![CDATA[
branch422:0  %kernel_data_V_1_26_load_6 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_6"/></StgValue>
</operation>

<operation id="916" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="0" op_0_bw="0">
<![CDATA[
branch422:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="917" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="16" op_0_bw="16">
<![CDATA[
branch421:0  %kernel_data_V_1_25_load_6 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_6"/></StgValue>
</operation>

<operation id="918" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
branch421:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="919" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="16" op_0_bw="16">
<![CDATA[
branch420:0  %kernel_data_V_1_24_load_6 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_6"/></StgValue>
</operation>

<operation id="920" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="0" op_0_bw="0">
<![CDATA[
branch420:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="921" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="16" op_0_bw="16">
<![CDATA[
branch423:0  %kernel_data_V_1_27_load_6 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_6"/></StgValue>
</operation>

<operation id="922" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
branch423:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="923" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:1  %tmp_157 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 960, i32 975)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="924" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:6  switch i2 %w_index132, label %branch391 [
    i2 0, label %branch388
    i2 1, label %branch389
    i2 -2, label %branch390
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="925" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="16" op_0_bw="16">
<![CDATA[
branch390:0  %kernel_data_V_1_30_load_7 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_7"/></StgValue>
</operation>

<operation id="926" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0">
<![CDATA[
branch390:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="927" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="16" op_0_bw="16">
<![CDATA[
branch389:0  %kernel_data_V_1_29_load_7 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_7"/></StgValue>
</operation>

<operation id="928" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="929" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="16" op_0_bw="16">
<![CDATA[
branch388:0  %kernel_data_V_1_28_load_7 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_7"/></StgValue>
</operation>

<operation id="930" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="931" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="16">
<![CDATA[
branch391:0  %kernel_data_V_1_31_load_7 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_7"/></StgValue>
</operation>

<operation id="932" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="933" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:1  %tmp_158 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 976, i32 991)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="934" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="16" op_0_bw="16">
<![CDATA[
branch358:0  %kernel_data_V_1_34_load_7 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_7"/></StgValue>
</operation>

<operation id="935" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="0" op_0_bw="0">
<![CDATA[
branch358:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="936" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="16">
<![CDATA[
branch357:0  %kernel_data_V_1_33_load_7 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_7"/></StgValue>
</operation>

<operation id="937" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="0">
<![CDATA[
branch357:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="938" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="16" op_0_bw="16">
<![CDATA[
branch356:0  %kernel_data_V_1_32_load_7 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_7"/></StgValue>
</operation>

<operation id="939" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="940" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16">
<![CDATA[
branch359:0  %kernel_data_V_1_35_load_7 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_7"/></StgValue>
</operation>

<operation id="941" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="0">
<![CDATA[
branch359:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="942" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:1  %tmp_159 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 992, i32 1007)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="943" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:15  switch i2 %w_index132, label %branch291 [
    i2 0, label %branch288
    i2 1, label %branch289
    i2 -2, label %branch290
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="944" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="16" op_0_bw="16">
<![CDATA[
branch290:0  %kernel_data_V_1_2_load_7 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_7"/></StgValue>
</operation>

<operation id="945" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0">
<![CDATA[
branch290:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="946" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="16" op_0_bw="16">
<![CDATA[
branch289:0  %kernel_data_V_1_1_load_7 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_7"/></StgValue>
</operation>

<operation id="947" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
branch289:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="948" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="16" op_0_bw="16">
<![CDATA[
branch288:0  %kernel_data_V_1_0_load_7 = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load_7"/></StgValue>
</operation>

<operation id="949" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="950" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="16">
<![CDATA[
branch291:0  %kernel_data_V_1_3_load_7 = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load_7"/></StgValue>
</operation>

<operation id="951" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
branch291:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="952" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:1  %tmp_160 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1008, i32 1023)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="953" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:6  switch i2 %w_index132, label %branch259 [
    i2 0, label %branch256
    i2 1, label %branch257
    i2 -2, label %branch258
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="954" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="16" op_0_bw="16">
<![CDATA[
branch258:0  %kernel_data_V_1_6_load_8 = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load_8"/></StgValue>
</operation>

<operation id="955" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="956" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="16">
<![CDATA[
branch257:0  %kernel_data_V_1_5_load_8 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_8"/></StgValue>
</operation>

<operation id="957" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="958" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="16" op_0_bw="16">
<![CDATA[
branch256:0  %kernel_data_V_1_4_load_8 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_8"/></StgValue>
</operation>

<operation id="959" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="960" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="16">
<![CDATA[
branch259:0  %kernel_data_V_1_7_load_8 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_8"/></StgValue>
</operation>

<operation id="961" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="962" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:1  %tmp_161 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1024, i32 1039)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="963" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:6  switch i2 %w_index132, label %branch227 [
    i2 0, label %branch224
    i2 1, label %branch225
    i2 -2, label %branch226
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="964" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="16" op_0_bw="16">
<![CDATA[
branch226:0  %kernel_data_V_1_10_load_8 = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load_8"/></StgValue>
</operation>

<operation id="965" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="966" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16">
<![CDATA[
branch225:0  %kernel_data_V_1_9_load_8 = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load_8"/></StgValue>
</operation>

<operation id="967" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="968" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="16" op_0_bw="16">
<![CDATA[
branch224:0  %kernel_data_V_1_8_load_8 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_8"/></StgValue>
</operation>

<operation id="969" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="970" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="16" op_0_bw="16">
<![CDATA[
branch227:0  %kernel_data_V_1_11_load_8 = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load_8"/></StgValue>
</operation>

<operation id="971" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="972" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:1  %tmp_162 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1040, i32 1055)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="973" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:6  switch i2 %w_index132, label %branch195 [
    i2 0, label %branch192
    i2 1, label %branch193
    i2 -2, label %branch194
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="974" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="16" op_0_bw="16">
<![CDATA[
branch194:0  %kernel_data_V_1_14_load_7 = load i16* @kernel_data_V_1_14, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_load_7"/></StgValue>
</operation>

<operation id="975" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="16" op_0_bw="16">
<![CDATA[
branch193:0  %kernel_data_V_1_13_load_7 = load i16* @kernel_data_V_1_13, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_load_7"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="16" op_0_bw="16">
<![CDATA[
branch192:0  %kernel_data_V_1_12_load_7 = load i16* @kernel_data_V_1_12, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_load_7"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="16" op_0_bw="16">
<![CDATA[
branch195:0  %kernel_data_V_1_15_load_7 = load i16* @kernel_data_V_1_15, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_load_7"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="0" op_0_bw="0">
<![CDATA[
branch195:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:1  %tmp_163 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1056, i32 1071)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:6  switch i2 %w_index132, label %branch163 [
    i2 0, label %branch160
    i2 1, label %branch161
    i2 -2, label %branch162
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="16" op_0_bw="16">
<![CDATA[
branch162:0  %kernel_data_V_1_18_load_8 = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load_8"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="16" op_0_bw="16">
<![CDATA[
branch161:0  %kernel_data_V_1_17_load_8 = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load_8"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="16">
<![CDATA[
branch160:0  %kernel_data_V_1_16_load_8 = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load_8"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="16" op_0_bw="16">
<![CDATA[
branch163:0  %kernel_data_V_1_19_load_8 = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load_8"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:1  %tmp_164 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1072, i32 1087)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:6  switch i2 %w_index132, label %branch131 [
    i2 0, label %branch128
    i2 1, label %branch129
    i2 -2, label %branch130
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="16">
<![CDATA[
branch130:0  %kernel_data_V_1_22_load_8 = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load_8"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="16" op_0_bw="16">
<![CDATA[
branch129:0  %kernel_data_V_1_21_load_8 = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load_8"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="16">
<![CDATA[
branch128:0  %kernel_data_V_1_20_load_8 = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load_8"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="16" op_0_bw="16">
<![CDATA[
branch131:0  %kernel_data_V_1_23_load_8 = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load_8"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:1  %tmp_165 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1088, i32 1103)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:6  switch i2 %w_index132, label %branch99 [
    i2 0, label %branch96
    i2 1, label %branch97
    i2 -2, label %branch98
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="16">
<![CDATA[
branch98:0  %kernel_data_V_1_26_load_7 = load i16* @kernel_data_V_1_26, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_load_7"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="16" op_0_bw="16">
<![CDATA[
branch97:0  %kernel_data_V_1_25_load_7 = load i16* @kernel_data_V_1_25, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_load_7"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="16" op_0_bw="16">
<![CDATA[
branch96:0  %kernel_data_V_1_24_load_7 = load i16* @kernel_data_V_1_24, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_load_7"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="16" op_0_bw="16">
<![CDATA[
branch99:0  %kernel_data_V_1_27_load_7 = load i16* @kernel_data_V_1_27, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_load_7"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:1  %tmp_166 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1104, i32 1119)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:6  switch i2 %w_index132, label %branch67 [
    i2 0, label %branch64
    i2 1, label %branch65
    i2 -2, label %branch66
  ]

]]></Node>
<StgValue><ssdm name="switch_ln56"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="16" op_0_bw="16">
<![CDATA[
branch66:0  %kernel_data_V_1_30_load_8 = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load_8"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="16" op_0_bw="16">
<![CDATA[
branch65:0  %kernel_data_V_1_29_load_8 = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load_8"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="16" op_0_bw="16">
<![CDATA[
branch64:0  %kernel_data_V_1_28_load_8 = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load_8"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="16">
<![CDATA[
branch67:0  %kernel_data_V_1_31_load_8 = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load_8"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="w_index132" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="16" op_0_bw="16" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:1  %tmp_167 = call i16 @_ssdm_op_PartSelect.i16.i1147.i32.i32(i1147 %w5_V_load, i32 1120, i32 1135)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="16" op_0_bw="16">
<![CDATA[
branch34:0  %kernel_data_V_1_34_load_8 = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load_8"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="16">
<![CDATA[
branch33:0  %kernel_data_V_1_33_load_8 = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load_8"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="16" op_0_bw="16">
<![CDATA[
branch32:0  %kernel_data_V_1_32_load_8 = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load_8"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="16">
<![CDATA[
branch35:0  %kernel_data_V_1_35_load_8 = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load_8"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln" val="!32"/>
<literal name="or_ln" val="!33"/>
<literal name="or_ln" val="!34"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %ReuseLoop_end

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="11" op_0_bw="11" op_1_bw="1147" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:1  %tmp_168 = call i11 @_ssdm_op_PartSelect.i11.i1147.i32.i32(i1147 %w5_V_load, i32 1136, i32 1146)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:0  %phi_ln56 = phi i16 [ %kernel_data_V_1_0_load, %branch2556 ], [ %kernel_data_V_1_1_load, %branch2557 ], [ %kernel_data_V_1_2_load, %branch2558 ], [ %kernel_data_V_1_3_load, %branch2559 ]

]]></Node>
<StgValue><ssdm name="phi_ln56"/></StgValue>
</operation>

<operation id="1033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:5  %sext_ln1116_cast = sext i16 %phi_ln56 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="1034" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:6  %sext_ln1118 = sext i16 %trunc_ln56 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="1035" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:7  %mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="1036" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05356:8  %trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="1037" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:0  %phi_ln56_1 = phi i16 [ %kernel_data_V_1_4_load_1, %branch2524 ], [ %kernel_data_V_1_5_load_1, %branch2525 ], [ %kernel_data_V_1_6_load_1, %branch2526 ], [ %kernel_data_V_1_7_load_1, %branch2527 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_1"/></StgValue>
</operation>

<operation id="1038" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:2  %sext_ln1116_99_cast = sext i16 %phi_ln56_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_99_cast"/></StgValue>
</operation>

<operation id="1039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:3  %sext_ln1118_80 = sext i16 %tmp_98 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_80"/></StgValue>
</operation>

<operation id="1040" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:4  %mul_ln1118_99 = mul i26 %sext_ln1116_99_cast, %sext_ln1118_80

]]></Node>
<StgValue><ssdm name="mul_ln1118_99"/></StgValue>
</operation>

<operation id="1041" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05282:5  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_99, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:0  %phi_ln56_2 = phi i16 [ %kernel_data_V_1_8_load_1, %branch2492 ], [ %kernel_data_V_1_9_load_1, %branch2493 ], [ %kernel_data_V_1_10_load_1, %branch2494 ], [ %kernel_data_V_1_11_load_1, %branch2495 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_2"/></StgValue>
</operation>

<operation id="1043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:2  %sext_ln1116_100_cast = sext i16 %phi_ln56_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_100_cast"/></StgValue>
</operation>

<operation id="1044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:3  %sext_ln1118_81 = sext i16 %tmp_99 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_81"/></StgValue>
</operation>

<operation id="1045" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:4  %mul_ln1118_100 = mul i26 %sext_ln1116_100_cast, %sext_ln1118_81

]]></Node>
<StgValue><ssdm name="mul_ln1118_100"/></StgValue>
</operation>

<operation id="1046" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05209:5  %trunc_ln708_79 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_100, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_79"/></StgValue>
</operation>

<operation id="1047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:0  %phi_ln56_3 = phi i16 [ %kernel_data_V_1_12_load, %branch2460 ], [ %kernel_data_V_1_13_load, %branch2461 ], [ %kernel_data_V_1_14_load, %branch2462 ], [ %kernel_data_V_1_15_load, %branch2463 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_3"/></StgValue>
</operation>

<operation id="1048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:2  %sext_ln1116_101_cast = sext i16 %phi_ln56_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_101_cast"/></StgValue>
</operation>

<operation id="1049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:3  %sext_ln1118_82 = sext i16 %tmp_100 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_82"/></StgValue>
</operation>

<operation id="1050" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:4  %mul_ln1118_101 = mul i26 %sext_ln1116_101_cast, %sext_ln1118_82

]]></Node>
<StgValue><ssdm name="mul_ln1118_101"/></StgValue>
</operation>

<operation id="1051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05136:5  %trunc_ln708_80 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_101, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_80"/></StgValue>
</operation>

<operation id="1052" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:0  %phi_ln56_4 = phi i16 [ %kernel_data_V_1_16_load_1, %branch2428 ], [ %kernel_data_V_1_17_load_1, %branch2429 ], [ %kernel_data_V_1_18_load_1, %branch2430 ], [ %kernel_data_V_1_19_load_1, %branch2431 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_4"/></StgValue>
</operation>

<operation id="1053" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:2  %sext_ln1116_102_cast = sext i16 %phi_ln56_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_102_cast"/></StgValue>
</operation>

<operation id="1054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:3  %sext_ln1118_83 = sext i16 %tmp_101 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_83"/></StgValue>
</operation>

<operation id="1055" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:4  %mul_ln1118_102 = mul i26 %sext_ln1116_102_cast, %sext_ln1118_83

]]></Node>
<StgValue><ssdm name="mul_ln1118_102"/></StgValue>
</operation>

<operation id="1056" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.05063:5  %trunc_ln708_81 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_102, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_81"/></StgValue>
</operation>

<operation id="1057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:0  %phi_ln56_5 = phi i16 [ %kernel_data_V_1_20_load_1, %branch2396 ], [ %kernel_data_V_1_21_load_1, %branch2397 ], [ %kernel_data_V_1_22_load_1, %branch2398 ], [ %kernel_data_V_1_23_load_1, %branch2399 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_5"/></StgValue>
</operation>

<operation id="1058" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:2  %sext_ln1116_103_cast = sext i16 %phi_ln56_5 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_103_cast"/></StgValue>
</operation>

<operation id="1059" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:3  %sext_ln1118_84 = sext i16 %tmp_102 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_84"/></StgValue>
</operation>

<operation id="1060" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:4  %mul_ln1118_103 = mul i26 %sext_ln1116_103_cast, %sext_ln1118_84

]]></Node>
<StgValue><ssdm name="mul_ln1118_103"/></StgValue>
</operation>

<operation id="1061" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04990:5  %trunc_ln708_82 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_103, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_82"/></StgValue>
</operation>

<operation id="1062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:0  %phi_ln56_6 = phi i16 [ %kernel_data_V_1_24_load, %branch2364 ], [ %kernel_data_V_1_25_load, %branch2365 ], [ %kernel_data_V_1_26_load, %branch2366 ], [ %kernel_data_V_1_27_load, %branch2367 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_6"/></StgValue>
</operation>

<operation id="1063" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:2  %sext_ln1116_104_cast = sext i16 %phi_ln56_6 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_104_cast"/></StgValue>
</operation>

<operation id="1064" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:3  %sext_ln1118_85 = sext i16 %tmp_103 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_85"/></StgValue>
</operation>

<operation id="1065" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:4  %mul_ln1118_104 = mul i26 %sext_ln1116_104_cast, %sext_ln1118_85

]]></Node>
<StgValue><ssdm name="mul_ln1118_104"/></StgValue>
</operation>

<operation id="1066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04917:5  %trunc_ln708_83 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_104, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_83"/></StgValue>
</operation>

<operation id="1067" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:0  %phi_ln56_7 = phi i16 [ %kernel_data_V_1_28_load_1, %branch2332 ], [ %kernel_data_V_1_29_load_1, %branch2333 ], [ %kernel_data_V_1_30_load_1, %branch2334 ], [ %kernel_data_V_1_31_load_1, %branch2335 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_7"/></StgValue>
</operation>

<operation id="1068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:2  %sext_ln1116_105_cast = sext i16 %phi_ln56_7 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_105_cast"/></StgValue>
</operation>

<operation id="1069" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:3  %sext_ln1118_86 = sext i16 %tmp_104 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_86"/></StgValue>
</operation>

<operation id="1070" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:4  %mul_ln1118_105 = mul i26 %sext_ln1118_86, %sext_ln1116_105_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_105"/></StgValue>
</operation>

<operation id="1071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04844:5  %trunc_ln708_84 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_105, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_84"/></StgValue>
</operation>

<operation id="1072" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:0  %phi_ln56_8 = phi i16 [ %kernel_data_V_1_32_load_1, %branch2300 ], [ %kernel_data_V_1_33_load_1, %branch2301 ], [ %kernel_data_V_1_34_load_1, %branch2302 ], [ %kernel_data_V_1_35_load_1, %branch2303 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_8"/></StgValue>
</operation>

<operation id="1073" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:2  %sext_ln1116_106_cast = sext i16 %phi_ln56_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_106_cast"/></StgValue>
</operation>

<operation id="1074" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:3  %sext_ln1118_87 = sext i16 %tmp_105 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_87"/></StgValue>
</operation>

<operation id="1075" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:4  %mul_ln1118_106 = mul i26 %sext_ln1116_106_cast, %sext_ln1118_87

]]></Node>
<StgValue><ssdm name="mul_ln1118_106"/></StgValue>
</operation>

<operation id="1076" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:5  %trunc_ln708_85 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_106, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_85"/></StgValue>
</operation>

<operation id="1077" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:0  %phi_ln56_9 = phi i16 [ %kernel_data_V_1_0_load_1, %branch2232 ], [ %kernel_data_V_1_1_load_1, %branch2233 ], [ %kernel_data_V_1_2_load_1, %branch2234 ], [ %kernel_data_V_1_3_load_1, %branch2235 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_9"/></StgValue>
</operation>

<operation id="1078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:2  %sext_ln1116_107_cast = sext i16 %phi_ln56_9 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_107_cast"/></StgValue>
</operation>

<operation id="1079" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:3  %sext_ln1118_88 = sext i16 %tmp_106 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_88"/></StgValue>
</operation>

<operation id="1080" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:4  %mul_ln1118_107 = mul i26 %sext_ln1116_107_cast, %sext_ln1118_88

]]></Node>
<StgValue><ssdm name="mul_ln1118_107"/></StgValue>
</operation>

<operation id="1081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04698:5  %trunc_ln708_86 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_107, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_86"/></StgValue>
</operation>

<operation id="1082" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:0  %phi_ln56_10 = phi i16 [ %kernel_data_V_1_4_load_2, %branch2200 ], [ %kernel_data_V_1_5_load_2, %branch2201 ], [ %kernel_data_V_1_6_load_2, %branch2202 ], [ %kernel_data_V_1_7_load_2, %branch2203 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_10"/></StgValue>
</operation>

<operation id="1083" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:2  %sext_ln1116_108_cast = sext i16 %phi_ln56_10 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_108_cast"/></StgValue>
</operation>

<operation id="1084" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:3  %sext_ln1118_89 = sext i16 %tmp_107 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_89"/></StgValue>
</operation>

<operation id="1085" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:4  %mul_ln1118_108 = mul i26 %sext_ln1116_108_cast, %sext_ln1118_89

]]></Node>
<StgValue><ssdm name="mul_ln1118_108"/></StgValue>
</operation>

<operation id="1086" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04624:5  %trunc_ln708_87 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_108, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_87"/></StgValue>
</operation>

<operation id="1087" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:0  %phi_ln56_11 = phi i16 [ %kernel_data_V_1_8_load_2, %branch2168 ], [ %kernel_data_V_1_9_load_2, %branch2169 ], [ %kernel_data_V_1_10_load_2, %branch2170 ], [ %kernel_data_V_1_11_load_2, %branch2171 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_11"/></StgValue>
</operation>

<operation id="1088" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:2  %sext_ln1116_109_cast = sext i16 %phi_ln56_11 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_109_cast"/></StgValue>
</operation>

<operation id="1089" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:3  %sext_ln1118_90 = sext i16 %tmp_108 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_90"/></StgValue>
</operation>

<operation id="1090" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:4  %mul_ln1118_109 = mul i26 %sext_ln1116_109_cast, %sext_ln1118_90

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="1091" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04551:5  %trunc_ln708_88 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_109, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_88"/></StgValue>
</operation>

<operation id="1092" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:0  %phi_ln56_12 = phi i16 [ %kernel_data_V_1_12_load_1, %branch2136 ], [ %kernel_data_V_1_13_load_1, %branch2137 ], [ %kernel_data_V_1_14_load_1, %branch2138 ], [ %kernel_data_V_1_15_load_1, %branch2139 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_12"/></StgValue>
</operation>

<operation id="1093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:2  %sext_ln1116_110_cast = sext i16 %phi_ln56_12 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_110_cast"/></StgValue>
</operation>

<operation id="1094" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:3  %sext_ln1118_91 = sext i16 %tmp_109 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_91"/></StgValue>
</operation>

<operation id="1095" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:4  %mul_ln1118_110 = mul i26 %sext_ln1116_110_cast, %sext_ln1118_91

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="1096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04478:5  %trunc_ln708_89 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_110, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_89"/></StgValue>
</operation>

<operation id="1097" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:0  %phi_ln56_13 = phi i16 [ %kernel_data_V_1_16_load_2, %branch2104 ], [ %kernel_data_V_1_17_load_2, %branch2105 ], [ %kernel_data_V_1_18_load_2, %branch2106 ], [ %kernel_data_V_1_19_load_2, %branch2107 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_13"/></StgValue>
</operation>

<operation id="1098" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:2  %sext_ln1116_111_cast = sext i16 %phi_ln56_13 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_111_cast"/></StgValue>
</operation>

<operation id="1099" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:3  %sext_ln1118_92 = sext i16 %tmp_110 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_92"/></StgValue>
</operation>

<operation id="1100" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:4  %mul_ln1118_111 = mul i26 %sext_ln1116_111_cast, %sext_ln1118_92

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="1101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04405:5  %trunc_ln708_90 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_111, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_90"/></StgValue>
</operation>

<operation id="1102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:0  %phi_ln56_14 = phi i16 [ %kernel_data_V_1_20_load_2, %branch2072 ], [ %kernel_data_V_1_21_load_2, %branch2073 ], [ %kernel_data_V_1_22_load_2, %branch2074 ], [ %kernel_data_V_1_23_load_2, %branch2075 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_14"/></StgValue>
</operation>

<operation id="1103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:2  %sext_ln1116_112_cast = sext i16 %phi_ln56_14 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_112_cast"/></StgValue>
</operation>

<operation id="1104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:3  %sext_ln1118_93 = sext i16 %tmp_111 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_93"/></StgValue>
</operation>

<operation id="1105" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:4  %mul_ln1118_112 = mul i26 %sext_ln1116_112_cast, %sext_ln1118_93

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="1106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04332:5  %trunc_ln708_91 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_112, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_91"/></StgValue>
</operation>

<operation id="1107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:0  %phi_ln56_15 = phi i16 [ %kernel_data_V_1_24_load_1, %branch2040 ], [ %kernel_data_V_1_25_load_1, %branch2041 ], [ %kernel_data_V_1_26_load_1, %branch2042 ], [ %kernel_data_V_1_27_load_1, %branch2043 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_15"/></StgValue>
</operation>

<operation id="1108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:2  %sext_ln1116_113_cast = sext i16 %phi_ln56_15 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_113_cast"/></StgValue>
</operation>

<operation id="1109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:3  %sext_ln1118_94 = sext i16 %tmp_112 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_94"/></StgValue>
</operation>

<operation id="1110" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:4  %mul_ln1118_113 = mul i26 %sext_ln1116_113_cast, %sext_ln1118_94

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="1111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04259:5  %trunc_ln708_92 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_113, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_92"/></StgValue>
</operation>

<operation id="1112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:0  %phi_ln56_16 = phi i16 [ %kernel_data_V_1_28_load_2, %branch2008 ], [ %kernel_data_V_1_29_load_2, %branch2009 ], [ %kernel_data_V_1_30_load_2, %branch2010 ], [ %kernel_data_V_1_31_load_2, %branch2011 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_16"/></StgValue>
</operation>

<operation id="1113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:2  %sext_ln1116_114_cast = sext i16 %phi_ln56_16 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_114_cast"/></StgValue>
</operation>

<operation id="1114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:3  %sext_ln1118_95 = sext i16 %tmp_113 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_95"/></StgValue>
</operation>

<operation id="1115" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:4  %mul_ln1118_114 = mul i26 %sext_ln1118_95, %sext_ln1116_114_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="1116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04186:5  %trunc_ln708_93 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_114, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_93"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:0  %phi_ln56_17 = phi i16 [ %kernel_data_V_1_32_load_2, %branch1976 ], [ %kernel_data_V_1_33_load_2, %branch1977 ], [ %kernel_data_V_1_34_load_2, %branch1978 ], [ %kernel_data_V_1_35_load_2, %branch1979 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_17"/></StgValue>
</operation>

<operation id="1118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:2  %sext_ln1116_115_cast = sext i16 %phi_ln56_17 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_115_cast"/></StgValue>
</operation>

<operation id="1119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:3  %sext_ln1118_96 = sext i16 %tmp_114 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_96"/></StgValue>
</operation>

<operation id="1120" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:4  %mul_ln1118_115 = mul i26 %sext_ln1116_115_cast, %sext_ln1118_96

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="1121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:5  %trunc_ln708_94 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_115, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_94"/></StgValue>
</operation>

<operation id="1122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:0  %phi_ln56_18 = phi i16 [ %kernel_data_V_1_0_load_2, %branch1908 ], [ %kernel_data_V_1_1_load_2, %branch1909 ], [ %kernel_data_V_1_2_load_2, %branch1910 ], [ %kernel_data_V_1_3_load_2, %branch1911 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_18"/></StgValue>
</operation>

<operation id="1123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:2  %sext_ln1116_116_cast = sext i16 %phi_ln56_18 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_116_cast"/></StgValue>
</operation>

<operation id="1124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:3  %sext_ln1118_97 = sext i16 %tmp_115 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_97"/></StgValue>
</operation>

<operation id="1125" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:4  %mul_ln1118_116 = mul i26 %sext_ln1116_116_cast, %sext_ln1118_97

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="1126" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04040:5  %trunc_ln708_95 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_116, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_95"/></StgValue>
</operation>

<operation id="1127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:0  %phi_ln56_19 = phi i16 [ %kernel_data_V_1_4_load_3, %branch1876 ], [ %kernel_data_V_1_5_load_3, %branch1877 ], [ %kernel_data_V_1_6_load_3, %branch1878 ], [ %kernel_data_V_1_7_load_3, %branch1879 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_19"/></StgValue>
</operation>

<operation id="1128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:2  %sext_ln1116_117_cast = sext i16 %phi_ln56_19 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_117_cast"/></StgValue>
</operation>

<operation id="1129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:3  %sext_ln1118_98 = sext i16 %tmp_116 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_98"/></StgValue>
</operation>

<operation id="1130" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:4  %mul_ln1118_117 = mul i26 %sext_ln1116_117_cast, %sext_ln1118_98

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="1131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03966:5  %trunc_ln708_96 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_117, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_96"/></StgValue>
</operation>

<operation id="1132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:0  %phi_ln56_20 = phi i16 [ %kernel_data_V_1_8_load_3, %branch1844 ], [ %kernel_data_V_1_9_load_3, %branch1845 ], [ %kernel_data_V_1_10_load_3, %branch1846 ], [ %kernel_data_V_1_11_load_3, %branch1847 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_20"/></StgValue>
</operation>

<operation id="1133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:2  %sext_ln1116_118_cast = sext i16 %phi_ln56_20 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_118_cast"/></StgValue>
</operation>

<operation id="1134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:3  %sext_ln1118_99 = sext i16 %tmp_117 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_99"/></StgValue>
</operation>

<operation id="1135" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:4  %mul_ln1118_118 = mul i26 %sext_ln1116_118_cast, %sext_ln1118_99

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03893:5  %trunc_ln708_97 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:0  %phi_ln56_21 = phi i16 [ %kernel_data_V_1_12_load_2, %branch1812 ], [ %kernel_data_V_1_13_load_2, %branch1813 ], [ %kernel_data_V_1_14_load_2, %branch1814 ], [ %kernel_data_V_1_15_load_2, %branch1815 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_21"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:2  %sext_ln1116_119_cast = sext i16 %phi_ln56_21 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_119_cast"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:3  %sext_ln1118_100 = sext i16 %tmp_118 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:4  %mul_ln1118_119 = mul i26 %sext_ln1116_119_cast, %sext_ln1118_100

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03820:5  %trunc_ln708_98 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_119, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:0  %phi_ln56_22 = phi i16 [ %kernel_data_V_1_16_load_3, %branch1780 ], [ %kernel_data_V_1_17_load_3, %branch1781 ], [ %kernel_data_V_1_18_load_3, %branch1782 ], [ %kernel_data_V_1_19_load_3, %branch1783 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_22"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:2  %sext_ln1116_120_cast = sext i16 %phi_ln56_22 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_120_cast"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:3  %sext_ln1118_101 = sext i16 %tmp_119 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:4  %mul_ln1118_120 = mul i26 %sext_ln1116_120_cast, %sext_ln1118_101

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03747:5  %trunc_ln708_99 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_120, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_99"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:0  %phi_ln56_23 = phi i16 [ %kernel_data_V_1_20_load_3, %branch1748 ], [ %kernel_data_V_1_21_load_3, %branch1749 ], [ %kernel_data_V_1_22_load_3, %branch1750 ], [ %kernel_data_V_1_23_load_3, %branch1751 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_23"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:2  %sext_ln1116_121_cast = sext i16 %phi_ln56_23 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_121_cast"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:3  %sext_ln1118_102 = sext i16 %tmp_120 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:4  %mul_ln1118_121 = mul i26 %sext_ln1116_121_cast, %sext_ln1118_102

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03674:5  %trunc_ln708_100 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_121, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_100"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:0  %phi_ln56_24 = phi i16 [ %kernel_data_V_1_24_load_2, %branch1716 ], [ %kernel_data_V_1_25_load_2, %branch1717 ], [ %kernel_data_V_1_26_load_2, %branch1718 ], [ %kernel_data_V_1_27_load_2, %branch1719 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_24"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:2  %sext_ln1116_122_cast = sext i16 %phi_ln56_24 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_122_cast"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:3  %sext_ln1118_103 = sext i16 %tmp_121 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:4  %mul_ln1118_122 = mul i26 %sext_ln1116_122_cast, %sext_ln1118_103

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03601:5  %trunc_ln708_101 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_122, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_101"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:0  %phi_ln56_25 = phi i16 [ %kernel_data_V_1_28_load_3, %branch1684 ], [ %kernel_data_V_1_29_load_3, %branch1685 ], [ %kernel_data_V_1_30_load_3, %branch1686 ], [ %kernel_data_V_1_31_load_3, %branch1687 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_25"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:2  %sext_ln1116_123_cast = sext i16 %phi_ln56_25 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_123_cast"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:3  %sext_ln1118_104 = sext i16 %tmp_122 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:4  %mul_ln1118_123 = mul i26 %sext_ln1118_104, %sext_ln1116_123_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03528:5  %trunc_ln708_102 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_123, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_102"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:0  %phi_ln56_26 = phi i16 [ %kernel_data_V_1_32_load_3, %branch1652 ], [ %kernel_data_V_1_33_load_3, %branch1653 ], [ %kernel_data_V_1_34_load_3, %branch1654 ], [ %kernel_data_V_1_35_load_3, %branch1655 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_26"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:2  %sext_ln1116_124_cast = sext i16 %phi_ln56_26 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_124_cast"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:3  %sext_ln1118_105 = sext i16 %tmp_123 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:4  %mul_ln1118_124 = mul i26 %sext_ln1116_124_cast, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_124"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:5  %trunc_ln708_103 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_124, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_103"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:0  %phi_ln56_27 = phi i16 [ %kernel_data_V_1_0_load_3, %branch1584 ], [ %kernel_data_V_1_1_load_3, %branch1585 ], [ %kernel_data_V_1_2_load_3, %branch1586 ], [ %kernel_data_V_1_3_load_3, %branch1587 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_27"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:2  %sext_ln1116_125_cast = sext i16 %phi_ln56_27 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_125_cast"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:3  %sext_ln1118_106 = sext i16 %tmp_124 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:4  %mul_ln1118_125 = mul i26 %sext_ln1116_125_cast, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_125"/></StgValue>
</operation>

<operation id="1171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03382:5  %trunc_ln708_104 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_125, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_104"/></StgValue>
</operation>

<operation id="1172" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:0  %phi_ln56_28 = phi i16 [ %kernel_data_V_1_4_load_4, %branch1552 ], [ %kernel_data_V_1_5_load_4, %branch1553 ], [ %kernel_data_V_1_6_load_4, %branch1554 ], [ %kernel_data_V_1_7_load_4, %branch1555 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_28"/></StgValue>
</operation>

<operation id="1173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:2  %sext_ln1116_126_cast = sext i16 %phi_ln56_28 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_126_cast"/></StgValue>
</operation>

<operation id="1174" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:3  %sext_ln1118_107 = sext i16 %tmp_125 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="1175" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:4  %mul_ln1118_126 = mul i26 %sext_ln1116_126_cast, %sext_ln1118_107

]]></Node>
<StgValue><ssdm name="mul_ln1118_126"/></StgValue>
</operation>

<operation id="1176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03308:5  %trunc_ln708_105 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_126, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_105"/></StgValue>
</operation>

<operation id="1177" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:0  %phi_ln56_29 = phi i16 [ %kernel_data_V_1_8_load_4, %branch1520 ], [ %kernel_data_V_1_9_load_4, %branch1521 ], [ %kernel_data_V_1_10_load_4, %branch1522 ], [ %kernel_data_V_1_11_load_4, %branch1523 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_29"/></StgValue>
</operation>

<operation id="1178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:2  %sext_ln1116_127_cast = sext i16 %phi_ln56_29 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_127_cast"/></StgValue>
</operation>

<operation id="1179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:3  %sext_ln1118_108 = sext i16 %tmp_126 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="1180" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:4  %mul_ln1118_127 = mul i26 %sext_ln1116_127_cast, %sext_ln1118_108

]]></Node>
<StgValue><ssdm name="mul_ln1118_127"/></StgValue>
</operation>

<operation id="1181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03235:5  %trunc_ln708_106 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_127, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_106"/></StgValue>
</operation>

<operation id="1182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:0  %phi_ln56_30 = phi i16 [ %kernel_data_V_1_12_load_3, %branch1488 ], [ %kernel_data_V_1_13_load_3, %branch1489 ], [ %kernel_data_V_1_14_load_3, %branch1490 ], [ %kernel_data_V_1_15_load_3, %branch1491 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_30"/></StgValue>
</operation>

<operation id="1183" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:2  %sext_ln1116_128_cast = sext i16 %phi_ln56_30 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_128_cast"/></StgValue>
</operation>

<operation id="1184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:3  %sext_ln1118_109 = sext i16 %tmp_127 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="1185" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:4  %mul_ln1118_128 = mul i26 %sext_ln1116_128_cast, %sext_ln1118_109

]]></Node>
<StgValue><ssdm name="mul_ln1118_128"/></StgValue>
</operation>

<operation id="1186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03162:5  %trunc_ln708_107 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_128, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_107"/></StgValue>
</operation>

<operation id="1187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:0  %phi_ln56_31 = phi i16 [ %kernel_data_V_1_16_load_4, %branch1456 ], [ %kernel_data_V_1_17_load_4, %branch1457 ], [ %kernel_data_V_1_18_load_4, %branch1458 ], [ %kernel_data_V_1_19_load_4, %branch1459 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_31"/></StgValue>
</operation>

<operation id="1188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:2  %sext_ln1116_129_cast = sext i16 %phi_ln56_31 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_129_cast"/></StgValue>
</operation>

<operation id="1189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:3  %sext_ln1118_110 = sext i16 %tmp_128 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="1190" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:4  %mul_ln1118_129 = mul i26 %sext_ln1116_129_cast, %sext_ln1118_110

]]></Node>
<StgValue><ssdm name="mul_ln1118_129"/></StgValue>
</operation>

<operation id="1191" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03089:5  %trunc_ln708_108 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_129, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_108"/></StgValue>
</operation>

<operation id="1192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:0  %phi_ln56_32 = phi i16 [ %kernel_data_V_1_20_load_4, %branch1424 ], [ %kernel_data_V_1_21_load_4, %branch1425 ], [ %kernel_data_V_1_22_load_4, %branch1426 ], [ %kernel_data_V_1_23_load_4, %branch1427 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_32"/></StgValue>
</operation>

<operation id="1193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:2  %sext_ln1116_130_cast = sext i16 %phi_ln56_32 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_130_cast"/></StgValue>
</operation>

<operation id="1194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:3  %sext_ln1118_111 = sext i16 %tmp_129 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="1195" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:4  %mul_ln1118_130 = mul i26 %sext_ln1116_130_cast, %sext_ln1118_111

]]></Node>
<StgValue><ssdm name="mul_ln1118_130"/></StgValue>
</operation>

<operation id="1196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03016:5  %trunc_ln708_109 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_130, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_109"/></StgValue>
</operation>

<operation id="1197" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:0  %phi_ln56_33 = phi i16 [ %kernel_data_V_1_24_load_3, %branch1392 ], [ %kernel_data_V_1_25_load_3, %branch1393 ], [ %kernel_data_V_1_26_load_3, %branch1394 ], [ %kernel_data_V_1_27_load_3, %branch1395 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_33"/></StgValue>
</operation>

<operation id="1198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:2  %sext_ln1116_131_cast = sext i16 %phi_ln56_33 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_131_cast"/></StgValue>
</operation>

<operation id="1199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:3  %sext_ln1118_112 = sext i16 %tmp_130 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="1200" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:4  %mul_ln1118_131 = mul i26 %sext_ln1116_131_cast, %sext_ln1118_112

]]></Node>
<StgValue><ssdm name="mul_ln1118_131"/></StgValue>
</operation>

<operation id="1201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02943:5  %trunc_ln708_110 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_131, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_110"/></StgValue>
</operation>

<operation id="1202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:0  %phi_ln56_34 = phi i16 [ %kernel_data_V_1_28_load_4, %branch1360 ], [ %kernel_data_V_1_29_load_4, %branch1361 ], [ %kernel_data_V_1_30_load_4, %branch1362 ], [ %kernel_data_V_1_31_load_4, %branch1363 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_34"/></StgValue>
</operation>

<operation id="1203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:2  %sext_ln1116_132_cast = sext i16 %phi_ln56_34 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_132_cast"/></StgValue>
</operation>

<operation id="1204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:3  %sext_ln1118_113 = sext i16 %tmp_131 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="1205" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:4  %mul_ln1118_132 = mul i26 %sext_ln1118_113, %sext_ln1116_132_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_132"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02870:5  %trunc_ln708_111 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_132, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_111"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:0  %phi_ln56_35 = phi i16 [ %kernel_data_V_1_32_load_4, %branch1328 ], [ %kernel_data_V_1_33_load_4, %branch1329 ], [ %kernel_data_V_1_34_load_4, %branch1330 ], [ %kernel_data_V_1_35_load_4, %branch1331 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_35"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:2  %sext_ln1116_133_cast = sext i16 %phi_ln56_35 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_133_cast"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:3  %sext_ln1118_114 = sext i16 %tmp_132 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:4  %mul_ln1118_133 = mul i26 %sext_ln1116_133_cast, %sext_ln1118_114

]]></Node>
<StgValue><ssdm name="mul_ln1118_133"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:5  %trunc_ln708_112 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_133, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_112"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:0  %phi_ln56_36 = phi i16 [ %kernel_data_V_1_0_load_4, %branch1260 ], [ %kernel_data_V_1_1_load_4, %branch1261 ], [ %kernel_data_V_1_2_load_4, %branch1262 ], [ %kernel_data_V_1_3_load_4, %branch1263 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_36"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:2  %sext_ln1116_134_cast = sext i16 %phi_ln56_36 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_134_cast"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:3  %sext_ln1118_115 = sext i16 %tmp_133 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_115"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:4  %mul_ln1118_134 = mul i26 %sext_ln1116_134_cast, %sext_ln1118_115

]]></Node>
<StgValue><ssdm name="mul_ln1118_134"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02724:5  %trunc_ln708_113 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_134, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_113"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:0  %phi_ln56_37 = phi i16 [ %kernel_data_V_1_4_load_5, %branch1228 ], [ %kernel_data_V_1_5_load_5, %branch1229 ], [ %kernel_data_V_1_6_load_5, %branch1230 ], [ %kernel_data_V_1_7_load_5, %branch1231 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_37"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:2  %sext_ln1116_135_cast = sext i16 %phi_ln56_37 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_135_cast"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:3  %sext_ln1118_116 = sext i16 %tmp_134 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_116"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:4  %mul_ln1118_135 = mul i26 %sext_ln1116_135_cast, %sext_ln1118_116

]]></Node>
<StgValue><ssdm name="mul_ln1118_135"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02650:5  %trunc_ln708_114 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_135, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_114"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:0  %phi_ln56_38 = phi i16 [ %kernel_data_V_1_8_load_5, %branch1196 ], [ %kernel_data_V_1_9_load_5, %branch1197 ], [ %kernel_data_V_1_10_load_5, %branch1198 ], [ %kernel_data_V_1_11_load_5, %branch1199 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_38"/></StgValue>
</operation>

<operation id="1223" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:2  %sext_ln1116_136_cast = sext i16 %phi_ln56_38 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_136_cast"/></StgValue>
</operation>

<operation id="1224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:3  %sext_ln1118_117 = sext i16 %tmp_135 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_117"/></StgValue>
</operation>

<operation id="1225" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:4  %mul_ln1118_136 = mul i26 %sext_ln1116_136_cast, %sext_ln1118_117

]]></Node>
<StgValue><ssdm name="mul_ln1118_136"/></StgValue>
</operation>

<operation id="1226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02577:5  %trunc_ln708_115 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_136, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_115"/></StgValue>
</operation>

<operation id="1227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:0  %phi_ln56_39 = phi i16 [ %kernel_data_V_1_12_load_4, %branch1164 ], [ %kernel_data_V_1_13_load_4, %branch1165 ], [ %kernel_data_V_1_14_load_4, %branch1166 ], [ %kernel_data_V_1_15_load_4, %branch1167 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_39"/></StgValue>
</operation>

<operation id="1228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:2  %sext_ln1116_137_cast = sext i16 %phi_ln56_39 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_137_cast"/></StgValue>
</operation>

<operation id="1229" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:3  %sext_ln1118_118 = sext i16 %tmp_136 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_118"/></StgValue>
</operation>

<operation id="1230" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:4  %mul_ln1118_137 = mul i26 %sext_ln1116_137_cast, %sext_ln1118_118

]]></Node>
<StgValue><ssdm name="mul_ln1118_137"/></StgValue>
</operation>

<operation id="1231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02504:5  %trunc_ln708_116 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_137, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_116"/></StgValue>
</operation>

<operation id="1232" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:0  %phi_ln56_40 = phi i16 [ %kernel_data_V_1_16_load_5, %branch1132 ], [ %kernel_data_V_1_17_load_5, %branch1133 ], [ %kernel_data_V_1_18_load_5, %branch1134 ], [ %kernel_data_V_1_19_load_5, %branch1135 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_40"/></StgValue>
</operation>

<operation id="1233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:2  %sext_ln1116_138_cast = sext i16 %phi_ln56_40 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_138_cast"/></StgValue>
</operation>

<operation id="1234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:3  %sext_ln1118_119 = sext i16 %tmp_137 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_119"/></StgValue>
</operation>

<operation id="1235" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:4  %mul_ln1118_138 = mul i26 %sext_ln1116_138_cast, %sext_ln1118_119

]]></Node>
<StgValue><ssdm name="mul_ln1118_138"/></StgValue>
</operation>

<operation id="1236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02431:5  %trunc_ln708_117 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_138, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_117"/></StgValue>
</operation>

<operation id="1237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:0  %phi_ln56_41 = phi i16 [ %kernel_data_V_1_20_load_5, %branch1100 ], [ %kernel_data_V_1_21_load_5, %branch1101 ], [ %kernel_data_V_1_22_load_5, %branch1102 ], [ %kernel_data_V_1_23_load_5, %branch1103 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_41"/></StgValue>
</operation>

<operation id="1238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:2  %sext_ln1116_139_cast = sext i16 %phi_ln56_41 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_139_cast"/></StgValue>
</operation>

<operation id="1239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:3  %sext_ln1118_120 = sext i16 %tmp_138 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_120"/></StgValue>
</operation>

<operation id="1240" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:4  %mul_ln1118_139 = mul i26 %sext_ln1116_139_cast, %sext_ln1118_120

]]></Node>
<StgValue><ssdm name="mul_ln1118_139"/></StgValue>
</operation>

<operation id="1241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02358:5  %trunc_ln708_118 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_139, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_118"/></StgValue>
</operation>

<operation id="1242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:0  %phi_ln56_42 = phi i16 [ %kernel_data_V_1_24_load_4, %branch1068 ], [ %kernel_data_V_1_25_load_4, %branch1069 ], [ %kernel_data_V_1_26_load_4, %branch1070 ], [ %kernel_data_V_1_27_load_4, %branch1071 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_42"/></StgValue>
</operation>

<operation id="1243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:2  %sext_ln1116_140_cast = sext i16 %phi_ln56_42 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_140_cast"/></StgValue>
</operation>

<operation id="1244" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:3  %sext_ln1118_121 = sext i16 %tmp_139 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_121"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:4  %mul_ln1118_140 = mul i26 %sext_ln1116_140_cast, %sext_ln1118_121

]]></Node>
<StgValue><ssdm name="mul_ln1118_140"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02285:5  %trunc_ln708_119 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_140, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_119"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:0  %phi_ln56_43 = phi i16 [ %kernel_data_V_1_28_load_5, %branch1036 ], [ %kernel_data_V_1_29_load_5, %branch1037 ], [ %kernel_data_V_1_30_load_5, %branch1038 ], [ %kernel_data_V_1_31_load_5, %branch1039 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_43"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:2  %sext_ln1116_141_cast = sext i16 %phi_ln56_43 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_141_cast"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:3  %sext_ln1118_122 = sext i16 %tmp_140 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_122"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:4  %mul_ln1118_141 = mul i26 %sext_ln1118_122, %sext_ln1116_141_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_141"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02212:5  %trunc_ln708_120 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_141, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_120"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:0  %phi_ln56_44 = phi i16 [ %kernel_data_V_1_32_load_5, %branch1004 ], [ %kernel_data_V_1_33_load_5, %branch1005 ], [ %kernel_data_V_1_34_load_5, %branch1006 ], [ %kernel_data_V_1_35_load_5, %branch1007 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_44"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:2  %sext_ln1116_142_cast = sext i16 %phi_ln56_44 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_142_cast"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:3  %sext_ln1118_123 = sext i16 %tmp_141 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_123"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:4  %mul_ln1118_142 = mul i26 %sext_ln1116_142_cast, %sext_ln1118_123

]]></Node>
<StgValue><ssdm name="mul_ln1118_142"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:5  %trunc_ln708_121 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_142, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_121"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:0  %phi_ln56_45 = phi i16 [ %kernel_data_V_1_0_load_5, %branch936 ], [ %kernel_data_V_1_1_load_5, %branch937 ], [ %kernel_data_V_1_2_load_5, %branch938 ], [ %kernel_data_V_1_3_load_5, %branch939 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_45"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:2  %sext_ln1116_143_cast = sext i16 %phi_ln56_45 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_143_cast"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:3  %sext_ln1118_124 = sext i16 %tmp_142 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_124"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:4  %mul_ln1118_143 = mul i26 %sext_ln1116_143_cast, %sext_ln1118_124

]]></Node>
<StgValue><ssdm name="mul_ln1118_143"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02066:5  %trunc_ln708_122 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_143, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_122"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:0  %phi_ln56_46 = phi i16 [ %kernel_data_V_1_4_load_6, %branch904 ], [ %kernel_data_V_1_5_load_6, %branch905 ], [ %kernel_data_V_1_6_load_6, %branch906 ], [ %kernel_data_V_1_7_load_6, %branch907 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_46"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:2  %sext_ln1116_144_cast = sext i16 %phi_ln56_46 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_144_cast"/></StgValue>
</operation>

<operation id="1264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:3  %sext_ln1118_125 = sext i16 %tmp_143 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_125"/></StgValue>
</operation>

<operation id="1265" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:4  %mul_ln1118_144 = mul i26 %sext_ln1116_144_cast, %sext_ln1118_125

]]></Node>
<StgValue><ssdm name="mul_ln1118_144"/></StgValue>
</operation>

<operation id="1266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01992:5  %trunc_ln708_123 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_144, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_123"/></StgValue>
</operation>

<operation id="1267" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:0  %phi_ln56_47 = phi i16 [ %kernel_data_V_1_8_load_6, %branch872 ], [ %kernel_data_V_1_9_load_6, %branch873 ], [ %kernel_data_V_1_10_load_6, %branch874 ], [ %kernel_data_V_1_11_load_6, %branch875 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_47"/></StgValue>
</operation>

<operation id="1268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:2  %sext_ln1116_145_cast = sext i16 %phi_ln56_47 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_145_cast"/></StgValue>
</operation>

<operation id="1269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:3  %sext_ln1118_126 = sext i16 %tmp_144 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_126"/></StgValue>
</operation>

<operation id="1270" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:4  %mul_ln1118_145 = mul i26 %sext_ln1116_145_cast, %sext_ln1118_126

]]></Node>
<StgValue><ssdm name="mul_ln1118_145"/></StgValue>
</operation>

<operation id="1271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01919:5  %trunc_ln708_124 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_145, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_124"/></StgValue>
</operation>

<operation id="1272" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:0  %phi_ln56_48 = phi i16 [ %kernel_data_V_1_12_load_5, %branch840 ], [ %kernel_data_V_1_13_load_5, %branch841 ], [ %kernel_data_V_1_14_load_5, %branch842 ], [ %kernel_data_V_1_15_load_5, %branch843 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_48"/></StgValue>
</operation>

<operation id="1273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:2  %sext_ln1116_146_cast = sext i16 %phi_ln56_48 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_146_cast"/></StgValue>
</operation>

<operation id="1274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:3  %sext_ln1118_127 = sext i16 %tmp_145 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_127"/></StgValue>
</operation>

<operation id="1275" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:4  %mul_ln1118_146 = mul i26 %sext_ln1116_146_cast, %sext_ln1118_127

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="1276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01846:5  %trunc_ln708_125 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_146, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_125"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:0  %phi_ln56_49 = phi i16 [ %kernel_data_V_1_16_load_6, %branch808 ], [ %kernel_data_V_1_17_load_6, %branch809 ], [ %kernel_data_V_1_18_load_6, %branch810 ], [ %kernel_data_V_1_19_load_6, %branch811 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_49"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:2  %sext_ln1116_147_cast = sext i16 %phi_ln56_49 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_147_cast"/></StgValue>
</operation>

<operation id="1279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:3  %sext_ln1118_128 = sext i16 %tmp_146 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_128"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:4  %mul_ln1118_147 = mul i26 %sext_ln1116_147_cast, %sext_ln1118_128

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01773:5  %trunc_ln708_126 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_147, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_126"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:0  %phi_ln56_50 = phi i16 [ %kernel_data_V_1_20_load_6, %branch776 ], [ %kernel_data_V_1_21_load_6, %branch777 ], [ %kernel_data_V_1_22_load_6, %branch778 ], [ %kernel_data_V_1_23_load_6, %branch779 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_50"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:2  %sext_ln1116_148_cast = sext i16 %phi_ln56_50 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_148_cast"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:3  %sext_ln1118_129 = sext i16 %tmp_147 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_129"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:4  %mul_ln1118_148 = mul i26 %sext_ln1116_148_cast, %sext_ln1118_129

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01700:5  %trunc_ln708_127 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_148, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_127"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:0  %phi_ln56_51 = phi i16 [ %kernel_data_V_1_24_load_5, %branch744 ], [ %kernel_data_V_1_25_load_5, %branch745 ], [ %kernel_data_V_1_26_load_5, %branch746 ], [ %kernel_data_V_1_27_load_5, %branch747 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_51"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:2  %sext_ln1116_149_cast = sext i16 %phi_ln56_51 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_149_cast"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:3  %sext_ln1118_130 = sext i16 %tmp_148 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_130"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:4  %mul_ln1118_149 = mul i26 %sext_ln1116_149_cast, %sext_ln1118_130

]]></Node>
<StgValue><ssdm name="mul_ln1118_149"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01627:5  %trunc_ln708_128 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_149, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_128"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:0  %phi_ln56_52 = phi i16 [ %kernel_data_V_1_28_load_6, %branch712 ], [ %kernel_data_V_1_29_load_6, %branch713 ], [ %kernel_data_V_1_30_load_6, %branch714 ], [ %kernel_data_V_1_31_load_6, %branch715 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_52"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:2  %sext_ln1116_150_cast = sext i16 %phi_ln56_52 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_150_cast"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:3  %sext_ln1118_131 = sext i16 %tmp_149 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_131"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:4  %mul_ln1118_150 = mul i26 %sext_ln1118_131, %sext_ln1116_150_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_150"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01554:5  %trunc_ln708_129 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_150, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_129"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:0  %phi_ln56_53 = phi i16 [ %kernel_data_V_1_32_load_6, %branch680 ], [ %kernel_data_V_1_33_load_6, %branch681 ], [ %kernel_data_V_1_34_load_6, %branch682 ], [ %kernel_data_V_1_35_load_6, %branch683 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_53"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:2  %sext_ln1116_151_cast = sext i16 %phi_ln56_53 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_151_cast"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:3  %sext_ln1118_132 = sext i16 %tmp_150 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_132"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:4  %mul_ln1118_151 = mul i26 %sext_ln1116_151_cast, %sext_ln1118_132

]]></Node>
<StgValue><ssdm name="mul_ln1118_151"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:5  %trunc_ln708_130 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_151, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_130"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:0  %phi_ln56_54 = phi i16 [ %kernel_data_V_1_0_load_6, %branch612 ], [ %kernel_data_V_1_1_load_6, %branch613 ], [ %kernel_data_V_1_2_load_6, %branch614 ], [ %kernel_data_V_1_3_load_6, %branch615 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_54"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:2  %sext_ln1116_152_cast = sext i16 %phi_ln56_54 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_152_cast"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:3  %sext_ln1118_133 = sext i16 %tmp_151 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_133"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:4  %mul_ln1118_152 = mul i26 %sext_ln1116_152_cast, %sext_ln1118_133

]]></Node>
<StgValue><ssdm name="mul_ln1118_152"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01408:5  %trunc_ln708_131 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_152, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_131"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:0  %phi_ln56_55 = phi i16 [ %kernel_data_V_1_4_load_7, %branch580 ], [ %kernel_data_V_1_5_load_7, %branch581 ], [ %kernel_data_V_1_6_load_7, %branch582 ], [ %kernel_data_V_1_7_load_7, %branch583 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_55"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:2  %sext_ln1116_153_cast = sext i16 %phi_ln56_55 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_153_cast"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:3  %sext_ln1118_134 = sext i16 %tmp_152 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_134"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:4  %mul_ln1118_153 = mul i26 %sext_ln1116_153_cast, %sext_ln1118_134

]]></Node>
<StgValue><ssdm name="mul_ln1118_153"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01334:5  %trunc_ln708_132 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_153, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_132"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:0  %phi_ln56_56 = phi i16 [ %kernel_data_V_1_8_load_7, %branch548 ], [ %kernel_data_V_1_9_load_7, %branch549 ], [ %kernel_data_V_1_10_load_7, %branch550 ], [ %kernel_data_V_1_11_load_7, %branch551 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_56"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:2  %sext_ln1116_154_cast = sext i16 %phi_ln56_56 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_154_cast"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:3  %sext_ln1118_135 = sext i16 %tmp_153 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_135"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:4  %mul_ln1118_154 = mul i26 %sext_ln1116_154_cast, %sext_ln1118_135

]]></Node>
<StgValue><ssdm name="mul_ln1118_154"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01261:5  %trunc_ln708_133 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_154, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_133"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:0  %phi_ln56_57 = phi i16 [ %kernel_data_V_1_12_load_6, %branch516 ], [ %kernel_data_V_1_13_load_6, %branch517 ], [ %kernel_data_V_1_14_load_6, %branch518 ], [ %kernel_data_V_1_15_load_6, %branch519 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_57"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:2  %sext_ln1116_155_cast = sext i16 %phi_ln56_57 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_155_cast"/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:3  %sext_ln1118_136 = sext i16 %tmp_154 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_136"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:4  %mul_ln1118_155 = mul i26 %sext_ln1116_155_cast, %sext_ln1118_136

]]></Node>
<StgValue><ssdm name="mul_ln1118_155"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01188:5  %trunc_ln708_134 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_155, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_134"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:0  %phi_ln56_58 = phi i16 [ %kernel_data_V_1_16_load_7, %branch484 ], [ %kernel_data_V_1_17_load_7, %branch485 ], [ %kernel_data_V_1_18_load_7, %branch486 ], [ %kernel_data_V_1_19_load_7, %branch487 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_58"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:2  %sext_ln1116_156_cast = sext i16 %phi_ln56_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_156_cast"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:3  %sext_ln1118_137 = sext i16 %tmp_155 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_137"/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:4  %mul_ln1118_156 = mul i26 %sext_ln1116_156_cast, %sext_ln1118_137

]]></Node>
<StgValue><ssdm name="mul_ln1118_156"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01115:5  %trunc_ln708_135 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_156, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_135"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:0  %phi_ln56_59 = phi i16 [ %kernel_data_V_1_20_load_7, %branch452 ], [ %kernel_data_V_1_21_load_7, %branch453 ], [ %kernel_data_V_1_22_load_7, %branch454 ], [ %kernel_data_V_1_23_load_7, %branch455 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_59"/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:2  %sext_ln1116_157_cast = sext i16 %phi_ln56_59 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_157_cast"/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:3  %sext_ln1118_138 = sext i16 %tmp_156 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_138"/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:4  %mul_ln1118_157 = mul i26 %sext_ln1116_157_cast, %sext_ln1118_138

]]></Node>
<StgValue><ssdm name="mul_ln1118_157"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01042:5  %trunc_ln708_136 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_157, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_136"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:0  %phi_ln56_60 = phi i16 [ %kernel_data_V_1_24_load_6, %branch420 ], [ %kernel_data_V_1_25_load_6, %branch421 ], [ %kernel_data_V_1_26_load_6, %branch422 ], [ %kernel_data_V_1_27_load_6, %branch423 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_60"/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:2  %sext_ln1116_158_cast = sext i16 %phi_ln56_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_158_cast"/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:3  %sext_ln1118_139 = sext i16 %tmp_157 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_139"/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:4  %mul_ln1118_158 = mul i26 %sext_ln1116_158_cast, %sext_ln1118_139

]]></Node>
<StgValue><ssdm name="mul_ln1118_158"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0969:5  %trunc_ln708_137 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_158, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_137"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:0  %phi_ln56_61 = phi i16 [ %kernel_data_V_1_28_load_7, %branch388 ], [ %kernel_data_V_1_29_load_7, %branch389 ], [ %kernel_data_V_1_30_load_7, %branch390 ], [ %kernel_data_V_1_31_load_7, %branch391 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_61"/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:2  %sext_ln1116_159_cast = sext i16 %phi_ln56_61 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_159_cast"/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:3  %sext_ln1118_140 = sext i16 %tmp_158 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_140"/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:4  %mul_ln1118_159 = mul i26 %sext_ln1118_140, %sext_ln1116_159_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_159"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0896:5  %trunc_ln708_138 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_159, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_138"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:0  %phi_ln56_62 = phi i16 [ %kernel_data_V_1_32_load_7, %branch356 ], [ %kernel_data_V_1_33_load_7, %branch357 ], [ %kernel_data_V_1_34_load_7, %branch358 ], [ %kernel_data_V_1_35_load_7, %branch359 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_62"/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:2  %sext_ln1116_160_cast = sext i16 %phi_ln56_62 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_160_cast"/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:3  %sext_ln1118_141 = sext i16 %tmp_159 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_141"/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:4  %mul_ln1118_160 = mul i26 %sext_ln1116_160_cast, %sext_ln1118_141

]]></Node>
<StgValue><ssdm name="mul_ln1118_160"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:5  %trunc_ln708_139 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_160, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_139"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:0  %phi_ln56_63 = phi i16 [ %kernel_data_V_1_0_load_7, %branch288 ], [ %kernel_data_V_1_1_load_7, %branch289 ], [ %kernel_data_V_1_2_load_7, %branch290 ], [ %kernel_data_V_1_3_load_7, %branch291 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_63"/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:2  %sext_ln1116_161_cast = sext i16 %phi_ln56_63 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_161_cast"/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:3  %sext_ln1118_142 = sext i16 %tmp_160 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_142"/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:4  %mul_ln1118_161 = mul i26 %sext_ln1116_161_cast, %sext_ln1118_142

]]></Node>
<StgValue><ssdm name="mul_ln1118_161"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0750:5  %trunc_ln708_140 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_161, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_140"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:0  %phi_ln56_64 = phi i16 [ %kernel_data_V_1_4_load_8, %branch256 ], [ %kernel_data_V_1_5_load_8, %branch257 ], [ %kernel_data_V_1_6_load_8, %branch258 ], [ %kernel_data_V_1_7_load_8, %branch259 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_64"/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:2  %sext_ln1116_162_cast = sext i16 %phi_ln56_64 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_162_cast"/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:3  %sext_ln1118_143 = sext i16 %tmp_161 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_143"/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:4  %mul_ln1118_162 = mul i26 %sext_ln1116_162_cast, %sext_ln1118_143

]]></Node>
<StgValue><ssdm name="mul_ln1118_162"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0677:5  %trunc_ln708_141 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_162, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_141"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:0  %phi_ln56_65 = phi i16 [ %kernel_data_V_1_8_load_8, %branch224 ], [ %kernel_data_V_1_9_load_8, %branch225 ], [ %kernel_data_V_1_10_load_8, %branch226 ], [ %kernel_data_V_1_11_load_8, %branch227 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_65"/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:2  %sext_ln1116_163_cast = sext i16 %phi_ln56_65 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_163_cast"/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:3  %sext_ln1118_144 = sext i16 %tmp_162 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_144"/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:4  %mul_ln1118_163 = mul i26 %sext_ln1116_163_cast, %sext_ln1118_144

]]></Node>
<StgValue><ssdm name="mul_ln1118_163"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0604:5  %trunc_ln708_142 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_163, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_142"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:0  %phi_ln56_66 = phi i16 [ %kernel_data_V_1_12_load_7, %branch192 ], [ %kernel_data_V_1_13_load_7, %branch193 ], [ %kernel_data_V_1_14_load_7, %branch194 ], [ %kernel_data_V_1_15_load_7, %branch195 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_66"/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:2  %sext_ln1116_164_cast = sext i16 %phi_ln56_66 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_164_cast"/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:3  %sext_ln1118_145 = sext i16 %tmp_163 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_145"/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:4  %mul_ln1118_164 = mul i26 %sext_ln1116_164_cast, %sext_ln1118_145

]]></Node>
<StgValue><ssdm name="mul_ln1118_164"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0531:5  %trunc_ln708_143 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_164, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_143"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:0  %phi_ln56_67 = phi i16 [ %kernel_data_V_1_16_load_8, %branch160 ], [ %kernel_data_V_1_17_load_8, %branch161 ], [ %kernel_data_V_1_18_load_8, %branch162 ], [ %kernel_data_V_1_19_load_8, %branch163 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_67"/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:2  %sext_ln1116_165_cast = sext i16 %phi_ln56_67 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_165_cast"/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:3  %sext_ln1118_146 = sext i16 %tmp_164 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_146"/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:4  %mul_ln1118_165 = mul i26 %sext_ln1116_165_cast, %sext_ln1118_146

]]></Node>
<StgValue><ssdm name="mul_ln1118_165"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0458:5  %trunc_ln708_144 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_165, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_144"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:0  %phi_ln56_68 = phi i16 [ %kernel_data_V_1_20_load_8, %branch128 ], [ %kernel_data_V_1_21_load_8, %branch129 ], [ %kernel_data_V_1_22_load_8, %branch130 ], [ %kernel_data_V_1_23_load_8, %branch131 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_68"/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:2  %sext_ln1116_166_cast = sext i16 %phi_ln56_68 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_166_cast"/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:3  %sext_ln1118_147 = sext i16 %tmp_165 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_147"/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:4  %mul_ln1118_166 = mul i26 %sext_ln1116_166_cast, %sext_ln1118_147

]]></Node>
<StgValue><ssdm name="mul_ln1118_166"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0385:5  %trunc_ln708_145 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_166, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_145"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:0  %phi_ln56_69 = phi i16 [ %kernel_data_V_1_24_load_7, %branch96 ], [ %kernel_data_V_1_25_load_7, %branch97 ], [ %kernel_data_V_1_26_load_7, %branch98 ], [ %kernel_data_V_1_27_load_7, %branch99 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_69"/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:2  %sext_ln1116_167_cast = sext i16 %phi_ln56_69 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_167_cast"/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:3  %sext_ln1118_148 = sext i16 %tmp_166 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_148"/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:4  %mul_ln1118_167 = mul i26 %sext_ln1116_167_cast, %sext_ln1118_148

]]></Node>
<StgValue><ssdm name="mul_ln1118_167"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0312:5  %trunc_ln708_146 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_167, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_146"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:0  %phi_ln56_70 = phi i16 [ %kernel_data_V_1_28_load_8, %branch64 ], [ %kernel_data_V_1_29_load_8, %branch65 ], [ %kernel_data_V_1_30_load_8, %branch66 ], [ %kernel_data_V_1_31_load_8, %branch67 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_70"/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:2  %sext_ln1116_168_cast = sext i16 %phi_ln56_70 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_168_cast"/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="26" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:3  %sext_ln1118_149 = sext i16 %tmp_167 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_149"/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:4  %mul_ln1118_168 = mul i26 %sext_ln1118_149, %sext_ln1116_168_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118_168"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0239:5  %trunc_ln708_147 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_168, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_147"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0">
<![CDATA[
ReuseLoop_end:0  %phi_ln56_71 = phi i16 [ %kernel_data_V_1_32_load_8, %branch32 ], [ %kernel_data_V_1_33_load_8, %branch33 ], [ %kernel_data_V_1_34_load_8, %branch34 ], [ %kernel_data_V_1_35_load_8, %branch35 ]

]]></Node>
<StgValue><ssdm name="phi_ln56_71"/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop_end:2  %sext_ln1116_169_cast = sext i16 %phi_ln56_71 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_169_cast"/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="26" op_0_bw="11">
<![CDATA[
ReuseLoop_end:3  %sext_ln1118_150 = sext i11 %tmp_168 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_150"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop_end:4  %mul_ln1118_169 = mul i26 %sext_ln1116_169_cast, %sext_ln1118_150

]]></Node>
<StgValue><ssdm name="mul_ln1118_169"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop_end:5  %trunc_ln708_148 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_169, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1392" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:6  %add_ln703 = add i16 %trunc_ln708_s, %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="1393" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:7  %add_ln703_80 = add i16 %trunc_ln708_80, %trunc_ln708_79

]]></Node>
<StgValue><ssdm name="add_ln703_80"/></StgValue>
</operation>

<operation id="1394" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:8  %add_ln703_81 = add i16 %add_ln703, %add_ln703_80

]]></Node>
<StgValue><ssdm name="add_ln703_81"/></StgValue>
</operation>

<operation id="1395" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:9  %add_ln703_82 = add i16 %trunc_ln708_82, %trunc_ln708_81

]]></Node>
<StgValue><ssdm name="add_ln703_82"/></StgValue>
</operation>

<operation id="1396" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:10  %add_ln703_83 = add i16 %trunc_ln708_85, %trunc_ln708_84

]]></Node>
<StgValue><ssdm name="add_ln703_83"/></StgValue>
</operation>

<operation id="1397" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:11  %add_ln703_84 = add i16 %trunc_ln708_83, %add_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln703_84"/></StgValue>
</operation>

<operation id="1398" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:12  %add_ln703_85 = add i16 %add_ln703_82, %add_ln703_84

]]></Node>
<StgValue><ssdm name="add_ln703_85"/></StgValue>
</operation>

<operation id="1399" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:6  %add_ln703_88 = add i16 %trunc_ln708_87, %trunc_ln708_86

]]></Node>
<StgValue><ssdm name="add_ln703_88"/></StgValue>
</operation>

<operation id="1400" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:7  %add_ln703_89 = add i16 %trunc_ln708_89, %trunc_ln708_88

]]></Node>
<StgValue><ssdm name="add_ln703_89"/></StgValue>
</operation>

<operation id="1401" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:8  %add_ln703_90 = add i16 %add_ln703_88, %add_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln703_90"/></StgValue>
</operation>

<operation id="1402" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:9  %add_ln703_91 = add i16 %trunc_ln708_91, %trunc_ln708_90

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="1403" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:10  %add_ln703_92 = add i16 %trunc_ln708_94, %trunc_ln708_93

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="1404" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:11  %add_ln703_93 = add i16 %trunc_ln708_92, %add_ln703_92

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="1405" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:12  %add_ln703_94 = add i16 %add_ln703_91, %add_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln703_94"/></StgValue>
</operation>

<operation id="1406" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:6  %add_ln703_97 = add i16 %trunc_ln708_96, %trunc_ln708_95

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="1407" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:7  %add_ln703_98 = add i16 %trunc_ln708_98, %trunc_ln708_97

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="1408" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:8  %add_ln703_99 = add i16 %add_ln703_97, %add_ln703_98

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="1409" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:9  %add_ln703_100 = add i16 %trunc_ln708_100, %trunc_ln708_99

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="1410" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:10  %add_ln703_101 = add i16 %trunc_ln708_103, %trunc_ln708_102

]]></Node>
<StgValue><ssdm name="add_ln703_101"/></StgValue>
</operation>

<operation id="1411" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:11  %add_ln703_102 = add i16 %trunc_ln708_101, %add_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="1412" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:12  %add_ln703_103 = add i16 %add_ln703_100, %add_ln703_102

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="1413" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:6  %add_ln703_106 = add i16 %trunc_ln708_105, %trunc_ln708_104

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="1414" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:7  %add_ln703_107 = add i16 %trunc_ln708_107, %trunc_ln708_106

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="1415" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:8  %add_ln703_108 = add i16 %add_ln703_106, %add_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="1416" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:9  %add_ln703_109 = add i16 %trunc_ln708_109, %trunc_ln708_108

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>

<operation id="1417" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:10  %add_ln703_110 = add i16 %trunc_ln708_112, %trunc_ln708_111

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="1418" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:11  %add_ln703_111 = add i16 %trunc_ln708_110, %add_ln703_110

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="1419" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:12  %add_ln703_112 = add i16 %add_ln703_109, %add_ln703_111

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="1420" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:6  %add_ln703_115 = add i16 %trunc_ln708_114, %trunc_ln708_113

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="1421" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:7  %add_ln703_116 = add i16 %trunc_ln708_116, %trunc_ln708_115

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="1422" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:8  %add_ln703_117 = add i16 %add_ln703_115, %add_ln703_116

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="1423" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:9  %add_ln703_118 = add i16 %trunc_ln708_118, %trunc_ln708_117

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="1424" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:10  %add_ln703_119 = add i16 %trunc_ln708_121, %trunc_ln708_120

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="1425" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:11  %add_ln703_120 = add i16 %trunc_ln708_119, %add_ln703_119

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="1426" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:12  %add_ln703_121 = add i16 %add_ln703_118, %add_ln703_120

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="1427" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:6  %add_ln703_124 = add i16 %trunc_ln708_123, %trunc_ln708_122

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="1428" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:7  %add_ln703_125 = add i16 %trunc_ln708_125, %trunc_ln708_124

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="1429" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:8  %add_ln703_126 = add i16 %add_ln703_124, %add_ln703_125

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="1430" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:9  %add_ln703_127 = add i16 %trunc_ln708_127, %trunc_ln708_126

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="1431" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:10  %add_ln703_128 = add i16 %trunc_ln708_130, %trunc_ln708_129

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="1432" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:11  %add_ln703_129 = add i16 %trunc_ln708_128, %add_ln703_128

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="1433" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:12  %add_ln703_130 = add i16 %add_ln703_127, %add_ln703_129

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="1434" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:6  %add_ln703_133 = add i16 %trunc_ln708_132, %trunc_ln708_131

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="1435" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:7  %add_ln703_134 = add i16 %trunc_ln708_134, %trunc_ln708_133

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="1436" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:8  %add_ln703_135 = add i16 %add_ln703_133, %add_ln703_134

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="1437" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:9  %add_ln703_136 = add i16 %trunc_ln708_136, %trunc_ln708_135

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="1438" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:10  %add_ln703_137 = add i16 %trunc_ln708_139, %trunc_ln708_138

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="1439" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:11  %add_ln703_138 = add i16 %trunc_ln708_137, %add_ln703_137

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="1440" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:12  %add_ln703_139 = add i16 %add_ln703_136, %add_ln703_138

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="1441" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:6  %add_ln703_142 = add i16 %trunc_ln708_140, %trunc_ln708_141

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="1442" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:7  %add_ln703_143 = add i16 %trunc_ln708_142, %trunc_ln708_143

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="1443" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:8  %add_ln703_144 = add i16 %add_ln703_143, %add_ln703_142

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="1444" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:9  %add_ln703_145 = add i16 %trunc_ln708_144, %trunc_ln708_145

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="1445" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:10  %add_ln703_146 = add i16 %trunc_ln708_147, %trunc_ln708_148

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="1446" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:11  %add_ln703_147 = add i16 %add_ln703_146, %trunc_ln708_146

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="1447" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:12  %add_ln703_148 = add i16 %add_ln703_147, %add_ln703_145

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1448" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:1  %tmp_data_0_V_7130 = phi i16 [ -15, %hls_label_14_begin ], [ %acc_0_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_7130"/></StgValue>
</operation>

<operation id="1449" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:2  %tmp_data_1_V_7128 = phi i16 [ 457, %hls_label_14_begin ], [ %acc_1_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_7128"/></StgValue>
</operation>

<operation id="1450" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:3  %tmp_data_2_V_7126 = phi i16 [ -272, %hls_label_14_begin ], [ %acc_2_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_7126"/></StgValue>
</operation>

<operation id="1451" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:4  %tmp_data_3_V_7124 = phi i16 [ -219, %hls_label_14_begin ], [ %acc_3_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_7124"/></StgValue>
</operation>

<operation id="1452" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:5  %tmp_data_4_V_5122 = phi i16 [ 5, %hls_label_14_begin ], [ %acc_4_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_5122"/></StgValue>
</operation>

<operation id="1453" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:6  %tmp_data_5_V_5120 = phi i16 [ 231, %hls_label_14_begin ], [ %acc_5_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_5120"/></StgValue>
</operation>

<operation id="1454" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:7  %tmp_data_6_V_5118 = phi i16 [ 340, %hls_label_14_begin ], [ %acc_6_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_5118"/></StgValue>
</operation>

<operation id="1455" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop_begin:8  %tmp_data_7_V_5116 = phi i16 [ 27, %hls_label_14_begin ], [ %acc_7_V, %ReuseLoop_end ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_5116"/></StgValue>
</operation>

<operation id="1456" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop_begin:10  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str32) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="1457" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop_begin:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="1458" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:13  %add_ln703_86 = add i16 %add_ln703_81, %add_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln703_86"/></StgValue>
</operation>

<operation id="1459" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04771:14  %acc_0_V = add i16 %add_ln703_86, %tmp_data_0_V_7130

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="1460" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:13  %add_ln703_95 = add i16 %add_ln703_90, %add_ln703_94

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="1461" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.04113:14  %acc_1_V = add i16 %add_ln703_95, %tmp_data_1_V_7128

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="1462" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:13  %add_ln703_104 = add i16 %add_ln703_99, %add_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="1463" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.03455:14  %acc_2_V = add i16 %add_ln703_104, %tmp_data_2_V_7126

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="1464" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:13  %add_ln703_113 = add i16 %add_ln703_108, %add_ln703_112

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="1465" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02797:14  %acc_3_V = add i16 %add_ln703_113, %tmp_data_3_V_7124

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="1466" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:13  %add_ln703_122 = add i16 %add_ln703_117, %add_ln703_121

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="1467" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.02139:14  %acc_4_V = add i16 %add_ln703_122, %tmp_data_4_V_5122

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="1468" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:13  %add_ln703_131 = add i16 %add_ln703_126, %add_ln703_130

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="1469" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.01481:14  %acc_5_V = add i16 %add_ln703_131, %tmp_data_5_V_5120

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="1470" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:13  %add_ln703_140 = add i16 %add_ln703_135, %add_ln703_139

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="1471" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.i.0823:14  %acc_6_V = add i16 %add_ln703_140, %tmp_data_6_V_5118

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="1472" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:13  %add_ln703_149 = add i16 %add_ln703_148, %add_ln703_144

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="1473" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop_end:14  %acc_7_V = add i16 %tmp_data_7_V_5116, %add_ln703_149

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="1474" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop_end:15  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str32, i32 %tmp_97)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1475" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop_end:17  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1476" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
hls_label_14_end:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 %acc_0_V, i16 %acc_1_V, i16 %acc_2_V, i16 %acc_3_V, i16 %acc_4_V, i16 %acc_5_V, i16 %acc_6_V, i16 %acc_7_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="1477" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_14_end:1  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp_96)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="1478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="0" op_0_bw="0">
<![CDATA[
hls_label_14_end:2  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="1479" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln313 = icmp eq i32 %pX_2_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="1480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln313, label %23, label %27

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="1481" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln326 = add nsw i32 %pX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="1482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln326, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="1483" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln328 = add i32 %sX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="1484" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="1485" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln328, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="1486" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1487" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="1488" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="1489" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln317 = icmp eq i32 %pY_2_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="1490" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln317, label %24, label %25

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="1491" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln321 = add nsw i32 %pY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="1492" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln321, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="1493" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln289_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln323 = add i32 %sY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="1494" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="1495" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1496" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="1497" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %26

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="1498" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln323, %25 ], [ 0, %24 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="1499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="1500" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="1501" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str36, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="1502" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_end:1  %icmp_ln79 = icmp eq i6 %indvar_flatten133, -29

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="1503" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_end:2  br i1 %icmp_ln79, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config5>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="1504" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
