Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue May 30 20:06:33 2023
| Host             : DESKTOP-IJFGPI6 running 64-bit major release  (build 9200)
| Command          : report_power -file TFM_ZYNQ_4_wrapper_power_routed.rpt -pb TFM_ZYNQ_4_wrapper_power_summary_routed.pb -rpx TFM_ZYNQ_4_wrapper_power_routed.rpx
| Design           : TFM_ZYNQ_4_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.634        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.514        |
| Device Static (W)        | 0.120        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.2         |
| Junction Temperature (C) | 43.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        7 |       --- |             --- |
| Slice Logic              |     0.002 |    11344 |       --- |             --- |
|   LUT as Logic           |     0.001 |     3415 |     17600 |           19.40 |
|   CARRY4                 |    <0.001 |      134 |      4400 |            3.05 |
|   Register               |    <0.001 |     5760 |     35200 |           16.36 |
|   LUT as Distributed RAM |    <0.001 |       60 |      6000 |            1.00 |
|   LUT as Shift Register  |    <0.001 |      273 |      6000 |            4.55 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |    <0.001 |       23 |     17600 |            0.13 |
|   Others                 |     0.000 |      738 |       --- |             --- |
| Signals                  |     0.002 |     8153 |       --- |             --- |
| Block RAM                |    <0.001 |      4.5 |        60 |            7.50 |
| PLL                      |     0.096 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        5 |       100 |            5.00 |
| PS7                      |     1.403 |        1 |       --- |             --- |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     1.634 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.023 |      0.007 |
| Vccaux    |       1.800 |     0.057 |       0.049 |      0.008 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.753 |       0.723 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                        | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                 |            20.0 |
| clk_fpga_1                                                                                 | TFM_ZYNQ_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                 |           125.0 |
| clkfbout                                                                                   | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/clkfbout |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                          |            33.0 |
| pllclk0                                                                                    | TFM_ZYNQ_4_i/ads_spi_ctrl_top_0/U0/spi_ctrl_top_v1_0_S00_AXI_inst/SPICtrl/RDataC/UUT/pllclk0  |           125.0 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| TFM_ZYNQ_4_wrapper       |     1.514 |
|   TFM_ZYNQ_4_i           |     1.512 |
|     ads_spi_ctrl_top_0   |     0.097 |
|       U0                 |     0.097 |
|     axi_dma_0            |     0.004 |
|       U0                 |     0.004 |
|     axi_quad_spi_0       |     0.001 |
|       U0                 |     0.001 |
|     ila_0                |     0.004 |
|       U0                 |     0.004 |
|     processing_system7_0 |     1.404 |
|       inst               |     1.404 |
|     ps7_0_axi_periph     |     0.002 |
|       s00_couplers       |     0.002 |
|   dbg_hub                |     0.002 |
|     inst                 |     0.002 |
|       BSCANID.u_xsdbm_id |     0.002 |
+--------------------------+-----------+


