

================================================================
== Vitis HLS Report for 'local_sin'
================================================================
* Date:           Tue Jun 18 22:36:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+-----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max    | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+-----------+-----+-----+---------+
        |grp_float64_mul_fu_137     |float64_mul     |        1|       14|  5.000 ns|  70.000 ns|    1|   14|       no|
        |grp_float64_div_fu_149     |float64_div     |        ?|        ?|         ?|          ?|    ?|    ?|       no|
        |grp_addFloat64Sigs_fu_159  |addFloat64Sigs  |        1|        5|  5.000 ns|  25.000 ns|    1|    5|       no|
        |grp_subFloat64Sigs_fu_168  |subFloat64Sigs  |        1|        8|  5.000 ns|  40.000 ns|    1|    8|       no|
        +---------------------------+----------------+---------+---------+----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     741|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        3|    35|    10957|   25778|    -|
|Memory               |        1|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     225|    -|
|Register             |        -|     -|      918|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|    35|    11875|   26744|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     1|        1|       6|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       3|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+--------------------+---------+----+------+-------+-----+
    |          Instance         |       Module       | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------+--------------------+---------+----+------+-------+-----+
    |grp_addFloat64Sigs_fu_159  |addFloat64Sigs      |        0|   0|  1136|   4995|    0|
    |grp_float64_div_fu_149     |float64_div         |        1|  16|  5699|  10370|    0|
    |grp_float64_mul_fu_137     |float64_mul         |        1|  16|  2109|   4878|    0|
    |mul_31s_31s_31_2_1_U42     |mul_31s_31s_31_2_1  |        0|   3|   161|     47|    0|
    |grp_subFloat64Sigs_fu_168  |subFloat64Sigs      |        1|   0|  1852|   5488|    0|
    +---------------------------+--------------------+---------+----+------+-------+-----+
    |Total                      |                    |        3|  35| 10957|  25778|    0|
    +---------------------------+--------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |                     Module                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |countLeadingZerosHigh_U  |float64_mul_countLeadingZerosHigh_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    4|     1|         1024|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                               |        1|  0|   0|    0|   256|    4|     1|         1024|
    +-------------------------+-----------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln146_fu_398_p2       |         +|   0|  0|   71|          64|          64|
    |add_ln61_fu_443_p2        |         +|   0|  0|   71|          64|           1|
    |shiftCount_6_fu_353_p2    |         +|   0|  0|   13|           6|           6|
    |shiftCount_7_fu_359_p2    |         +|   0|  0|   13|           6|           5|
    |sub_ln146_fu_380_p2       |         -|   0|  0|   18|          11|          11|
    |and_ln626_fu_468_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln265_fu_262_p2      |      icmp|   0|  0|   23|          16|           1|
    |icmp_ln270_fu_292_p2      |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln626_1_fu_463_p2    |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln626_fu_457_p2      |      icmp|   0|  0|   18|          11|           2|
    |icmp_ln635_fu_474_p2      |      icmp|   0|  0|   70|          63|          62|
    |grp_fu_179_p1             |        or|   0|  0|   31|          31|           1|
    |or_ln69_fu_492_p2         |        or|   0|  0|   32|          32|           5|
    |select_ln265_2_fu_274_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln270_fu_308_p3    |    select|   0|  0|    8|           1|           8|
    |shiftCount_4_fu_331_p3    |    select|   0|  0|    5|           1|           5|
    |shiftCount_5_fu_338_p3    |    select|   0|  0|    5|           1|           5|
    |shiftCount_fu_324_p3      |    select|   0|  0|    6|           1|           6|
    |shl_ln273_fu_374_p2       |       shl|   0|  0|  182|          64|          64|
    |m_rad2_fu_208_p2          |       xor|   0|  0|   65|          64|          65|
    |xor_ln454_fu_430_p2       |       xor|   0|  0|    2|           1|           1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  741|         499|         347|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  65|         16|    1|         16|
    |ap_sig_allocacmp_app_1_load     |  14|          3|   64|        192|
    |app_1_fu_106                    |  14|          3|   64|        192|
    |countLeadingZerosHigh_address0  |  26|          5|    8|         40|
    |countLeadingZerosHigh_ce0       |  20|          4|    1|          4|
    |diff_fu_110                     |   9|          2|   64|        128|
    |float_exception_flags           |  26|          5|   32|        160|
    |grp_float64_mul_fu_137_a        |  14|          3|   64|        192|
    |grp_float64_mul_fu_137_b        |  14|          3|   64|        192|
    |grp_load_fu_183_p1              |  14|          3|   64|        192|
    |inc_fu_114                      |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 225|         49|  490|       1436|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln146_reg_600                       |  64|   0|   64|          0|
    |ap_CS_fsm                               |  15|   0|   15|          0|
    |app_1_fu_106                            |  64|   0|   64|          0|
    |app_reg_628                             |  64|   0|   64|          0|
    |diff_1_reg_605                          |  64|   0|   64|          0|
    |diff_fu_110                             |  64|   0|   64|          0|
    |float_exception_flags                   |  32|   0|   32|          0|
    |grp_addFloat64Sigs_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |grp_float64_div_fu_149_ap_start_reg     |   1|   0|    1|          0|
    |grp_float64_mul_fu_137_ap_start_reg     |   1|   0|    1|          0|
    |grp_subFloat64Sigs_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln265_reg_570                      |   1|   0|    1|          0|
    |icmp_ln270_reg_576                      |   1|   0|    1|          0|
    |inc_fu_114                              |  64|   0|   64|          0|
    |m_rad2_reg_532                          |  64|   0|   64|          0|
    |mul_ln59_reg_550                        |  31|   0|   31|          0|
    |reg_188                                 |  64|   0|   64|          0|
    |select_ln270_reg_581                    |   8|   0|    8|          0|
    |shiftCount_6_reg_594                    |   6|   0|    6|          0|
    |tmp_19_reg_555                          |  16|   0|   16|          0|
    |tmp_21_reg_634                          |   1|   0|    1|          0|
    |tmp_22_reg_623                          |   1|   0|    1|          0|
    |tmp_2_reg_644                           |  64|   0|   64|          0|
    |tmp_3_reg_655                           |  64|   0|   64|          0|
    |trunc_ln268_reg_560                     |  15|   0|   15|          0|
    |trunc_ln49_1_reg_618                    |  63|   0|   63|          0|
    |trunc_ln49_reg_613                      |  52|   0|   52|          0|
    |xor_ln454_reg_640                       |   1|   0|    1|          0|
    |zSig_reg_565                            |  31|   0|   32|          1|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 918|   0|  919|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     local_sin|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     local_sin|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|     local_sin|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|     local_sin|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|     local_sin|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|     local_sin|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|     local_sin|  return value|
|rad        |   in|   64|     ap_none|           rad|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 4 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%app_1 = alloca i32 1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 16 'alloca' 'app_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%diff = alloca i32 1" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 17 'alloca' 'diff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inc = alloca i32 1" [benchmarks/chstone/dfsin/src/dfsin.c:51]   --->   Operation 18 'alloca' 'inc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rad_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rad" [benchmarks/chstone/dfsin/src/dfsin.c:46]   --->   Operation 19 'read' 'rad_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.81ns)   --->   "%x_assign = call i64 @float64_mul, i64 %rad_read, i64 %rad_read, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:55]   --->   Operation 20 'call' 'x_assign' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln51 = store i64 1, i64 %inc" [benchmarks/chstone/dfsin/src/dfsin.c:51]   --->   Operation 21 'store' 'store_ln51' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln49 = store i64 %rad_read, i64 %diff" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 22 'store' 'store_ln49' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.50ns)   --->   "%store_ln106 = store i64 %rad_read, i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 23 'store' 'store_ln106' <Predicate = true> <Delay = 0.50>

State 2 <SV = 1> <Delay = 3.44>
ST_2 : Operation 24 [1/2] (3.44ns)   --->   "%x_assign = call i64 @float64_mul, i64 %rad_read, i64 %rad_read, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:55]   --->   Operation 24 'call' 'x_assign' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.32>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/chstone/dfsin/src/dfsin.c:45]   --->   Operation 26 'spectopmodule' 'spectopmodule_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %rad"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %rad, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.32ns)   --->   "%m_rad2 = xor i64 %x_assign, i64 9223372036854775808" [benchmarks/chstone/dfsin/src/softfloat.c:649->benchmarks/chstone/dfsin/src/dfsin.c:55]   --->   Operation 29 'xor' 'm_rad2' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln56 = br void %do.cond" [benchmarks/chstone/dfsin/src/dfsin.c:56]   --->   Operation 30 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%inc_1 = load i64 %inc" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 31 'load' 'inc_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i64 %inc_1" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 32 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i64 %inc_1" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 33 'trunc' 'trunc_ln59_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %trunc_ln59_1, i1 0" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln59 = or i31 %shl_ln, i31 1" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 35 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.89ns)   --->   "%mul_ln59 = mul i31 %trunc_ln59, i31 %or_ln59" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 36 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 37 [1/2] (2.89ns)   --->   "%mul_ln59 = mul i31 %trunc_ln59, i31 %or_ln59" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 37 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i31.i32.i32, i31 %mul_ln59, i32 15, i32 30" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 38 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i31 %mul_ln59" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 39 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.67>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%zSig = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln59, i1 0" [benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 40 'bitconcatenate' 'zSig' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (1.12ns)   --->   "%icmp_ln265 = icmp_eq  i16 %tmp_19, i16 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 41 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %trunc_ln268, i17 0" [benchmarks/chstone/dfsin/src/softfloat-macros:268->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 42 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.28ns)   --->   "%select_ln265_2 = select i1 %icmp_ln265, i32 %shl_ln3, i32 %zSig" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 43 'select' 'select_ln265_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_2, i32 24, i32 31" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 44 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.87ns)   --->   "%icmp_ln270 = icmp_eq  i8 %tmp_20, i8 0" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 45 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %select_ln265_2, i32 16, i32 23" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.40ns)   --->   "%select_ln270 = select i1 %icmp_ln270, i8 %tmp_s, i8 %tmp_20" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 47 'select' 'select_ln270' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i8 %select_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 48 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%countLeadingZerosHigh_addr = getelementptr i4 %countLeadingZerosHigh, i64 0, i64 %zext_ln275" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 49 'getelementptr' 'countLeadingZerosHigh_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 50 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 2.81>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%diff_2 = load i64 %diff" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 51 'load' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [2/2] (2.81ns)   --->   "%tmp = call i64 @float64_mul, i64 %diff_2, i64 %m_rad2, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 52 'call' 'tmp' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%shiftCount = select i1 %icmp_ln265, i5 16, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:265->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 53 'select' 'shiftCount' <Predicate = (!icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%shiftCount_4 = select i1 %icmp_ln265, i5 24, i5 8" [benchmarks/chstone/dfsin/src/softfloat-macros:272->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 54 'select' 'shiftCount_4' <Predicate = (icmp_ln270)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%shiftCount_5 = select i1 %icmp_ln270, i5 %shiftCount_4, i5 %shiftCount" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 55 'select' 'shiftCount_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%zext_ln270 = zext i5 %shiftCount_5" [benchmarks/chstone/dfsin/src/softfloat-macros:270->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 56 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/2] (1.29ns)   --->   "%countLeadingZerosHigh_load = load i8 %countLeadingZerosHigh_addr" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 57 'load' 'countLeadingZerosHigh_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shiftCount_6)   --->   "%zext_ln275_1 = zext i4 %countLeadingZerosHigh_load" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 58 'zext' 'zext_ln275_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.82ns) (out node of the LUT)   --->   "%shiftCount_6 = add i6 %zext_ln275_1, i6 %zext_ln270" [benchmarks/chstone/dfsin/src/softfloat-macros:275->benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 59 'add' 'shiftCount_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.48>
ST_9 : Operation 60 [1/2] (3.44ns)   --->   "%tmp = call i64 @float64_mul, i64 %diff_2, i64 %m_rad2, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 60 'call' 'tmp' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 61 [1/1] (0.84ns)   --->   "%shiftCount_7 = add i6 %shiftCount_6, i6 21" [benchmarks/chstone/dfsin/src/softfloat.c:271->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 61 'add' 'shiftCount_7' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i32 %zSig" [benchmarks/chstone/dfsin/src/softfloat.c:272->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 62 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln273_1 = zext i6 %shiftCount_6" [benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 63 'zext' 'zext_ln273_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i6 %shiftCount_7" [benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 64 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (1.27ns)   --->   "%shl_ln273 = shl i64 %zext_ln272, i64 %zext_ln273" [benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 65 'shl' 'shl_ln273' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (0.96ns)   --->   "%sub_ln146 = sub i11 1053, i11 %zext_ln273_1" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 66 'sub' 'sub_ln146' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i11.i52, i11 %sub_ln146, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 67 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i63 %shl_ln4" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 68 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.36ns)   --->   "%add_ln146 = add i64 %zext_ln146, i64 %shl_ln273" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:273->benchmarks/chstone/dfsin/src/dfsin.c:59]   --->   Operation 69 'add' 'add_ln146' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.81>
ST_10 : Operation 70 [2/2] (2.81ns)   --->   "%diff_1 = call i64 @float64_div, i64 %tmp, i64 %add_ln146, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 70 'call' 'diff_1' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 71 [1/2] (3.39ns)   --->   "%diff_1 = call i64 @float64_div, i64 %tmp, i64 %add_ln146, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/dfsin.c:58]   --->   Operation 71 'call' 'diff_1' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i64 %diff_1" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 72 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i64 %diff_1" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 73 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %diff_1, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 74 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.47>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%app = load i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 75 'load' 'app' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/chstone/dfsin/src/dfsin.c:56]   --->   Operation 76 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %app, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:450->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 77 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.14ns)   --->   "%xor_ln454 = xor i1 %tmp_21, i1 %tmp_22" [benchmarks/chstone/dfsin/src/softfloat.c:454->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 78 'xor' 'xor_ln454' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %xor_ln454, void %if.then.i, void %if.else.i" [benchmarks/chstone/dfsin/src/softfloat.c:454->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 79 'br' 'br_ln454' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [2/2] (2.32ns)   --->   "%tmp_2 = call i64 @addFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 80 'call' 'tmp_2' <Predicate = (!xor_ln454)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 81 [2/2] (2.32ns)   --->   "%tmp_3 = call i64 @subFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 81 'call' 'tmp_3' <Predicate = (xor_ln454)> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 82 [1/2] (3.44ns)   --->   "%tmp_2 = call i64 @addFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 82 'call' 'tmp_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.92>
ST_14 : Operation 83 [1/1] (0.50ns)   --->   "%store_ln106 = store i64 %tmp_2, i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 83 'store' 'store_ln106' <Predicate = (!xor_ln454)> <Delay = 0.50>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln455 = br void %float64_add.exit" [benchmarks/chstone/dfsin/src/softfloat.c:455->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 84 'br' 'br_ln455' <Predicate = (!xor_ln454)> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.50ns)   --->   "%store_ln106 = store i64 %tmp_3, i64 %app_1" [benchmarks/chstone/dfsin/src/softfloat.c:106->benchmarks/chstone/dfsin/src/softfloat.c:452->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 85 'store' 'store_ln106' <Predicate = (xor_ln454)> <Delay = 0.50>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln457 = br void %float64_add.exit" [benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 86 'br' 'br_ln457' <Predicate = (xor_ln454)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (1.36ns)   --->   "%add_ln61 = add i64 %inc_1, i64 1" [benchmarks/chstone/dfsin/src/dfsin.c:61]   --->   Operation 87 'add' 'add_ln61' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %diff_1, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 88 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (0.96ns)   --->   "%icmp_ln626 = icmp_eq  i11 %trunc_ln8, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 89 'icmp' 'icmp_ln626' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (1.31ns)   --->   "%icmp_ln626_1 = icmp_ne  i52 %trunc_ln49, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 90 'icmp' 'icmp_ln626_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 91 [1/1] (0.14ns)   --->   "%and_ln626 = and i1 %icmp_ln626, i1 %icmp_ln626_1" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 91 'and' 'and_ln626' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln626 = br i1 %and_ln626, void %if.end.i.i, void %if.then.i.i" [benchmarks/chstone/dfsin/src/softfloat.c:626->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 92 'br' 'br_ln626' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (1.35ns)   --->   "%icmp_ln635 = icmp_ugt  i63 %trunc_ln49_1, i63 4532020583610935536" [benchmarks/chstone/dfsin/src/softfloat.c:635->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 93 'icmp' 'icmp_ln635' <Predicate = (!and_ln626)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 94 [1/1] (0.46ns)   --->   "%store_ln51 = store i64 %add_ln61, i64 %inc" [benchmarks/chstone/dfsin/src/dfsin.c:51]   --->   Operation 94 'store' 'store_ln51' <Predicate = (!and_ln626)> <Delay = 0.46>
ST_14 : Operation 95 [1/1] (0.46ns)   --->   "%store_ln49 = store i64 %diff_1, i64 %diff" [benchmarks/chstone/dfsin/src/dfsin.c:49]   --->   Operation 95 'store' 'store_ln49' <Predicate = (!and_ln626)> <Delay = 0.46>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln635, void %do.end.loopexit, void %do.cond" [benchmarks/chstone/dfsin/src/dfsin.c:62]   --->   Operation 96 'br' 'br_ln62' <Predicate = (!and_ln626)> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.end"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!and_ln626 & !icmp_ln635)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:628->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 98 'load' 'float_exception_flags_load' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:628->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 99 'or' 'or_ln69' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %or_ln69, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:628->benchmarks/chstone/dfsin/src/softfloat.c:642->benchmarks/chstone/dfsin/src/dfsin.c:63]   --->   Operation 100 'store' 'store_ln69' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.end"   --->   Operation 101 'br' 'br_ln0' <Predicate = (and_ln626)> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%app_1_load = load i64 %app_1" [benchmarks/chstone/dfsin/src/dfsin.c:64]   --->   Operation 102 'load' 'app_1_load' <Predicate = (!icmp_ln635) | (and_ln626)> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln64 = ret i64 %app_1_load" [benchmarks/chstone/dfsin/src/dfsin.c:64]   --->   Operation 103 'ret' 'ret_ln64' <Predicate = (!icmp_ln635) | (and_ln626)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 3.44>
ST_15 : Operation 104 [1/2] (3.44ns)   --->   "%tmp_3 = call i64 @subFloat64Sigs, i64 %app, i64 %diff_1, i1 %tmp_21, i32 %float_exception_flags, i4 %countLeadingZerosHigh" [benchmarks/chstone/dfsin/src/softfloat.c:457->benchmarks/chstone/dfsin/src/dfsin.c:60]   --->   Operation 104 'call' 'tmp_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rad]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ float_exception_flags]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ countLeadingZerosHigh]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
app_1                      (alloca        ) [ 0111111111111111]
diff                       (alloca        ) [ 0111111111111111]
inc                        (alloca        ) [ 0111111111111111]
rad_read                   (read          ) [ 0010000000000000]
store_ln51                 (store         ) [ 0000000000000000]
store_ln49                 (store         ) [ 0000000000000000]
store_ln106                (store         ) [ 0000000000000000]
x_assign                   (call          ) [ 0001000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln45         (spectopmodule ) [ 0000000000000000]
specbitsmap_ln0            (specbitsmap   ) [ 0000000000000000]
specinterface_ln0          (specinterface ) [ 0000000000000000]
m_rad2                     (xor           ) [ 0000111111111111]
br_ln56                    (br            ) [ 0000000000000000]
inc_1                      (load          ) [ 0000011111111111]
trunc_ln59                 (trunc         ) [ 0000010000000000]
trunc_ln59_1               (trunc         ) [ 0000000000000000]
shl_ln                     (bitconcatenate) [ 0000000000000000]
or_ln59                    (or            ) [ 0000010000000000]
mul_ln59                   (mul           ) [ 0000001000000000]
tmp_19                     (partselect    ) [ 0000001000000000]
trunc_ln268                (trunc         ) [ 0000001000000000]
zSig                       (bitconcatenate) [ 0000000111000000]
icmp_ln265                 (icmp          ) [ 0000000110000000]
shl_ln3                    (bitconcatenate) [ 0000000000000000]
select_ln265_2             (select        ) [ 0000000000000000]
tmp_20                     (partselect    ) [ 0000000000000000]
icmp_ln270                 (icmp          ) [ 0000000110000000]
tmp_s                      (partselect    ) [ 0000000000000000]
select_ln270               (select        ) [ 0000000100000000]
zext_ln275                 (zext          ) [ 0000000000000000]
countLeadingZerosHigh_addr (getelementptr ) [ 0000000010000000]
diff_2                     (load          ) [ 0000000001000000]
shiftCount                 (select        ) [ 0000000000000000]
shiftCount_4               (select        ) [ 0000000000000000]
shiftCount_5               (select        ) [ 0000000000000000]
zext_ln270                 (zext          ) [ 0000000000000000]
countLeadingZerosHigh_load (load          ) [ 0000000000000000]
zext_ln275_1               (zext          ) [ 0000000000000000]
shiftCount_6               (add           ) [ 0000000001000000]
tmp                        (call          ) [ 0000000000110000]
shiftCount_7               (add           ) [ 0000000000000000]
zext_ln272                 (zext          ) [ 0000000000000000]
zext_ln273_1               (zext          ) [ 0000000000000000]
zext_ln273                 (zext          ) [ 0000000000000000]
shl_ln273                  (shl           ) [ 0000000000000000]
sub_ln146                  (sub           ) [ 0000000000000000]
shl_ln4                    (bitconcatenate) [ 0000000000000000]
zext_ln146                 (zext          ) [ 0000000000000000]
add_ln146                  (add           ) [ 0000000000110000]
diff_1                     (call          ) [ 0000000000001111]
trunc_ln49                 (trunc         ) [ 0000000000001111]
trunc_ln49_1               (trunc         ) [ 0000000000001111]
tmp_22                     (bitselect     ) [ 0000000000001000]
app                        (load          ) [ 0000000000000101]
specloopname_ln56          (specloopname  ) [ 0000000000000000]
tmp_21                     (bitselect     ) [ 0000000000000101]
xor_ln454                  (xor           ) [ 0000111111111111]
br_ln454                   (br            ) [ 0000000000000000]
tmp_2                      (call          ) [ 0000111111111011]
store_ln106                (store         ) [ 0000000000000000]
br_ln455                   (br            ) [ 0000000000000000]
store_ln106                (store         ) [ 0000000000000000]
br_ln457                   (br            ) [ 0000000000000000]
add_ln61                   (add           ) [ 0000000000000000]
trunc_ln8                  (partselect    ) [ 0000000000000000]
icmp_ln626                 (icmp          ) [ 0000000000000000]
icmp_ln626_1               (icmp          ) [ 0000000000000000]
and_ln626                  (and           ) [ 0000111111111111]
br_ln626                   (br            ) [ 0000000000000000]
icmp_ln635                 (icmp          ) [ 0000111111111111]
store_ln51                 (store         ) [ 0000000000000000]
store_ln49                 (store         ) [ 0000000000000000]
br_ln62                    (br            ) [ 0000000000000000]
br_ln0                     (br            ) [ 0000000000000000]
float_exception_flags_load (load          ) [ 0000000000000000]
or_ln69                    (or            ) [ 0000000000000000]
store_ln69                 (store         ) [ 0000000000000000]
br_ln0                     (br            ) [ 0000000000000000]
app_1_load                 (load          ) [ 0000000000000000]
ret_ln64                   (ret           ) [ 0000000000000000]
tmp_3                      (call          ) [ 0000111111111110]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rad">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rad"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="float_exception_flags">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_exception_flags"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="countLeadingZerosHigh">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="countLeadingZerosHigh"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float64_mul"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i30.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i15.i17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float64_div"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addFloat64Sigs"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subFloat64Sigs"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="app_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="app_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="diff_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="diff/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="rad_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rad_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="countLeadingZerosHigh_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="countLeadingZerosHigh_addr/7 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="countLeadingZerosHigh_load/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_float64_mul_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="64" slack="0"/>
<pin id="141" dir="0" index="3" bw="32" slack="0"/>
<pin id="142" dir="0" index="4" bw="4" slack="0"/>
<pin id="143" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="x_assign/1 tmp/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_float64_div_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="64" slack="1"/>
<pin id="152" dir="0" index="2" bw="64" slack="1"/>
<pin id="153" dir="0" index="3" bw="32" slack="0"/>
<pin id="154" dir="0" index="4" bw="4" slack="0"/>
<pin id="155" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="diff_1/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_addFloat64Sigs_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="1"/>
<pin id="163" dir="0" index="3" bw="1" slack="0"/>
<pin id="164" dir="0" index="4" bw="32" slack="0"/>
<pin id="165" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_subFloat64Sigs_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="1"/>
<pin id="172" dir="0" index="3" bw="1" slack="0"/>
<pin id="173" dir="0" index="4" bw="32" slack="0"/>
<pin id="174" dir="0" index="5" bw="4" slack="0"/>
<pin id="175" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_3/12 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="0" index="1" bw="31" slack="0"/>
<pin id="182" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="11"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="app/12 app_1_load/14 "/>
</bind>
</comp>

<comp id="188" class="1005" name="reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln51_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="64" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln49_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln106_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="64" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="m_rad2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="1"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m_rad2/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="inc_1_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="3"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inc_1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln59_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln59_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="30" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln59_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln59/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_19_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="31" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln268_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln268/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zSig_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="31" slack="1"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zSig/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln265_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="1"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln265/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shl_ln3_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="15" slack="1"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln265_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln265_2/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_20_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln270_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln270/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_s_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="6" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln270_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln270/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln275_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275/7 "/>
</bind>
</comp>

<comp id="320" class="1004" name="diff_2_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="7"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="diff_2/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shiftCount_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="2"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftCount/8 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shiftCount_4_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="2"/>
<pin id="333" dir="0" index="1" bw="5" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftCount_4/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shiftCount_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="2"/>
<pin id="340" dir="0" index="1" bw="5" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shiftCount_5/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln270_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln270/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln275_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln275_1/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="shiftCount_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="5" slack="0"/>
<pin id="356" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shiftCount_6/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="shiftCount_7_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="1"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shiftCount_7/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln272_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln273_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="6" slack="1"/>
<pin id="369" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273_1/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln273_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/9 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln273_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="0"/>
<pin id="377" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln273/9 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sub_ln146_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="11" slack="0"/>
<pin id="382" dir="0" index="1" bw="6" slack="0"/>
<pin id="383" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln146/9 "/>
</bind>
</comp>

<comp id="386" class="1004" name="shl_ln4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="63" slack="0"/>
<pin id="388" dir="0" index="1" bw="11" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/9 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln146_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="63" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln146_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="63" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln49_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="0"/>
<pin id="406" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="trunc_ln49_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_22_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="7" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_21_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="7" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="xor_ln454_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="1"/>
<pin id="433" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln454/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="store_ln106_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="0" index="1" bw="64" slack="13"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/14 "/>
</bind>
</comp>

<comp id="439" class="1004" name="store_ln106_store_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="0" index="1" bw="64" slack="13"/>
<pin id="442" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/14 "/>
</bind>
</comp>

<comp id="443" class="1004" name="add_ln61_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/14 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln8_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="3"/>
<pin id="451" dir="0" index="2" bw="7" slack="0"/>
<pin id="452" dir="0" index="3" bw="7" slack="0"/>
<pin id="453" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln626_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626/14 "/>
</bind>
</comp>

<comp id="463" class="1004" name="icmp_ln626_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="52" slack="3"/>
<pin id="465" dir="0" index="1" bw="52" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln626_1/14 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln626_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln626/14 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln635_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="63" slack="3"/>
<pin id="476" dir="0" index="1" bw="63" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln635/14 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln51_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="64" slack="0"/>
<pin id="481" dir="0" index="1" bw="64" slack="13"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/14 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln49_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="3"/>
<pin id="486" dir="0" index="1" bw="64" slack="13"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="float_exception_flags_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="float_exception_flags_load/14 "/>
</bind>
</comp>

<comp id="492" class="1004" name="or_ln69_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="0"/>
<pin id="495" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln69_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/14 "/>
</bind>
</comp>

<comp id="504" class="1005" name="app_1_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="app_1 "/>
</bind>
</comp>

<comp id="512" class="1005" name="diff_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="519" class="1005" name="inc_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="inc "/>
</bind>
</comp>

<comp id="526" class="1005" name="rad_read_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rad_read "/>
</bind>
</comp>

<comp id="532" class="1005" name="m_rad2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="5"/>
<pin id="534" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="m_rad2 "/>
</bind>
</comp>

<comp id="540" class="1005" name="trunc_ln59_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="31" slack="1"/>
<pin id="542" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="545" class="1005" name="or_ln59_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="1"/>
<pin id="547" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="or_ln59 "/>
</bind>
</comp>

<comp id="550" class="1005" name="mul_ln59_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="31" slack="1"/>
<pin id="552" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln59 "/>
</bind>
</comp>

<comp id="555" class="1005" name="tmp_19_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="1"/>
<pin id="557" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="560" class="1005" name="trunc_ln268_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="1"/>
<pin id="562" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln268 "/>
</bind>
</comp>

<comp id="565" class="1005" name="zSig_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="3"/>
<pin id="567" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zSig "/>
</bind>
</comp>

<comp id="570" class="1005" name="icmp_ln265_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="2"/>
<pin id="572" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln265 "/>
</bind>
</comp>

<comp id="576" class="1005" name="icmp_ln270_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="2"/>
<pin id="578" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln270 "/>
</bind>
</comp>

<comp id="581" class="1005" name="select_ln270_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln270 "/>
</bind>
</comp>

<comp id="586" class="1005" name="countLeadingZerosHigh_addr_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="countLeadingZerosHigh_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="shiftCount_6_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="1"/>
<pin id="596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shiftCount_6 "/>
</bind>
</comp>

<comp id="600" class="1005" name="add_ln146_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="1"/>
<pin id="602" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln146 "/>
</bind>
</comp>

<comp id="605" class="1005" name="diff_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="diff_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="trunc_ln49_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="52" slack="3"/>
<pin id="615" dir="1" index="1" bw="52" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="618" class="1005" name="trunc_ln49_1_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="63" slack="3"/>
<pin id="620" dir="1" index="1" bw="63" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln49_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_22_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="1"/>
<pin id="625" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="628" class="1005" name="app_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="1"/>
<pin id="630" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="app "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_21_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="640" class="1005" name="xor_ln454_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="2"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln454 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_3_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="1"/>
<pin id="657" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="118" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="118" pin="2"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="156"><net_src comp="82" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="149" pin=4"/></net>

<net id="166"><net_src comp="92" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="159" pin=4"/></net>

<net id="176"><net_src comp="94" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="168" pin=4"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="168" pin=5"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="191"><net_src comp="137" pin="5"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="118" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="118" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="188" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="179" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="179" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="46" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="52" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="262" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="267" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="255" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="288"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="58" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="296"><net_src comp="282" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="54" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="274" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="313"><net_src comp="292" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="298" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="282" pin="4"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="323"><net_src comp="320" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="68" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="337"><net_src comp="72" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="343"><net_src comp="331" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="324" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="348"><net_src comp="338" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="131" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="74" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="373"><net_src comp="359" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="364" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="370" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="76" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="367" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="78" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="374" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="149" pin="5"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="149" pin="5"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="149" pin="5"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="86" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="84" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="183" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="86" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="420" pin="3"/><net_sink comp="159" pin=3"/></net>

<net id="429"><net_src comp="420" pin="3"/><net_sink comp="168" pin=3"/></net>

<net id="434"><net_src comp="420" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="447"><net_src comp="12" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="96" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="100" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="448" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="102" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="457" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="104" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="443" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="491"><net_src comp="2" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="62" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="2" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="106" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="510"><net_src comp="504" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="511"><net_src comp="504" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="515"><net_src comp="110" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="522"><net_src comp="114" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="529"><net_src comp="118" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="535"><net_src comp="208" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="543"><net_src comp="217" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="548"><net_src comp="234" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="553"><net_src comp="179" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="558"><net_src comp="241" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="563"><net_src comp="251" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="568"><net_src comp="255" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="573"><net_src comp="262" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="579"><net_src comp="292" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="584"><net_src comp="308" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="589"><net_src comp="124" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="597"><net_src comp="353" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="603"><net_src comp="398" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="608"><net_src comp="149" pin="5"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="612"><net_src comp="605" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="616"><net_src comp="404" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="621"><net_src comp="408" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="626"><net_src comp="412" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="631"><net_src comp="183" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="637"><net_src comp="420" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="159" pin=3"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="168" pin=3"/></net>

<net id="643"><net_src comp="430" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="159" pin="5"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="658"><net_src comp="168" pin="6"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="439" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: float_exception_flags | {1 2 8 9 10 11 12 13 14 15 }
 - Input state : 
	Port: local_sin : rad | {1 }
	Port: local_sin : float_exception_flags | {1 2 8 9 10 11 12 13 14 15 }
	Port: local_sin : countLeadingZerosHigh | {1 2 7 8 9 10 11 12 15 }
  - Chain level:
	State 1
		store_ln51 : 1
	State 2
	State 3
	State 4
		trunc_ln59 : 1
		trunc_ln59_1 : 1
		shl_ln : 2
		or_ln59 : 3
		mul_ln59 : 3
	State 5
		tmp_19 : 1
		trunc_ln268 : 1
	State 6
		select_ln265_2 : 1
		tmp_20 : 2
		icmp_ln270 : 3
		tmp_s : 2
		select_ln270 : 4
	State 7
		countLeadingZerosHigh_addr : 1
		countLeadingZerosHigh_load : 2
	State 8
		tmp : 1
		shiftCount_5 : 1
		zext_ln270 : 2
		zext_ln275_1 : 1
		shiftCount_6 : 3
	State 9
		zext_ln273 : 1
		shl_ln273 : 2
		sub_ln146 : 1
		shl_ln4 : 2
		zext_ln146 : 3
		add_ln146 : 4
	State 10
	State 11
		trunc_ln49 : 1
		trunc_ln49_1 : 1
		tmp_22 : 1
	State 12
		tmp_21 : 1
		xor_ln454 : 2
		br_ln454 : 2
		tmp_2 : 2
		tmp_3 : 2
	State 13
	State 14
		icmp_ln626 : 1
		and_ln626 : 2
		br_ln626 : 2
		store_ln51 : 1
		br_ln62 : 1
		or_ln69 : 1
		store_ln69 : 1
		ret_ln64 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |   grp_float64_mul_fu_137  |    16   | 4.68429 |   3371  |   3957  |
|   call   |   grp_float64_div_fu_149  |    16   | 9.57929 |   7338  |   6806  |
|          | grp_addFloat64Sigs_fu_159 |    0    |   0.46  |   2556  |   4106  |
|          | grp_subFloat64Sigs_fu_168 |    0    |   2.3   |   3016  |   4564  |
|----------|---------------------------|---------|---------|---------|---------|
|    mul   |         grp_fu_179        |    3    |    0    |   161   |    47   |
|----------|---------------------------|---------|---------|---------|---------|
|          |     icmp_ln265_fu_262     |    0    |    0    |    0    |    23   |
|          |     icmp_ln270_fu_292     |    0    |    0    |    0    |    15   |
|   icmp   |     icmp_ln626_fu_457     |    0    |    0    |    0    |    18   |
|          |    icmp_ln626_1_fu_463    |    0    |    0    |    0    |    59   |
|          |     icmp_ln635_fu_474     |    0    |    0    |    0    |    70   |
|----------|---------------------------|---------|---------|---------|---------|
|          |    shiftCount_6_fu_353    |    0    |    0    |    0    |    12   |
|    add   |    shiftCount_7_fu_359    |    0    |    0    |    0    |    13   |
|          |      add_ln146_fu_398     |    0    |    0    |    0    |    71   |
|          |      add_ln61_fu_443      |    0    |    0    |    0    |    71   |
|----------|---------------------------|---------|---------|---------|---------|
|    shl   |      shl_ln273_fu_374     |    0    |    0    |    0    |   100   |
|----------|---------------------------|---------|---------|---------|---------|
|    xor   |       m_rad2_fu_208       |    0    |    0    |    0    |    64   |
|          |      xor_ln454_fu_430     |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|          |   select_ln265_2_fu_274   |    0    |    0    |    0    |    32   |
|          |    select_ln270_fu_308    |    0    |    0    |    0    |    8    |
|  select  |     shiftCount_fu_324     |    0    |    0    |    0    |    5    |
|          |    shiftCount_4_fu_331    |    0    |    0    |    0    |    5    |
|          |    shiftCount_5_fu_338    |    0    |    0    |    0    |    5    |
|----------|---------------------------|---------|---------|---------|---------|
|    sub   |      sub_ln146_fu_380     |    0    |    0    |    0    |    18   |
|----------|---------------------------|---------|---------|---------|---------|
|    and   |      and_ln626_fu_468     |    0    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|---------|
|   read   |    rad_read_read_fu_118   |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     trunc_ln59_fu_217     |    0    |    0    |    0    |    0    |
|          |    trunc_ln59_1_fu_222    |    0    |    0    |    0    |    0    |
|   trunc  |     trunc_ln268_fu_251    |    0    |    0    |    0    |    0    |
|          |     trunc_ln49_fu_404     |    0    |    0    |    0    |    0    |
|          |    trunc_ln49_1_fu_408    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       shl_ln_fu_226       |    0    |    0    |    0    |    0    |
|bitconcatenate|        zSig_fu_255        |    0    |    0    |    0    |    0    |
|          |       shl_ln3_fu_267      |    0    |    0    |    0    |    0    |
|          |       shl_ln4_fu_386      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|    or    |       or_ln59_fu_234      |    0    |    0    |    0    |    0    |
|          |       or_ln69_fu_492      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |       tmp_19_fu_241       |    0    |    0    |    0    |    0    |
|partselect|       tmp_20_fu_282       |    0    |    0    |    0    |    0    |
|          |        tmp_s_fu_298       |    0    |    0    |    0    |    0    |
|          |      trunc_ln8_fu_448     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|          |     zext_ln275_fu_316     |    0    |    0    |    0    |    0    |
|          |     zext_ln270_fu_345     |    0    |    0    |    0    |    0    |
|          |    zext_ln275_1_fu_349    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln272_fu_364     |    0    |    0    |    0    |    0    |
|          |    zext_ln273_1_fu_367    |    0    |    0    |    0    |    0    |
|          |     zext_ln273_fu_370     |    0    |    0    |    0    |    0    |
|          |     zext_ln146_fu_394     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
| bitselect|       tmp_22_fu_412       |    0    |    0    |    0    |    0    |
|          |       tmp_21_fu_420       |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    35   | 17.0236 |  16442  |  20073  |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|countLeadingZerosHigh|    1   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |    1   |    0   |    0   |
+---------------------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|         add_ln146_reg_600        |   64   |
|           app_1_reg_504          |   64   |
|            app_reg_628           |   64   |
|countLeadingZerosHigh_addr_reg_586|    8   |
|          diff_1_reg_605          |   64   |
|           diff_reg_512           |   64   |
|        icmp_ln265_reg_570        |    1   |
|        icmp_ln270_reg_576        |    1   |
|            inc_reg_519           |   64   |
|          m_rad2_reg_532          |   64   |
|         mul_ln59_reg_550         |   31   |
|          or_ln59_reg_545         |   31   |
|         rad_read_reg_526         |   64   |
|              reg_188             |   64   |
|       select_ln270_reg_581       |    8   |
|       shiftCount_6_reg_594       |    6   |
|          tmp_19_reg_555          |   16   |
|          tmp_21_reg_634          |    1   |
|          tmp_22_reg_623          |    1   |
|           tmp_2_reg_644          |   64   |
|           tmp_3_reg_655          |   64   |
|        trunc_ln268_reg_560       |   15   |
|       trunc_ln49_1_reg_618       |   63   |
|        trunc_ln49_reg_613        |   52   |
|        trunc_ln59_reg_540        |   31   |
|         xor_ln454_reg_640        |    1   |
|           zSig_reg_565           |   32   |
+----------------------------------+--------+
|               Total              |  1002  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_131     |  p0  |   2  |   8  |   16   ||    9    |
|   grp_float64_mul_fu_137  |  p1  |   3  |  64  |   192  ||    14   |
|   grp_float64_mul_fu_137  |  p2  |   3  |  64  |   192  ||    14   |
| grp_addFloat64Sigs_fu_159 |  p1  |   2  |  64  |   128  ||    9    |
| grp_addFloat64Sigs_fu_159 |  p3  |   2  |   1  |    2   ||    9    |
| grp_subFloat64Sigs_fu_168 |  p1  |   2  |  64  |   128  ||    9    |
| grp_subFloat64Sigs_fu_168 |  p3  |   2  |   1  |    2   ||    9    |
|         grp_fu_179        |  p0  |   2  |  31  |   62   ||    9    |
|         grp_fu_179        |  p1  |   2  |  31  |   62   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   784  || 4.22429 ||    91   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   35   |   17   |  16442 |  20073 |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   91   |
|  Register |    -   |    -   |    -   |  1002  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   35   |   21   |  17444 |  20164 |
+-----------+--------+--------+--------+--------+--------+
