
---------- Begin Simulation Statistics ----------
final_tick                               1348068933200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204106                       # Simulator instruction rate (inst/s)
host_mem_usage                               16985488                       # Number of bytes of host memory used
host_op_rate                                   204102                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.90                       # Real time elapsed on the host
host_tick_rate                               50184068                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000246                       # Number of seconds simulated
sim_ticks                                   245885200                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   12                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  27                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            14                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     44.00%     44.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     44.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            479139                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           479472                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.614688                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.614688                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          598                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159918                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    52                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.648763                       # Inst execution rate
system.switch_cpus.iew.exec_refs               484840                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46398                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           10998                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        450548                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        48695                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1044713                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        438442                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1335                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1013475                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            618                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             6                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          170                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1124016                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1012193                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.715724                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            804485                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.646678                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1012581                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1044981                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          806373                       # number of integer regfile writes
system.switch_cpus.ipc                       1.626842                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.626842                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        528709     52.10%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     52.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       439467     43.31%     95.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46636      4.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1014812                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              477608                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.470637                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           53210     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         423583     88.69%     99.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           815      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1492420                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3124998                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1012193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1089240                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1044661                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1014812                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        44548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3531                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        50004                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       614237                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.652151                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.186740                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       156859     25.54%     25.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        99027     16.12%     41.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       166186     27.06%     68.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       185247     30.16%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         6918      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       614237                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.650938                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       167242                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           19                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       450548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        48695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2084000                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   614688                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        49721                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           11                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       284083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           284094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           11                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       284083                       # number of overall hits
system.cpu.dcache.overall_hits::total          284094                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        46015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          46018                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        46015                       # number of overall misses
system.cpu.dcache.overall_misses::total         46018                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    651606800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    651606800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    651606800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    651606800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           14                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       330098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       330112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           14                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       330098                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       330112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.214286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.139398                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.139401                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.214286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.139398                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.139401                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 14160.747582                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14159.824417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 14160.747582                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14159.824417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          387                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.181818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24724                       # number of writebacks
system.cpu.dcache.writebacks::total             24724                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        21036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        21036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21036                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        24979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24979                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        24979                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24979                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    368924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    368924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    368924000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    368924000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.075671                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.075671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075668                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14769.366268                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14769.366268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14769.366268                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14769.366268                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24724                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            9                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       238740                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          238749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        45587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    620699600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    620699600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       284327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       284338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.181818                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.160333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.160334                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13615.715006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13615.117682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        21036                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21036                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    338359200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    338359200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.086348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.086344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 13781.890758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13781.890758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        45343                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          45345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          429                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     30907200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     30907200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45774                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.009351                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72213.084112                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72044.755245                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     30564800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30564800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.009351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009350                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71413.084112                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71413.084112                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.003416                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               62801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24724                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.540083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1347823048400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     2.016214                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   248.987202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.007876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.972606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980482                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2665876                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2665876                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        98344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            98367                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        98344                       # number of overall hits
system.cpu.icache.overall_hits::total           98367                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           35                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             37                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           35                       # number of overall misses
system.cpu.icache.overall_misses::total            37                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1741600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1741600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1741600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1741600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        98379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        98404                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        98379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        98404                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000356                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000356                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000376                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        49760                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47070.270270                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        49760                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47070.270270                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          326                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       932800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       932800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       932800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       932800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000132                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71753.846154                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71753.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71753.846154                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71753.846154                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        98344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           98367                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           35                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            37                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1741600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1741600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        98379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        98404                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000356                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        49760                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47070.270270                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       932800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       932800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 71753.846154                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71753.846154                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            14.971889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1347823048400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    12.971907                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.025336                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.029242                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            787247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           787247                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1347823058000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    245875200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        22556                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22556                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        22556                       # number of overall hits
system.l2.overall_hits::total                   22556                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2423                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2441                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2423                       # number of overall misses
system.l2.overall_misses::total                  2441                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       922400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    209356800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        210279200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       922400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    209356800                       # number of overall miss cycles
system.l2.overall_miss_latency::total       210279200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        24979                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24997                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        24979                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24997                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.097001                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097652                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.097001                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097652                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 70953.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 86403.962031                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86144.694797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 70953.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86403.962031                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86144.694797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       913                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2423                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2436                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2423                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3353                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    197473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    198332000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     60996109                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    197473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    259328109                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.097001                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.097001                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134136                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66076.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 81499.380933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81417.077176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66517.021810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66076.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 81499.380933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77342.114226                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          423                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              423                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24301                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24301                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24301                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24301                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            917                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     60996109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     60996109                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66517.021810                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66517.021810                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 357                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     29485200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      29485200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               429                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.831776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.832168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82823.595506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82591.596639                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     27740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27740000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.831776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829837                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77921.348315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77921.348315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       922400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       922400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           13                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 70953.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61493.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66076.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66076.923077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2067                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    179871600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    179871600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        24551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.084192                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87020.609579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86936.491058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2067                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    169733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    169733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.084192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 82115.626512                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82115.626512                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3482                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3482                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   290                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1937.638552                       # Cycle average of tags in use
system.l2.tags.total_refs                       45112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22556                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1347826470000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1934.240883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     3.397669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.236113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.236528                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3081                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          852                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          647                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000366                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.376099                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    821176                       # Number of tag accesses
system.l2.tags.data_accesses                   821176                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000576920                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9702                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3353                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6706                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6706                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  429184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1745.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     245817202                       # Total gap between requests
system.mem_ctrls.avgGap                      73312.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       117376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       310144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 477360979.839372158051                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 6767385.755629049614                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1261336591.222245216370                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1834                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           26                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4846                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     60984748                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       730544                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    209956432                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     33252.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     28097.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     43325.72                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       117248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       310144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        429696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          916                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2423                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           3357                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1041136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1561704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    476840412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      6767386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1261336591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1747547229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1041136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      6767386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7808522                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1041136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1561704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    476840412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      6767386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1261336591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1747547229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6706                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               158729272                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              25160912                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          271671724                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23669.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40511.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4906                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.16                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   238.490229                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   189.006635                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   214.686194                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1150     64.21%     64.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          329     18.37%     82.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          127      7.09%     89.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           43      2.40%     92.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           38      2.12%     94.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20      1.12%     95.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      0.34%     95.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           78      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                429184                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1745.464957                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    9292413.312000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    4565838.816000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   21020444.928000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 19982866.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 123414340.896000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 5368324.080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  183644228.880000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   746.869795                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     11293788                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    226521412                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    9671695.488000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    4747848.336000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   23363403.840000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 19982866.848000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 128129749.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 1274820.792000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  187170384.744000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   761.210454                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      2348980                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    235466220                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3000                       # Transaction distribution
system.membus.trans_dist::ReadExReq               357                       # Transaction distribution
system.membus.trans_dist::ReadExResp              357                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3001                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6715                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       429696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  429696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3358                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3358    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3358                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             4715082                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           31093820                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          171126                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       170692                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          594                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        88874                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           88850                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.972995                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               5                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        43107                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          587                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       602792                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.658947                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.850854                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       295232     48.98%     48.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        67493     11.20%     60.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         4833      0.80%     60.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        18095      3.00%     63.98% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       217139     36.02%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       602792                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477328                       # Number of memory references committed
system.switch_cpus.commit.loads                431557                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158686                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841314                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522672     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431557     43.16%     95.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45771      4.58%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       217139                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            47849                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        431452                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             65062                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69255                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            618                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        86878                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             8                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1052169                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1785                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles          974                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1079945                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              171126                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        88855                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                612493                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1250                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          109                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines             98380                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            31                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       614237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.759681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.755076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           394582     64.24%     64.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23482      3.82%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16017      2.61%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            26540      4.32%     74.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            44366      7.22%     82.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             9167      1.49%     83.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33556      5.46%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            11126      1.81%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            55401      9.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       614237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.278395                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.756899                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              154115                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           18942                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           41                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           2918                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    245885200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            618                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            86311                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          282097                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          138                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             94412                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        150660                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1046151                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          1524                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            25                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          54357                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            885                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        94487                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1328282                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1575065                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1078514                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271598                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            56528                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              31                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            406156                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1428760                       # The number of ROB reads
system.switch_cpus.rob.writes                 2097792                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             24566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          423                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24301                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            15                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24553                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           30                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        74686                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 74716                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6362112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6364032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1047                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            26044                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26044    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26044                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1348068933200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           59444800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             26000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49954000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1350375018800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 311340                       # Simulator instruction rate (inst/s)
host_mem_usage                               16987536                       # Number of bytes of host memory used
host_op_rate                                   311344                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    35.33                       # Real time elapsed on the host
host_tick_rate                               65270420                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11000174                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002306                       # Number of seconds simulated
sim_ticks                                  2306085600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     1                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4438050                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4450050                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000149                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.576521                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.576521                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    5425                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        21188                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1481286                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    55                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.857160                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5227401                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             635919                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          427613                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5011362                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           20                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       722638                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11767005                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4591482                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        40476                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10706923                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             13                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          18467                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles            43                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          101                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        13706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11464767                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10666123                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.740395                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8488454                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.850083                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10683263                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11229080                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8567161                       # number of integer regfile writes
system.switch_cpus.ipc                       1.734541                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.734541                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5480612     50.99%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4624156     43.03%     94.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       642629      5.98%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10747400                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             5017066                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.466817                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          562894     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4427349     88.25%     99.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         26823      0.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15764462                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     32386748                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10666123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13533775                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11766930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10747400                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           20                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1766803                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       115118                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1682073                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5759789                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.865936                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.110350                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       963844     16.73%     16.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       998878     17.34%     34.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1740677     30.22%     64.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1958392     34.00%     98.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        97998      1.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5759789                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.864181                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           24                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      2031854                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       251962                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5011362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       722638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23058001                       # number of misc regfile reads
system.switch_cpus.numCycles                  5765214                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       240076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           27                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       480221                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             27                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3127110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3127110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3127110                       # number of overall hits
system.cpu.dcache.overall_hits::total         3127110                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       420939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         420939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       420939                       # number of overall misses
system.cpu.dcache.overall_misses::total        420939                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3406111600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3406111600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3406111600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3406111600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3548049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3548049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3548049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3548049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.118640                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118640                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.118640                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118640                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  8091.698797                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8091.698797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  8091.698797                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8091.698797                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          401                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3722                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.221053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   143.153846                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       240076                       # number of writebacks
system.cpu.dcache.writebacks::total            240076                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       180863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       180863                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       180863                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       180863                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       240076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       240076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       240076                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       240076                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1935299600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1935299600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1935299600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1935299600                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.067664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067664                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.067664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  8061.195621                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  8061.195621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  8061.195621                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  8061.195621                       # average overall mshr miss latency
system.cpu.dcache.replacements                 240076                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2555424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2555424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       414853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        414853                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3298236800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3298236800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2970277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2970277                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.139668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.139668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7950.374711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7950.374711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       179737                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       179737                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       235116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       235116                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1838785600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1838785600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.079156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.079156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7820.759115                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7820.759115                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       571686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         571686                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         6086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6086                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    107874800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    107874800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       577772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       577772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010534                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 17725.073940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17725.073940                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1126                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     96514000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     96514000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.008585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008585                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19458.467742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19458.467742                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3613459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            240332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.035280                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.711826                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.288174                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.006687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.993313                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28624468                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28624468                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1306294                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1306294                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1306294                       # number of overall hits
system.cpu.icache.overall_hits::total         1306294                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           83                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             83                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           83                       # number of overall misses
system.cpu.icache.overall_misses::total            83                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5689199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5689199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5689199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5689199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1306377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1306377                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1306377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1306377                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68544.566265                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68544.566265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68544.566265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68544.566265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3903                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   111.514286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           69                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           69                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           69                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5079199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5079199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5079199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5079199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73611.579710                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73611.579710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73611.579710                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73611.579710                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1306294                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1306294                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           83                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5689199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5689199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1306377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1306377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68544.566265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68544.566265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           69                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5079199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5079199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73611.579710                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73611.579710                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            35.354169                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1404745                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                84                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16723.154762                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    33.354169                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.065145                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.069051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10451085                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10451085                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2306085600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       236542                       # number of demand (read+write) hits
system.l2.demand_hits::total                   236542                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       236542                       # number of overall hits
system.l2.overall_hits::total                  236542                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           69                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         3534                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3603                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           69                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         3534                       # number of overall misses
system.l2.overall_misses::total                  3603                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5019600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    289099600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        294119200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5019600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    289099600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       294119200                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           69                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       240076                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               240145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           69                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       240076                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              240145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.014720                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.015003                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.014720                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.015003                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 72747.826087                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81805.206565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81631.751318                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 72747.826087                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81805.206565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81631.751318                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11533                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1560                       # number of writebacks
system.l2.writebacks::total                      1560                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         3529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3598                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        12124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         3529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15722                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4681200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    271708600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    276389800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    764975420                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4681200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    271708600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1041365220                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.014700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.014700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67843.478261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76993.085860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76817.620901                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63095.960079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67843.478261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76993.085860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66236.179875                       # average overall mshr miss latency
system.l2.replacements                          10750                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        49488                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            49488                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        49488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        49488                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       190588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           190588                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       190588                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       190588                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        12124                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          12124                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    764975420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    764975420                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63095.960079                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63095.960079                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         4124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 836                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     67339200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      67339200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4960                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.168548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.168548                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80549.282297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80549.282297                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            835                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     63232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     63232000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.168347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.168347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75726.946108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75726.946108                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               69                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5019600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5019600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             69                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 72747.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72747.826087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           69                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4681200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4681200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67843.478261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67843.478261                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       232418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            232418                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2698                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    221760400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    221760400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       235116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        235116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.011475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82194.366197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82194.366197                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2694                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2694                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    208476600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    208476600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.011458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.011458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77385.523385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77385.523385                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   55445                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               55445                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5591                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7097.879066                       # Cycle average of tags in use
system.l2.tags.total_refs                      491799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    255256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.926689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7030.982002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    66.897064                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.858274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.008166                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.866440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7394                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          382                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          592                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2075                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.069092                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.902588                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7935708                       # Number of tag accesses
system.l2.tags.data_accesses                  7935708                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     24164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000477792762                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          176                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          176                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47334                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2914                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15695                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1560                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31390                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3120                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    534                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31390                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3120                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     213.215909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    109.866332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1243.189078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          175     99.43%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.57%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           176                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.551136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.507390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.259342                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     31.25%     31.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.70%     32.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              101     57.39%     90.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.84%     93.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      5.68%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.57%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           176                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   34176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2008960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               199680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    871.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2306080000                       # Total gap between requests
system.mem_ctrls.avgGap                     133647.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1546496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         8832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       419456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       197696                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 670615175.776649355888                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3829866.506256315857                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 181890906.391332566738                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 85727953.897288113832                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        24194                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          138                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         7058                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3120                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    720806386                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4093696                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    274836100                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  35009278214                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     29792.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29664.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     38939.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11220922.50                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1548416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         8832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       451712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2008960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       199680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       199680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        12097                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         3529                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15695                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1560                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1560                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    671447755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3829867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    195878245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        871155867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3829867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3829867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86588286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86588286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86588286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    671447755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3829867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    195878245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       957744153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                30856                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3089                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1749                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1798                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          202                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               480059430                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             115771712                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          999736182                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15558.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32400.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               26910                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2284                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4749                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   457.190988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   307.191555                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   383.692164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           87      1.83%      1.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2006     42.24%     44.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          624     13.14%     57.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          272      5.73%     62.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          149      3.14%     66.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          118      2.48%     68.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          110      2.32%     70.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          120      2.53%     73.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1263     26.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4749                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1974784                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             197696                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              856.335949                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               85.727954                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.52                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    25137979.776000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    12413049.264000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   105625088.352000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  7534901.472000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 190804147.968001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 994684255.487999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 187463209.584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1523662631.903999                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   660.713823                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    412869137                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     76960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1816256463                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    24916731.840000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    12283042.464000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   98596211.616000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  8181040.896000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 190804147.968001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1032014284.224000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 156072049.056000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1522867508.063998                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   660.369029                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    341901907                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     76960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1887223693                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1560                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9190                       # Transaction distribution
system.membus.trans_dist::ReadExReq               835                       # Transaction distribution
system.membus.trans_dist::ReadExResp              835                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14860                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        42140                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  42140                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2208640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2208640                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15695                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            48997646                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          146128247                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1779618                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1776048                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        18415                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1061329                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1061026                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.971451                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed              96                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            1                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            1                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1730091                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        18371                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5315259                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.881405                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.824264                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2103511     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       797544     15.00%     54.58% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       128914      2.43%     57.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       196378      3.69%     60.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2088912     39.30%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5315259                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000007                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000154                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4836875                       # Number of memory references committed
system.switch_cpus.commit.loads               4259102                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1442283                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8557953                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            17                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5163279     51.63%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4259102     42.59%     94.22% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       577773      5.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000154                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2088912                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           522559                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3625970                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            869962                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        722831                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          18467                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       996154                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            48                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11970571                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         53864                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        13873                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12770743                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1779618                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1061122                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5725904                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           37026                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                148                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1056                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          253                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1306384                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            55                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5759789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.219442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.934638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3170178     55.04%     55.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           255021      4.43%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           217424      3.77%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           339964      5.90%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           479752      8.33%     77.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           148249      2.57%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           281102      4.88%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           217902      3.78%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           650197     11.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5759789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.308682                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.215138                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1621157                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          752264                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          101                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         144861                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2306085600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          18467                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           933208                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2089418                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         4907                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1163976                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1549813                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11799850                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         33882                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           110                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         554276                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           3385                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       988837                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     14388036                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            17357013                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         12393097                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               54                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12305965                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          2082100                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             527                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4238333                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 14956579                       # The number of ROB reads
system.switch_cpus.rob.writes                23905518                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000149                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            235185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        51048                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       190588                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9190                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            14045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            69                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       235116                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          138                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       720228                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                720366                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61459456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               61468288                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           24795                       # Total snoops (count)
system.tol2bus.snoopTraffic                    199680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           264940                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000102                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010095                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 264913     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             264940                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2306085600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          576210000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             25.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            138000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         480152000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
