.include "macros.inc"

.section .bss

.global sShadVert
sShadVert:
	.skip 0x3600
.global sShadRasters
sShadRasters:
	.skip 0x100

.section .sbss

.global sCollQueue
sCollQueue:
	.skip 0x30
.global xrsv
xrsv:
	.skip 0x2C
.global sShadRaster
sShadRaster:
	.skip 0x4
.global sShadVertCount
sShadVertCount:
	.skip 0x4
.global sModelMat
sModelMat:
	.skip 0x4

.section .sdata2

.global _esc__2_751_0
_esc__2_751_0:
	.incbin "baserom.dol", 0x32F4C0, 0x4
.global _esc__2_805_0
_esc__2_805_0:
	.incbin "baserom.dol", 0x32F4C4, 0x4
.global _esc__2_806
_esc__2_806:
	.incbin "baserom.dol", 0x32F4C8, 0x4
.global _esc__2_835_0
_esc__2_835_0:
	.incbin "baserom.dol", 0x32F4CC, 0x4
.global _esc__2_836_0
_esc__2_836_0:
	.incbin "baserom.dol", 0x32F4D0, 0x4
.global _esc__2_1064
_esc__2_1064:
	.incbin "baserom.dol", 0x32F4D4, 0x4
.global _esc__2_1105
_esc__2_1105:
	.incbin "baserom.dol", 0x32F4D8, 0x4
.global _esc__2_1152
_esc__2_1152:
	.incbin "baserom.dol", 0x32F4DC, 0x4
.global _esc__2_1295_0
_esc__2_1295_0:
	.incbin "baserom.dol", 0x32F4E0, 0x4
.global _esc__2_1296
_esc__2_1296:
	.incbin "baserom.dol", 0x32F4E4, 0x4
.global _esc__2_1299_0
_esc__2_1299_0:
	.incbin "baserom.dol", 0x32F4E8, 0x8

.if 0

.section .text

.global shadowRayCB__FP14RpIntersectionP13RpWorldSectorP19RpCollisionTrianglefPv
shadowRayCB__FP14RpIntersectionP13RpWorldSectorP19RpCollisionTrianglefPv:
/* 800638CC 000606CC  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 800638D0 000606D0  7C 08 02 A6 */	mflr r0
/* 800638D4 000606D4  90 01 00 44 */	stw r0, 0x44(r1)
/* 800638D8 000606D8  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 800638DC 000606DC  F3 E1 00 38 */	psq_st f31, 56(r1), 0, qr0
/* 800638E0 000606E0  BF A1 00 24 */	stmw r29, 0x24(r1)
/* 800638E4 000606E4  80 8D BE 5C */	lwz r4, sModelMat@sda21(r13)
/* 800638E8 000606E8  FF E0 08 90 */	fmr f31, f1
/* 800638EC 000606EC  7C BD 2B 78 */	mr r29, r5
/* 800638F0 000606F0  7C DE 33 78 */	mr r30, r6
/* 800638F4 000606F4  28 04 00 00 */	cmplwi r4, 0
/* 800638F8 000606F8  41 82 00 24 */	beq lbl_8006391C
/* 800638FC 000606FC  3B FE 00 60 */	addi r31, r30, 0x60
/* 80063900 00060700  38 61 00 08 */	addi r3, r1, 8
/* 80063904 00060704  48 00 00 9D */	bl xMat3x3RMulVec__FP5xVec3PC7xMat3x3PC5xVec3_9
/* 80063908 00060708  38 61 00 08 */	addi r3, r1, 8
/* 8006390C 0006070C  7C 64 1B 78 */	mr r4, r3
/* 80063910 00060710  48 00 DD 11 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 80063914 00060714  38 61 00 08 */	addi r3, r1, 8
/* 80063918 00060718  48 00 00 0C */	b lbl_80063924
lbl_8006391C:
/* 8006391C 0006071C  3B FE 00 5C */	addi r31, r30, 0x5c
/* 80063920 00060720  7F A3 EB 78 */	mr r3, r29
lbl_80063924:
/* 80063924 00060724  C0 1F 00 00 */	lfs f0, 0(r31)
/* 80063928 00060728  FC 1F 00 40 */	fcmpo cr0, f31, f0
/* 8006392C 0006072C  4C 41 13 82 */	cror 2, 1, 2
/* 80063930 00060730  41 82 00 14 */	beq lbl_80063944
/* 80063934 00060734  C0 23 00 04 */	lfs f1, 4(r3)
/* 80063938 00060738  C0 02 8D E0 */	lfs f0, _esc__2_751_0@sda21(r2)
/* 8006393C 0006073C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80063940 00060740  40 80 00 0C */	bge lbl_8006394C
lbl_80063944:
/* 80063944 00060744  7F A3 EB 78 */	mr r3, r29
/* 80063948 00060748  48 00 00 3C */	b lbl_80063984
lbl_8006394C:
/* 8006394C 0006074C  D3 FF 00 00 */	stfs f31, 0(r31)
/* 80063950 00060750  38 7E 00 2C */	addi r3, r30, 0x2c
/* 80063954 00060754  80 9D 00 1C */	lwz r4, 0x1c(r29)
/* 80063958 00060758  4B FA 77 51 */	bl __as__5xVec3FRC5xVec3
/* 8006395C 0006075C  80 9D 00 20 */	lwz r4, 0x20(r29)
/* 80063960 00060760  38 7E 00 38 */	addi r3, r30, 0x38
/* 80063964 00060764  4B FA 77 45 */	bl __as__5xVec3FRC5xVec3
/* 80063968 00060768  80 9D 00 24 */	lwz r4, 0x24(r29)
/* 8006396C 0006076C  38 7E 00 44 */	addi r3, r30, 0x44
/* 80063970 00060770  4B FA 77 39 */	bl __as__5xVec3FRC5xVec3
/* 80063974 00060774  7F A4 EB 78 */	mr r4, r29
/* 80063978 00060778  38 7E 00 50 */	addi r3, r30, 0x50
/* 8006397C 0006077C  4B FA 77 2D */	bl __as__5xVec3FRC5xVec3
/* 80063980 00060780  7F A3 EB 78 */	mr r3, r29
lbl_80063984:
/* 80063984 00060784  E3 E1 00 38 */	psq_l f31, 56(r1), 0, qr0
/* 80063988 00060788  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 8006398C 0006078C  BB A1 00 24 */	lmw r29, 0x24(r1)
/* 80063990 00060790  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80063994 00060794  7C 08 03 A6 */	mtlr r0
/* 80063998 00060798  38 21 00 40 */	addi r1, r1, 0x40
/* 8006399C 0006079C  4E 80 00 20 */	blr 

.global xMat3x3RMulVec__FP5xVec3PC7xMat3x3PC5xVec3_9
xMat3x3RMulVec__FP5xVec3PC7xMat3x3PC5xVec3_9:
/* 800639A0 000607A0  C0 65 00 04 */	lfs f3, 4(r5)
/* 800639A4 000607A4  C0 04 00 10 */	lfs f0, 0x10(r4)
/* 800639A8 000607A8  C0 44 00 14 */	lfs f2, 0x14(r4)
/* 800639AC 000607AC  EC 00 00 F2 */	fmuls f0, f0, f3
/* 800639B0 000607B0  C0 C5 00 00 */	lfs f6, 0(r5)
/* 800639B4 000607B4  C0 24 00 00 */	lfs f1, 0(r4)
/* 800639B8 000607B8  EC 82 00 F2 */	fmuls f4, f2, f3
/* 800639BC 000607BC  C0 44 00 18 */	lfs f2, 0x18(r4)
/* 800639C0 000607C0  C0 A4 00 04 */	lfs f5, 4(r4)
/* 800639C4 000607C4  EC 01 01 BA */	fmadds f0, f1, f6, f0
/* 800639C8 000607C8  C0 E5 00 08 */	lfs f7, 8(r5)
/* 800639CC 000607CC  C0 24 00 20 */	lfs f1, 0x20(r4)
/* 800639D0 000607D0  EC 42 00 F2 */	fmuls f2, f2, f3
/* 800639D4 000607D4  C0 64 00 08 */	lfs f3, 8(r4)
/* 800639D8 000607D8  EC 85 21 BA */	fmadds f4, f5, f6, f4
/* 800639DC 000607DC  EC 01 01 FA */	fmadds f0, f1, f7, f0
/* 800639E0 000607E0  C0 A4 00 24 */	lfs f5, 0x24(r4)
/* 800639E4 000607E4  EC 23 11 BA */	fmadds f1, f3, f6, f2
/* 800639E8 000607E8  C0 44 00 28 */	lfs f2, 0x28(r4)
/* 800639EC 000607EC  EC 65 21 FA */	fmadds f3, f5, f7, f4
/* 800639F0 000607F0  D0 03 00 00 */	stfs f0, 0(r3)
/* 800639F4 000607F4  EC 02 09 FA */	fmadds f0, f2, f7, f1
/* 800639F8 000607F8  D0 63 00 04 */	stfs f3, 4(r3)
/* 800639FC 000607FC  D0 03 00 08 */	stfs f0, 8(r3)
/* 80063A00 00060800  4E 80 00 20 */	blr 

.global shadowRayModelCB__FP14RpIntersectionP19RpCollisionTrianglefPv
shadowRayModelCB__FP14RpIntersectionP19RpCollisionTrianglefPv:
/* 80063A04 00060804  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80063A08 00060808  7C 08 02 A6 */	mflr r0
/* 80063A0C 0006080C  7C A6 2B 78 */	mr r6, r5
/* 80063A10 00060810  7C 85 23 78 */	mr r5, r4
/* 80063A14 00060814  90 01 00 14 */	stw r0, 0x14(r1)
/* 80063A18 00060818  38 80 00 00 */	li r4, 0
/* 80063A1C 0006081C  4B FF FE B1 */	bl shadowRayCB__FP14RpIntersectionP13RpWorldSectorP19RpCollisionTrianglefPv
/* 80063A20 00060820  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80063A24 00060824  7C 08 03 A6 */	mtlr r0
/* 80063A28 00060828  38 21 00 10 */	addi r1, r1, 0x10
/* 80063A2C 0006082C  4E 80 00 20 */	blr 

.global shadowRayEntCB__FP4xEntPv
shadowRayEntCB__FP4xEntPv:
/* 80063A30 00060830  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80063A34 00060834  7C 08 02 A6 */	mflr r0
/* 80063A38 00060838  90 01 00 34 */	stw r0, 0x34(r1)
/* 80063A3C 0006083C  DB E1 00 20 */	stfd f31, 0x20(r1)
/* 80063A40 00060840  F3 E1 00 28 */	psq_st f31, 40(r1), 0, qr0
/* 80063A44 00060844  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 80063A48 00060848  A0 03 00 06 */	lhz r0, 6(r3)
/* 80063A4C 0006084C  7C 7D 1B 78 */	mr r29, r3
/* 80063A50 00060850  7C 9E 23 78 */	mr r30, r4
/* 80063A54 00060854  54 00 06 F7 */	rlwinm. r0, r0, 0, 0x1b, 0x1b
/* 80063A58 00060858  40 82 00 0C */	bne lbl_80063A64
/* 80063A5C 0006085C  38 60 00 01 */	li r3, 1
/* 80063A60 00060860  48 00 00 94 */	b lbl_80063AF4
lbl_80063A64:
/* 80063A64 00060864  80 7E 00 00 */	lwz r3, 0(r30)
/* 80063A68 00060868  80 03 00 A0 */	lwz r0, 0xa0(r3)
/* 80063A6C 0006086C  7C 00 E8 40 */	cmplw r0, r29
/* 80063A70 00060870  40 82 00 0C */	bne lbl_80063A7C
/* 80063A74 00060874  38 60 00 01 */	li r3, 1
/* 80063A78 00060878  48 00 00 7C */	b lbl_80063AF4
lbl_80063A7C:
/* 80063A7C 0006087C  83 FD 00 28 */	lwz r31, 0x28(r29)
/* 80063A80 00060880  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 80063A84 00060884  48 01 5C A9 */	bl iModelNumBones__FP8RpAtomic
/* 80063A88 00060888  28 03 00 01 */	cmplwi r3, 1
/* 80063A8C 0006088C  40 81 00 0C */	ble lbl_80063A98
/* 80063A90 00060890  38 60 00 01 */	li r3, 1
/* 80063A94 00060894  48 00 00 60 */	b lbl_80063AF4
lbl_80063A98:
/* 80063A98 00060898  80 9E 00 00 */	lwz r4, 0(r30)
/* 80063A9C 0006089C  38 A0 00 00 */	li r5, 0
/* 80063AA0 000608A0  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 80063AA4 000608A4  C3 E4 00 60 */	lfs f31, 0x60(r4)
/* 80063AA8 000608A8  80 63 00 04 */	lwz r3, 4(r3)
/* 80063AAC 000608AC  80 9F 00 54 */	lwz r4, 0x54(r31)
/* 80063AB0 000608B0  48 23 14 BD */	bl RwFrameTransform
/* 80063AB4 000608B4  80 1F 00 54 */	lwz r0, 0x54(r31)
/* 80063AB8 000608B8  3C 60 80 06 */	lis r3, shadowRayModelCB__FP14RpIntersectionP19RpCollisionTrianglefPv@ha
/* 80063ABC 000608BC  38 A3 3A 04 */	addi r5, r3, shadowRayModelCB__FP14RpIntersectionP19RpCollisionTrianglefPv@l
/* 80063AC0 000608C0  90 0D BE 5C */	stw r0, sModelMat@sda21(r13)
/* 80063AC4 000608C4  80 7F 00 10 */	lwz r3, 0x10(r31)
/* 80063AC8 000608C8  80 9E 00 04 */	lwz r4, 4(r30)
/* 80063ACC 000608CC  80 DE 00 00 */	lwz r6, 0(r30)
/* 80063AD0 000608D0  48 1F 7A B1 */	bl RpAtomicForAllIntersections
/* 80063AD4 000608D4  38 00 00 00 */	li r0, 0
/* 80063AD8 000608D8  90 0D BE 5C */	stw r0, sModelMat@sda21(r13)
/* 80063ADC 000608DC  80 7E 00 00 */	lwz r3, 0(r30)
/* 80063AE0 000608E0  C0 03 00 60 */	lfs f0, 0x60(r3)
/* 80063AE4 000608E4  FC 00 F8 00 */	fcmpu cr0, f0, f31
/* 80063AE8 000608E8  41 82 00 08 */	beq lbl_80063AF0
/* 80063AEC 000608EC  93 A3 00 28 */	stw r29, 0x28(r3)
lbl_80063AF0:
/* 80063AF0 000608F0  38 60 00 01 */	li r3, 1
lbl_80063AF4:
/* 80063AF4 000608F4  E3 E1 00 28 */	psq_l f31, 40(r1), 0, qr0
/* 80063AF8 000608F8  CB E1 00 20 */	lfd f31, 0x20(r1)
/* 80063AFC 000608FC  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 80063B00 00060900  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80063B04 00060904  7C 08 03 A6 */	mtlr r0
/* 80063B08 00060908  38 21 00 30 */	addi r1, r1, 0x30
/* 80063B0C 0006090C  4E 80 00 20 */	blr 

.global xShadowSimple_SceneCollide__FP18xShadowSimpleCachePC5xVec3f
xShadowSimple_SceneCollide__FP18xShadowSimpleCachePC5xVec3f:
/* 80063B10 00060910  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 80063B14 00060914  7C 08 02 A6 */	mflr r0
/* 80063B18 00060918  C0 44 00 04 */	lfs f2, 4(r4)
/* 80063B1C 0006091C  90 01 00 74 */	stw r0, 0x74(r1)
/* 80063B20 00060920  38 00 00 01 */	li r0, 1
/* 80063B24 00060924  EC 02 08 28 */	fsubs f0, f2, f1
/* 80063B28 00060928  C0 62 8D E8 */	lfs f3, _esc__2_806@sda21(r2)
/* 80063B2C 0006092C  BF 61 00 5C */	stmw r27, 0x5c(r1)
/* 80063B30 00060930  7C 7F 1B 78 */	mr r31, r3
/* 80063B34 00060934  C0 82 8D E4 */	lfs f4, _esc__2_805_0@sda21(r2)
/* 80063B38 00060938  EC 43 10 2A */	fadds f2, f3, f2
/* 80063B3C 0006093C  3B A0 00 00 */	li r29, 0
/* 80063B40 00060940  C0 64 00 00 */	lfs f3, 0(r4)
/* 80063B44 00060944  C0 24 00 08 */	lfs f1, 8(r4)
/* 80063B48 00060948  3B 60 00 00 */	li r27, 0
/* 80063B4C 0006094C  D0 83 00 5C */	stfs f4, 0x5c(r3)
/* 80063B50 00060950  3C 60 80 06 */	lis r3, shadowRayCB__FP14RpIntersectionP13RpWorldSectorP19RpCollisionTrianglefPv@ha
/* 80063B54 00060954  3B C3 38 CC */	addi r30, r3, shadowRayCB__FP14RpIntersectionP13RpWorldSectorP19RpCollisionTrianglefPv@l
/* 80063B58 00060958  D0 9F 00 60 */	stfs f4, 0x60(r31)
/* 80063B5C 0006095C  93 BF 00 28 */	stw r29, 0x28(r31)
/* 80063B60 00060960  93 BF 00 04 */	stw r29, 4(r31)
/* 80063B64 00060964  80 6D 91 D0 */	lwz r3, xglobals@sda21(r13)
/* 80063B68 00060968  80 63 04 C8 */	lwz r3, 0x4c8(r3)
/* 80063B6C 0006096C  83 83 00 3C */	lwz r28, 0x3c(r3)
/* 80063B70 00060970  90 01 00 48 */	stw r0, 0x48(r1)
/* 80063B74 00060974  D0 61 00 30 */	stfs f3, 0x30(r1)
/* 80063B78 00060978  D0 41 00 34 */	stfs f2, 0x34(r1)
/* 80063B7C 0006097C  D0 21 00 38 */	stfs f1, 0x38(r1)
/* 80063B80 00060980  D0 61 00 3C */	stfs f3, 0x3c(r1)
/* 80063B84 00060984  D0 01 00 40 */	stfs f0, 0x40(r1)
/* 80063B88 00060988  D0 21 00 44 */	stfs f1, 0x44(r1)
/* 80063B8C 0006098C  48 00 00 40 */	b lbl_80063BCC
lbl_80063B90:
/* 80063B90 00060990  7F 83 E3 78 */	mr r3, r28
/* 80063B94 00060994  7F 64 DB 78 */	mr r4, r27
/* 80063B98 00060998  4B FB 42 61 */	bl xEnvIsJSPActive__FPC4xEnvi
/* 80063B9C 0006099C  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80063BA0 000609A0  41 82 00 24 */	beq lbl_80063BC4
/* 80063BA4 000609A4  80 7C 00 00 */	lwz r3, 0(r28)
/* 80063BA8 000609A8  7F C5 F3 78 */	mr r5, r30
/* 80063BAC 000609AC  7F E6 FB 78 */	mr r6, r31
/* 80063BB0 000609B0  38 81 00 30 */	addi r4, r1, 0x30
/* 80063BB4 000609B4  80 63 00 18 */	lwz r3, 0x18(r3)
/* 80063BB8 000609B8  7C 63 E8 2E */	lwzx r3, r3, r29
/* 80063BBC 000609BC  80 63 00 10 */	lwz r3, 0x10(r3)
/* 80063BC0 000609C0  4B FB 13 F1 */	bl xClumpColl_ForAllIntersections__FP17xClumpCollBSPTreeP14RpIntersectionPFP14RpIntersectionP13RpWorldSectorP19RpCollisionTrianglefPv_P19RpCollisionTrianglePv
lbl_80063BC4:
/* 80063BC4 000609C4  3B 7B 00 01 */	addi r27, r27, 1
/* 80063BC8 000609C8  3B BD 00 04 */	addi r29, r29, 4
lbl_80063BCC:
/* 80063BCC 000609CC  80 7C 00 00 */	lwz r3, 0(r28)
/* 80063BD0 000609D0  80 03 00 10 */	lwz r0, 0x10(r3)
/* 80063BD4 000609D4  7C 1B 00 00 */	cmpw r27, r0
/* 80063BD8 000609D8  41 80 FF B8 */	blt lbl_80063B90
/* 80063BDC 000609DC  C0 02 8D E4 */	lfs f0, _esc__2_805_0@sda21(r2)
/* 80063BE0 000609E0  C0 3F 00 5C */	lfs f1, 0x5c(r31)
/* 80063BE4 000609E4  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80063BE8 000609E8  41 82 00 20 */	beq lbl_80063C08
/* 80063BEC 000609EC  C0 41 00 34 */	lfs f2, 0x34(r1)
/* 80063BF0 000609F0  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 80063BF4 000609F4  EC 00 10 28 */	fsubs f0, f0, f2
/* 80063BF8 000609F8  EC 01 10 3A */	fmadds f0, f1, f0, f2
/* 80063BFC 000609FC  D0 1F 00 5C */	stfs f0, 0x5c(r31)
/* 80063C00 00060A00  C0 1F 00 5C */	lfs f0, 0x5c(r31)
/* 80063C04 00060A04  D0 01 00 40 */	stfs f0, 0x40(r1)
lbl_80063C08:
/* 80063C08 00060A08  A0 1F 00 00 */	lhz r0, 0(r31)
/* 80063C0C 00060A0C  54 00 06 F7 */	rlwinm. r0, r0, 0, 0x1b, 0x1b
/* 80063C10 00060A10  40 82 00 50 */	bne lbl_80063C60
/* 80063C14 00060A14  38 61 00 10 */	addi r3, r1, 0x10
/* 80063C18 00060A18  38 81 00 30 */	addi r4, r1, 0x30
/* 80063C1C 00060A1C  48 00 00 CD */	bl xQuickCullForLine__FP7xQCDataPC6xLine3
/* 80063C20 00060A20  38 81 00 30 */	addi r4, r1, 0x30
/* 80063C24 00060A24  3C 60 80 06 */	lis r3, shadowRayEntCB__FP4xEntPv@ha
/* 80063C28 00060A28  93 E1 00 08 */	stw r31, 8(r1)
/* 80063C2C 00060A2C  38 C3 3A 30 */	addi r6, r3, shadowRayEntCB__FP4xEntPv@l
/* 80063C30 00060A30  38 A1 00 10 */	addi r5, r1, 0x10
/* 80063C34 00060A34  38 E1 00 08 */	addi r7, r1, 8
/* 80063C38 00060A38  90 81 00 0C */	stw r4, 0xc(r1)
/* 80063C3C 00060A3C  38 6D C8 40 */	addi r3, r13, colls_grid@sda21
/* 80063C40 00060A40  4B FD 73 E9 */	bl xGridCheckPosition__FP5xGridP5xVec3P7xQCDataPFP4xEntPv_iPv
/* 80063C44 00060A44  3C 60 80 06 */	lis r3, shadowRayEntCB__FP4xEntPv@ha
/* 80063C48 00060A48  38 81 00 30 */	addi r4, r1, 0x30
/* 80063C4C 00060A4C  38 C3 3A 30 */	addi r6, r3, shadowRayEntCB__FP4xEntPv@l
/* 80063C50 00060A50  38 A1 00 10 */	addi r5, r1, 0x10
/* 80063C54 00060A54  38 E1 00 08 */	addi r7, r1, 8
/* 80063C58 00060A58  38 6D C8 78 */	addi r3, r13, colls_oso_grid@sda21
/* 80063C5C 00060A5C  4B FD 73 CD */	bl xGridCheckPosition__FP5xGridP5xVec3P7xQCDataPFP4xEntPv_iPv
lbl_80063C60:
/* 80063C60 00060A60  C0 02 8D E4 */	lfs f0, _esc__2_805_0@sda21(r2)
/* 80063C64 00060A64  C0 3F 00 60 */	lfs f1, 0x60(r31)
/* 80063C68 00060A68  FC 00 08 00 */	fcmpu cr0, f0, f1
/* 80063C6C 00060A6C  41 82 00 1C */	beq lbl_80063C88
/* 80063C70 00060A70  C0 41 00 34 */	lfs f2, 0x34(r1)
/* 80063C74 00060A74  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 80063C78 00060A78  EC 00 10 28 */	fsubs f0, f0, f2
/* 80063C7C 00060A7C  EC 01 10 3A */	fmadds f0, f1, f0, f2
/* 80063C80 00060A80  D0 1F 00 60 */	stfs f0, 0x60(r31)
/* 80063C84 00060A84  48 00 00 0C */	b lbl_80063C90
lbl_80063C88:
/* 80063C88 00060A88  C0 1F 00 5C */	lfs f0, 0x5c(r31)
/* 80063C8C 00060A8C  D0 1F 00 60 */	stfs f0, 0x60(r31)
lbl_80063C90:
/* 80063C90 00060A90  C0 22 8D E4 */	lfs f1, _esc__2_805_0@sda21(r2)
/* 80063C94 00060A94  C0 1F 00 60 */	lfs f0, 0x60(r31)
/* 80063C98 00060A98  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80063C9C 00060A9C  41 82 00 38 */	beq lbl_80063CD4
/* 80063CA0 00060AA0  80 1F 00 28 */	lwz r0, 0x28(r31)
/* 80063CA4 00060AA4  28 00 00 00 */	cmplwi r0, 0
/* 80063CA8 00060AA8  40 82 00 2C */	bne lbl_80063CD4
/* 80063CAC 00060AAC  C0 3F 00 50 */	lfs f1, 0x50(r31)
/* 80063CB0 00060AB0  C0 1F 00 54 */	lfs f0, 0x54(r31)
/* 80063CB4 00060AB4  FC 20 08 50 */	fneg f1, f1
/* 80063CB8 00060AB8  EC 01 00 24 */	fdivs f0, f1, f0
/* 80063CBC 00060ABC  D0 1F 00 68 */	stfs f0, 0x68(r31)
/* 80063CC0 00060AC0  C0 3F 00 58 */	lfs f1, 0x58(r31)
/* 80063CC4 00060AC4  C0 1F 00 54 */	lfs f0, 0x54(r31)
/* 80063CC8 00060AC8  FC 20 08 50 */	fneg f1, f1
/* 80063CCC 00060ACC  EC 01 00 24 */	fdivs f0, f1, f0
/* 80063CD0 00060AD0  D0 1F 00 6C */	stfs f0, 0x6c(r31)
lbl_80063CD4:
/* 80063CD4 00060AD4  BB 61 00 5C */	lmw r27, 0x5c(r1)
/* 80063CD8 00060AD8  80 01 00 74 */	lwz r0, 0x74(r1)
/* 80063CDC 00060ADC  7C 08 03 A6 */	mtlr r0
/* 80063CE0 00060AE0  38 21 00 70 */	addi r1, r1, 0x70
/* 80063CE4 00060AE4  4E 80 00 20 */	blr 

.global xQuickCullForLine__FP7xQCDataPC6xLine3
xQuickCullForLine__FP7xQCDataPC6xLine3:
/* 80063CE8 00060AE8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80063CEC 00060AEC  7C 08 02 A6 */	mflr r0
/* 80063CF0 00060AF0  7C 85 23 78 */	mr r5, r4
/* 80063CF4 00060AF4  7C 64 1B 78 */	mr r4, r3
/* 80063CF8 00060AF8  90 01 00 14 */	stw r0, 0x14(r1)
/* 80063CFC 00060AFC  38 6D BC 28 */	addi r3, r13, xqc_def_ctrl@sda21
/* 80063D00 00060B00  4B FF 08 B1 */	bl xQuickCullForLine__FP10xQCControlP7xQCDataPC6xLine3
/* 80063D04 00060B04  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80063D08 00060B08  7C 08 03 A6 */	mtlr r0
/* 80063D0C 00060B0C  38 21 00 10 */	addi r1, r1, 0x10
/* 80063D10 00060B10  4E 80 00 20 */	blr 

.global xShadowSimple_CalcCorners__FP18xShadowSimpleCachePC7xMat4x3ff
xShadowSimple_CalcCorners__FP18xShadowSimpleCachePC7xMat4x3ff:
/* 80063D14 00060B14  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 80063D18 00060B18  7C 08 02 A6 */	mflr r0
/* 80063D1C 00060B1C  90 01 00 44 */	stw r0, 0x44(r1)
/* 80063D20 00060B20  DB E1 00 30 */	stfd f31, 0x30(r1)
/* 80063D24 00060B24  F3 E1 00 38 */	psq_st f31, 56(r1), 0, qr0
/* 80063D28 00060B28  DB C1 00 20 */	stfd f30, 0x20(r1)
/* 80063D2C 00060B2C  F3 C1 00 28 */	psq_st f30, 40(r1), 0, qr0
/* 80063D30 00060B30  BF C1 00 18 */	stmw r30, 0x18(r1)
/* 80063D34 00060B34  7C 7E 1B 78 */	mr r30, r3
/* 80063D38 00060B38  C0 62 8D E4 */	lfs f3, _esc__2_805_0@sda21(r2)
/* 80063D3C 00060B3C  C0 03 00 60 */	lfs f0, 0x60(r3)
/* 80063D40 00060B40  FF C0 08 90 */	fmr f30, f1
/* 80063D44 00060B44  FF E0 10 90 */	fmr f31, f2
/* 80063D48 00060B48  7C 9F 23 78 */	mr r31, r4
/* 80063D4C 00060B4C  FC 03 00 00 */	fcmpu cr0, f3, f0
/* 80063D50 00060B50  41 82 01 54 */	beq lbl_80063EA4
/* 80063D54 00060B54  80 7E 00 28 */	lwz r3, 0x28(r30)
/* 80063D58 00060B58  28 03 00 00 */	cmplwi r3, 0
/* 80063D5C 00060B5C  41 82 00 4C */	beq lbl_80063DA8
/* 80063D60 00060B60  80 83 00 28 */	lwz r4, 0x28(r3)
/* 80063D64 00060B64  38 61 00 08 */	addi r3, r1, 8
/* 80063D68 00060B68  38 BE 00 50 */	addi r5, r30, 0x50
/* 80063D6C 00060B6C  80 84 00 54 */	lwz r4, 0x54(r4)
/* 80063D70 00060B70  4B FF FC 31 */	bl xMat3x3RMulVec__FP5xVec3PC7xMat3x3PC5xVec3_9
/* 80063D74 00060B74  38 61 00 08 */	addi r3, r1, 8
/* 80063D78 00060B78  7C 64 1B 78 */	mr r4, r3
/* 80063D7C 00060B7C  48 00 D8 A5 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 80063D80 00060B80  C0 21 00 08 */	lfs f1, 8(r1)
/* 80063D84 00060B84  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80063D88 00060B88  FC 20 08 50 */	fneg f1, f1
/* 80063D8C 00060B8C  EC 01 00 24 */	fdivs f0, f1, f0
/* 80063D90 00060B90  D0 1E 00 68 */	stfs f0, 0x68(r30)
/* 80063D94 00060B94  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 80063D98 00060B98  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80063D9C 00060B9C  FC 20 08 50 */	fneg f1, f1
/* 80063DA0 00060BA0  EC 01 00 24 */	fdivs f0, f1, f0
/* 80063DA4 00060BA4  D0 1E 00 6C */	stfs f0, 0x6c(r30)
lbl_80063DA8:
/* 80063DA8 00060BA8  A0 1E 00 00 */	lhz r0, 0(r30)
/* 80063DAC 00060BAC  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 80063DB0 00060BB0  41 82 00 48 */	beq lbl_80063DF8
/* 80063DB4 00060BB4  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80063DB8 00060BB8  C0 3F 00 00 */	lfs f1, 0(r31)
/* 80063DBC 00060BBC  EC 40 07 B2 */	fmuls f2, f0, f30
/* 80063DC0 00060BC0  C0 1F 00 28 */	lfs f0, 0x28(r31)
/* 80063DC4 00060BC4  EC 61 07 B2 */	fmuls f3, f1, f30
/* 80063DC8 00060BC8  C0 3F 00 20 */	lfs f1, 0x20(r31)
/* 80063DCC 00060BCC  ED A0 07 B2 */	fmuls f13, f0, f30
/* 80063DD0 00060BD0  C0 1E 00 6C */	lfs f0, 0x6c(r30)
/* 80063DD4 00060BD4  ED 7F 00 B2 */	fmuls f11, f31, f2
/* 80063DD8 00060BD8  C0 9E 00 68 */	lfs f4, 0x68(r30)
/* 80063DDC 00060BDC  ED 5F 00 F2 */	fmuls f10, f31, f3
/* 80063DE0 00060BE0  EC 41 07 B2 */	fmuls f2, f1, f30
/* 80063DE4 00060BE4  EC 2B 00 32 */	fmuls f1, f11, f0
/* 80063DE8 00060BE8  EC 0D 00 32 */	fmuls f0, f13, f0
/* 80063DEC 00060BEC  ED 8A 09 3A */	fmadds f12, f10, f4, f1
/* 80063DF0 00060BF0  EF C2 01 3A */	fmadds f30, f2, f4, f0
/* 80063DF4 00060BF4  48 00 00 24 */	b lbl_80063E18
lbl_80063DF8:
/* 80063DF8 00060BF8  ED 5E 07 F2 */	fmuls f10, f30, f31
/* 80063DFC 00060BFC  C1 62 8D EC */	lfs f11, _esc__2_835_0@sda21(r2)
/* 80063E00 00060C00  C0 3E 00 68 */	lfs f1, 0x68(r30)
/* 80063E04 00060C04  FD A0 F0 90 */	fmr f13, f30
/* 80063E08 00060C08  C0 1E 00 6C */	lfs f0, 0x6c(r30)
/* 80063E0C 00060C0C  FC 40 58 90 */	fmr f2, f11
/* 80063E10 00060C10  ED 8A 00 72 */	fmuls f12, f10, f1
/* 80063E14 00060C14  EF DE 00 32 */	fmuls f30, f30, f0
lbl_80063E18:
/* 80063E18 00060C18  C1 3F 00 30 */	lfs f9, 0x30(r31)
/* 80063E1C 00060C1C  C0 1F 00 38 */	lfs f0, 0x38(r31)
/* 80063E20 00060C20  EC 29 50 2A */	fadds f1, f9, f10
/* 80063E24 00060C24  C1 02 8D F0 */	lfs f8, _esc__2_836_0@sda21(r2)
/* 80063E28 00060C28  EC C0 58 2A */	fadds f6, f0, f11
/* 80063E2C 00060C2C  EC A9 10 2A */	fadds f5, f9, f2
/* 80063E30 00060C30  D0 3E 00 70 */	stfs f1, 0x70(r30)
/* 80063E34 00060C34  EC 80 68 2A */	fadds f4, f0, f13
/* 80063E38 00060C38  EC 69 10 28 */	fsubs f3, f9, f2
/* 80063E3C 00060C3C  C0 FE 00 60 */	lfs f7, 0x60(r30)
/* 80063E40 00060C40  EC 40 68 28 */	fsubs f2, f0, f13
/* 80063E44 00060C44  EC 29 50 28 */	fsubs f1, f9, f10
/* 80063E48 00060C48  EC E7 60 2A */	fadds f7, f7, f12
/* 80063E4C 00060C4C  EC 00 58 28 */	fsubs f0, f0, f11
/* 80063E50 00060C50  EC E8 38 2A */	fadds f7, f8, f7
/* 80063E54 00060C54  D0 FE 00 74 */	stfs f7, 0x74(r30)
/* 80063E58 00060C58  D0 DE 00 78 */	stfs f6, 0x78(r30)
/* 80063E5C 00060C5C  D0 BE 00 7C */	stfs f5, 0x7c(r30)
/* 80063E60 00060C60  C0 BE 00 60 */	lfs f5, 0x60(r30)
/* 80063E64 00060C64  EC A5 F0 2A */	fadds f5, f5, f30
/* 80063E68 00060C68  EC A8 28 2A */	fadds f5, f8, f5
/* 80063E6C 00060C6C  D0 BE 00 80 */	stfs f5, 0x80(r30)
/* 80063E70 00060C70  D0 9E 00 84 */	stfs f4, 0x84(r30)
/* 80063E74 00060C74  D0 7E 00 88 */	stfs f3, 0x88(r30)
/* 80063E78 00060C78  C0 7E 00 60 */	lfs f3, 0x60(r30)
/* 80063E7C 00060C7C  EC 63 F0 28 */	fsubs f3, f3, f30
/* 80063E80 00060C80  EC 68 18 2A */	fadds f3, f8, f3
/* 80063E84 00060C84  D0 7E 00 8C */	stfs f3, 0x8c(r30)
/* 80063E88 00060C88  D0 5E 00 90 */	stfs f2, 0x90(r30)
/* 80063E8C 00060C8C  D0 3E 00 94 */	stfs f1, 0x94(r30)
/* 80063E90 00060C90  C0 3E 00 60 */	lfs f1, 0x60(r30)
/* 80063E94 00060C94  EC 21 60 28 */	fsubs f1, f1, f12
/* 80063E98 00060C98  EC 28 08 2A */	fadds f1, f8, f1
/* 80063E9C 00060C9C  D0 3E 00 98 */	stfs f1, 0x98(r30)
/* 80063EA0 00060CA0  D0 1E 00 9C */	stfs f0, 0x9c(r30)
lbl_80063EA4:
/* 80063EA4 00060CA4  E3 E1 00 38 */	psq_l f31, 56(r1), 0, qr0
/* 80063EA8 00060CA8  CB E1 00 30 */	lfd f31, 0x30(r1)
/* 80063EAC 00060CAC  E3 C1 00 28 */	psq_l f30, 40(r1), 0, qr0
/* 80063EB0 00060CB0  CB C1 00 20 */	lfd f30, 0x20(r1)
/* 80063EB4 00060CB4  BB C1 00 18 */	lmw r30, 0x18(r1)
/* 80063EB8 00060CB8  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80063EBC 00060CBC  7C 08 03 A6 */	mtlr r0
/* 80063EC0 00060CC0  38 21 00 40 */	addi r1, r1, 0x40
/* 80063EC4 00060CC4  4E 80 00 20 */	blr 

.global xShadowSimple_AddVerts__FP18xShadowSimpleCache
xShadowSimple_AddVerts__FP18xShadowSimpleCache:
/* 80063EC8 00060CC8  C0 22 8D E4 */	lfs f1, _esc__2_805_0@sda21(r2)
/* 80063ECC 00060CCC  C0 03 00 60 */	lfs f0, 0x60(r3)
/* 80063ED0 00060CD0  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80063ED4 00060CD4  4D 82 00 20 */	beqlr 
/* 80063ED8 00060CD8  81 0D BE 58 */	lwz r8, sShadVertCount@sda21(r13)
/* 80063EDC 00060CDC  28 08 01 80 */	cmplwi r8, 0x180
/* 80063EE0 00060CE0  41 80 00 08 */	blt lbl_80063EE8
/* 80063EE4 00060CE4  4E 80 00 20 */	blr 
lbl_80063EE8:
/* 80063EE8 00060CE8  1C C8 00 24 */	mulli r6, r8, 0x24
/* 80063EEC 00060CEC  3C 80 80 35 */	lis r4, sShadVert@ha
/* 80063EF0 00060CF0  C0 23 00 74 */	lfs f1, 0x74(r3)
/* 80063EF4 00060CF4  38 00 00 06 */	li r0, 6
/* 80063EF8 00060CF8  38 A4 8D D8 */	addi r5, r4, sShadVert@l
/* 80063EFC 00060CFC  C0 43 00 78 */	lfs f2, 0x78(r3)
/* 80063F00 00060D00  C0 03 00 70 */	lfs f0, 0x70(r3)
/* 80063F04 00060D04  7C E5 32 14 */	add r7, r5, r6
/* 80063F08 00060D08  7C 08 03 96 */	divwu r0, r8, r0
/* 80063F0C 00060D0C  3C 80 80 35 */	lis r4, sShadRasters@ha
/* 80063F10 00060D10  7C 05 35 2E */	stfsx f0, r5, r6
/* 80063F14 00060D14  38 C0 00 00 */	li r6, 0
/* 80063F18 00060D18  38 84 C3 D8 */	addi r4, r4, sShadRasters@l
/* 80063F1C 00060D1C  D0 27 00 04 */	stfs f1, 4(r7)
/* 80063F20 00060D20  D0 47 00 08 */	stfs f2, 8(r7)
/* 80063F24 00060D24  54 05 10 3A */	slwi r5, r0, 2
/* 80063F28 00060D28  38 08 00 06 */	addi r0, r8, 6
/* 80063F2C 00060D2C  C0 23 00 80 */	lfs f1, 0x80(r3)
/* 80063F30 00060D30  C0 43 00 84 */	lfs f2, 0x84(r3)
/* 80063F34 00060D34  C0 03 00 7C */	lfs f0, 0x7c(r3)
/* 80063F38 00060D38  D0 07 00 24 */	stfs f0, 0x24(r7)
/* 80063F3C 00060D3C  D0 27 00 28 */	stfs f1, 0x28(r7)
/* 80063F40 00060D40  D0 47 00 2C */	stfs f2, 0x2c(r7)
/* 80063F44 00060D44  C0 23 00 8C */	lfs f1, 0x8c(r3)
/* 80063F48 00060D48  C0 43 00 90 */	lfs f2, 0x90(r3)
/* 80063F4C 00060D4C  C0 03 00 88 */	lfs f0, 0x88(r3)
/* 80063F50 00060D50  D0 07 00 48 */	stfs f0, 0x48(r7)
/* 80063F54 00060D54  D0 27 00 4C */	stfs f1, 0x4c(r7)
/* 80063F58 00060D58  D0 47 00 50 */	stfs f2, 0x50(r7)
/* 80063F5C 00060D5C  C0 23 00 80 */	lfs f1, 0x80(r3)
/* 80063F60 00060D60  C0 43 00 84 */	lfs f2, 0x84(r3)
/* 80063F64 00060D64  C0 03 00 7C */	lfs f0, 0x7c(r3)
/* 80063F68 00060D68  D0 07 00 6C */	stfs f0, 0x6c(r7)
/* 80063F6C 00060D6C  D0 27 00 70 */	stfs f1, 0x70(r7)
/* 80063F70 00060D70  D0 47 00 74 */	stfs f2, 0x74(r7)
/* 80063F74 00060D74  C0 23 00 8C */	lfs f1, 0x8c(r3)
/* 80063F78 00060D78  C0 43 00 90 */	lfs f2, 0x90(r3)
/* 80063F7C 00060D7C  C0 03 00 88 */	lfs f0, 0x88(r3)
/* 80063F80 00060D80  D0 07 00 90 */	stfs f0, 0x90(r7)
/* 80063F84 00060D84  D0 27 00 94 */	stfs f1, 0x94(r7)
/* 80063F88 00060D88  D0 47 00 98 */	stfs f2, 0x98(r7)
/* 80063F8C 00060D8C  C0 23 00 98 */	lfs f1, 0x98(r3)
/* 80063F90 00060D90  C0 43 00 9C */	lfs f2, 0x9c(r3)
/* 80063F94 00060D94  C0 03 00 94 */	lfs f0, 0x94(r3)
/* 80063F98 00060D98  D0 07 00 B4 */	stfs f0, 0xb4(r7)
/* 80063F9C 00060D9C  D0 27 00 B8 */	stfs f1, 0xb8(r7)
/* 80063FA0 00060DA0  D0 47 00 BC */	stfs f2, 0xbc(r7)
/* 80063FA4 00060DA4  89 03 00 02 */	lbz r8, 2(r3)
/* 80063FA8 00060DA8  98 C7 00 18 */	stb r6, 0x18(r7)
/* 80063FAC 00060DAC  98 C7 00 19 */	stb r6, 0x19(r7)
/* 80063FB0 00060DB0  98 C7 00 1A */	stb r6, 0x1a(r7)
/* 80063FB4 00060DB4  99 07 00 1B */	stb r8, 0x1b(r7)
/* 80063FB8 00060DB8  89 03 00 02 */	lbz r8, 2(r3)
/* 80063FBC 00060DBC  98 C7 00 3C */	stb r6, 0x3c(r7)
/* 80063FC0 00060DC0  98 C7 00 3D */	stb r6, 0x3d(r7)
/* 80063FC4 00060DC4  98 C7 00 3E */	stb r6, 0x3e(r7)
/* 80063FC8 00060DC8  99 07 00 3F */	stb r8, 0x3f(r7)
/* 80063FCC 00060DCC  89 03 00 02 */	lbz r8, 2(r3)
/* 80063FD0 00060DD0  98 C7 00 60 */	stb r6, 0x60(r7)
/* 80063FD4 00060DD4  98 C7 00 61 */	stb r6, 0x61(r7)
/* 80063FD8 00060DD8  98 C7 00 62 */	stb r6, 0x62(r7)
/* 80063FDC 00060DDC  99 07 00 63 */	stb r8, 0x63(r7)
/* 80063FE0 00060DE0  89 03 00 02 */	lbz r8, 2(r3)
/* 80063FE4 00060DE4  98 C7 00 84 */	stb r6, 0x84(r7)
/* 80063FE8 00060DE8  98 C7 00 85 */	stb r6, 0x85(r7)
/* 80063FEC 00060DEC  98 C7 00 86 */	stb r6, 0x86(r7)
/* 80063FF0 00060DF0  99 07 00 87 */	stb r8, 0x87(r7)
/* 80063FF4 00060DF4  89 03 00 02 */	lbz r8, 2(r3)
/* 80063FF8 00060DF8  98 C7 00 A8 */	stb r6, 0xa8(r7)
/* 80063FFC 00060DFC  98 C7 00 A9 */	stb r6, 0xa9(r7)
/* 80064000 00060E00  98 C7 00 AA */	stb r6, 0xaa(r7)
/* 80064004 00060E04  99 07 00 AB */	stb r8, 0xab(r7)
/* 80064008 00060E08  89 03 00 02 */	lbz r8, 2(r3)
/* 8006400C 00060E0C  98 C7 00 CC */	stb r6, 0xcc(r7)
/* 80064010 00060E10  98 C7 00 CD */	stb r6, 0xcd(r7)
/* 80064014 00060E14  98 C7 00 CE */	stb r6, 0xce(r7)
/* 80064018 00060E18  99 07 00 CF */	stb r8, 0xcf(r7)
/* 8006401C 00060E1C  80 63 00 64 */	lwz r3, 0x64(r3)
/* 80064020 00060E20  7C 64 29 2E */	stwx r3, r4, r5
/* 80064024 00060E24  90 0D BE 58 */	stw r0, sShadVertCount@sda21(r13)
/* 80064028 00060E28  4E 80 00 20 */	blr 

.global xShadowSimple_Init__Fv
xShadowSimple_Init__Fv:
/* 8006402C 00060E2C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80064030 00060E30  7C 08 02 A6 */	mflr r0
/* 80064034 00060E34  38 6D BD F8 */	addi r3, r13, sCollQueue@sda21
/* 80064038 00060E38  38 80 00 00 */	li r4, 0
/* 8006403C 00060E3C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80064040 00060E40  38 A0 00 30 */	li r5, 0x30
/* 80064044 00060E44  4B F9 F0 BD */	bl memset
/* 80064048 00060E48  3C 60 1A 2A */	lis r3, 0x1A2A0413@ha
/* 8006404C 00060E4C  38 80 00 00 */	li r4, 0
/* 80064050 00060E50  38 63 04 13 */	addi r3, r3, 0x1A2A0413@l
/* 80064054 00060E54  48 00 82 4D */	bl xSTFindAsset__FUiPUi
/* 80064058 00060E58  28 03 00 00 */	cmplwi r3, 0
/* 8006405C 00060E5C  41 82 00 0C */	beq lbl_80064068
/* 80064060 00060E60  80 03 00 00 */	lwz r0, 0(r3)
/* 80064064 00060E64  48 00 00 08 */	b lbl_8006406C
lbl_80064068:
/* 80064068 00060E68  38 00 00 00 */	li r0, 0
lbl_8006406C:
/* 8006406C 00060E6C  3C 60 80 35 */	lis r3, sShadVert@ha
/* 80064070 00060E70  90 0D BE 54 */	stw r0, sShadRaster@sda21(r13)
/* 80064074 00060E74  38 63 8D D8 */	addi r3, r3, sShadVert@l
/* 80064078 00060E78  38 80 00 00 */	li r4, 0
/* 8006407C 00060E7C  38 A0 36 00 */	li r5, 0x3600
/* 80064080 00060E80  4B F9 F0 81 */	bl memset
/* 80064084 00060E84  3C 60 80 35 */	lis r3, sShadVert@ha
/* 80064088 00060E88  38 00 00 40 */	li r0, 0x40
/* 8006408C 00060E8C  38 83 8D D8 */	addi r4, r3, sShadVert@l
/* 80064090 00060E90  C0 22 8D F4 */	lfs f1, _esc__2_1064@sda21(r2)
/* 80064094 00060E94  C0 02 8D EC */	lfs f0, _esc__2_835_0@sda21(r2)
/* 80064098 00060E98  38 60 00 00 */	li r3, 0
/* 8006409C 00060E9C  7C 09 03 A6 */	mtctr r0
lbl_800640A0:
/* 800640A0 00060EA0  7C A4 1A 14 */	add r5, r4, r3
/* 800640A4 00060EA4  38 63 00 D8 */	addi r3, r3, 0xd8
/* 800640A8 00060EA8  D0 25 00 40 */	stfs f1, 0x40(r5)
/* 800640AC 00060EAC  D0 25 00 68 */	stfs f1, 0x68(r5)
/* 800640B0 00060EB0  D0 25 00 88 */	stfs f1, 0x88(r5)
/* 800640B4 00060EB4  D0 25 00 B0 */	stfs f1, 0xb0(r5)
/* 800640B8 00060EB8  D0 25 00 D0 */	stfs f1, 0xd0(r5)
/* 800640BC 00060EBC  D0 25 00 D4 */	stfs f1, 0xd4(r5)
/* 800640C0 00060EC0  D0 05 00 0C */	stfs f0, 0xc(r5)
/* 800640C4 00060EC4  D0 25 00 10 */	stfs f1, 0x10(r5)
/* 800640C8 00060EC8  D0 05 00 14 */	stfs f0, 0x14(r5)
/* 800640CC 00060ECC  D0 05 00 30 */	stfs f0, 0x30(r5)
/* 800640D0 00060ED0  D0 25 00 34 */	stfs f1, 0x34(r5)
/* 800640D4 00060ED4  D0 05 00 38 */	stfs f0, 0x38(r5)
/* 800640D8 00060ED8  D0 05 00 54 */	stfs f0, 0x54(r5)
/* 800640DC 00060EDC  D0 25 00 58 */	stfs f1, 0x58(r5)
/* 800640E0 00060EE0  D0 05 00 5C */	stfs f0, 0x5c(r5)
/* 800640E4 00060EE4  D0 05 00 78 */	stfs f0, 0x78(r5)
/* 800640E8 00060EE8  D0 25 00 7C */	stfs f1, 0x7c(r5)
/* 800640EC 00060EEC  D0 05 00 80 */	stfs f0, 0x80(r5)
/* 800640F0 00060EF0  D0 05 00 9C */	stfs f0, 0x9c(r5)
/* 800640F4 00060EF4  D0 25 00 A0 */	stfs f1, 0xa0(r5)
/* 800640F8 00060EF8  D0 05 00 A4 */	stfs f0, 0xa4(r5)
/* 800640FC 00060EFC  D0 05 00 C0 */	stfs f0, 0xc0(r5)
/* 80064100 00060F00  D0 25 00 C4 */	stfs f1, 0xc4(r5)
/* 80064104 00060F04  D0 05 00 C8 */	stfs f0, 0xc8(r5)
/* 80064108 00060F08  42 00 FF 98 */	bdnz lbl_800640A0
/* 8006410C 00060F0C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 80064110 00060F10  7C 08 03 A6 */	mtlr r0
/* 80064114 00060F14  38 21 00 10 */	addi r1, r1, 0x10
/* 80064118 00060F18  4E 80 00 20 */	blr 

.global xShadowSimple_Reset__Fv
xShadowSimple_Reset__Fv:
/* 8006411C 00060F1C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 80064120 00060F20  7C 08 02 A6 */	mflr r0
/* 80064124 00060F24  38 6D BD F8 */	addi r3, r13, sCollQueue@sda21
/* 80064128 00060F28  38 80 00 00 */	li r4, 0
/* 8006412C 00060F2C  90 01 00 14 */	stw r0, 0x14(r1)
/* 80064130 00060F30  38 A0 00 30 */	li r5, 0x30
/* 80064134 00060F34  4B F9 EF CD */	bl memset
/* 80064138 00060F38  80 01 00 14 */	lwz r0, 0x14(r1)
/* 8006413C 00060F3C  7C 08 03 A6 */	mtlr r0
/* 80064140 00060F40  38 21 00 10 */	addi r1, r1, 0x10
/* 80064144 00060F44  4E 80 00 20 */	blr 

.global xShadowSimple_CacheInit__FP18xShadowSimpleCacheP4xEntUc
xShadowSimple_CacheInit__FP18xShadowSimpleCacheP4xEntUc:
/* 80064148 00060F48  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 8006414C 00060F4C  7C 08 02 A6 */	mflr r0
/* 80064150 00060F50  90 01 00 44 */	stw r0, 0x44(r1)
/* 80064154 00060F54  BE 81 00 10 */	stmw r20, 0x10(r1)
/* 80064158 00060F58  7C 9E 23 78 */	mr r30, r4
/* 8006415C 00060F5C  7C B4 2B 78 */	mr r20, r5
/* 80064160 00060F60  7C 7D 1B 78 */	mr r29, r3
/* 80064164 00060F64  38 80 00 00 */	li r4, 0
/* 80064168 00060F68  38 A0 00 A4 */	li r5, 0xa4
/* 8006416C 00060F6C  4B F9 EF 95 */	bl memset
/* 80064170 00060F70  C0 02 8D E4 */	lfs f0, _esc__2_805_0@sda21(r2)
/* 80064174 00060F74  38 00 00 01 */	li r0, 1
/* 80064178 00060F78  D0 1D 00 5C */	stfs f0, 0x5c(r29)
/* 8006417C 00060F7C  D0 1D 00 60 */	stfs f0, 0x60(r29)
/* 80064180 00060F80  B0 1D 00 00 */	sth r0, 0(r29)
/* 80064184 00060F84  9A 9D 00 02 */	stb r20, 2(r29)
/* 80064188 00060F88  93 DD 00 A0 */	stw r30, 0xa0(r29)
/* 8006418C 00060F8C  80 7E 00 28 */	lwz r3, 0x28(r30)
/* 80064190 00060F90  28 03 00 00 */	cmplwi r3, 0
/* 80064194 00060F94  41 82 01 00 */	beq lbl_80064294
/* 80064198 00060F98  80 63 00 98 */	lwz r3, 0x98(r3)
/* 8006419C 00060F9C  3C 03 21 53 */	addis r0, r3, 0x2153
/* 800641A0 00060FA0  28 00 BE EF */	cmplwi r0, 0xbeef
/* 800641A4 00060FA4  41 82 00 08 */	beq lbl_800641AC
/* 800641A8 00060FA8  48 00 00 EC */	b lbl_80064294
lbl_800641AC:
/* 800641AC 00060FAC  3C 60 53 48 */	lis r3, 0x53484457@ha
/* 800641B0 00060FB0  3B E0 00 00 */	li r31, 0
/* 800641B4 00060FB4  38 63 44 57 */	addi r3, r3, 0x53484457@l
/* 800641B8 00060FB8  3A 80 00 00 */	li r20, 0
/* 800641BC 00060FBC  48 00 81 91 */	bl xSTAssetCountByType__FUi
/* 800641C0 00060FC0  7C 78 1B 78 */	mr r24, r3
/* 800641C4 00060FC4  3A C0 00 00 */	li r22, 0
/* 800641C8 00060FC8  3F 60 DE AE */	lis r27, 0xdeae
/* 800641CC 00060FCC  3F 20 53 48 */	lis r25, 0x5348
/* 800641D0 00060FD0  48 00 00 88 */	b lbl_80064258
lbl_800641D4:
/* 800641D4 00060FD4  7E C4 B3 78 */	mr r4, r22
/* 800641D8 00060FD8  38 79 44 57 */	addi r3, r25, 0x4457
/* 800641DC 00060FDC  38 A1 00 08 */	addi r5, r1, 8
/* 800641E0 00060FE0  48 00 81 DD */	bl xSTFindAssetByType__FUiiPUi
/* 800641E4 00060FE4  7C 7A 1B 78 */	mr r26, r3
/* 800641E8 00060FE8  3A A0 00 00 */	li r21, 0
/* 800641EC 00060FEC  3B 80 00 00 */	li r28, 0
/* 800641F0 00060FF0  48 00 00 50 */	b lbl_80064240
lbl_800641F4:
/* 800641F4 00060FF4  80 7E 00 28 */	lwz r3, 0x28(r30)
/* 800641F8 00060FF8  7E FA E2 14 */	add r23, r26, r28
/* 800641FC 00060FFC  80 17 00 04 */	lwz r0, 4(r23)
/* 80064200 00061000  80 63 00 94 */	lwz r3, 0x94(r3)
/* 80064204 00061004  7C 03 00 40 */	cmplw r3, r0
/* 80064208 00061008  40 82 00 28 */	bne lbl_80064230
/* 8006420C 0006100C  80 77 00 08 */	lwz r3, 8(r23)
/* 80064210 00061010  38 80 00 00 */	li r4, 0
/* 80064214 00061014  48 00 80 8D */	bl xSTFindAsset__FUiPUi
/* 80064218 00061018  28 03 00 00 */	cmplwi r3, 0
/* 8006421C 0006101C  41 82 00 10 */	beq lbl_8006422C
/* 80064220 00061020  83 E3 00 00 */	lwz r31, 0(r3)
/* 80064224 00061024  82 97 00 0C */	lwz r20, 0xc(r23)
/* 80064228 00061028  48 00 00 08 */	b lbl_80064230
lbl_8006422C:
/* 8006422C 0006102C  3B FB BE EF */	addi r31, r27, -16657
lbl_80064230:
/* 80064230 00061030  28 1F 00 00 */	cmplwi r31, 0
/* 80064234 00061034  40 82 00 18 */	bne lbl_8006424C
/* 80064238 00061038  3A B5 00 01 */	addi r21, r21, 1
/* 8006423C 0006103C  3B 9C 00 0C */	addi r28, r28, 0xc
lbl_80064240:
/* 80064240 00061040  80 1A 00 00 */	lwz r0, 0(r26)
/* 80064244 00061044  7C 15 00 40 */	cmplw r21, r0
/* 80064248 00061048  41 80 FF AC */	blt lbl_800641F4
lbl_8006424C:
/* 8006424C 0006104C  28 1F 00 00 */	cmplwi r31, 0
/* 80064250 00061050  40 82 00 10 */	bne lbl_80064260
/* 80064254 00061054  3A D6 00 01 */	addi r22, r22, 1
lbl_80064258:
/* 80064258 00061058  7C 16 C0 00 */	cmpw r22, r24
/* 8006425C 0006105C  41 80 FF 78 */	blt lbl_800641D4
lbl_80064260:
/* 80064260 00061060  28 1F 00 00 */	cmplwi r31, 0
/* 80064264 00061064  41 82 00 10 */	beq lbl_80064274
/* 80064268 00061068  3C 1F 21 53 */	addis r0, r31, 0x2153
/* 8006426C 0006106C  28 00 BE EF */	cmplwi r0, 0xbeef
/* 80064270 00061070  40 82 00 08 */	bne lbl_80064278
lbl_80064274:
/* 80064274 00061074  83 ED BE 54 */	lwz r31, sShadRaster@sda21(r13)
lbl_80064278:
/* 80064278 00061078  93 FD 00 64 */	stw r31, 0x64(r29)
/* 8006427C 0006107C  56 80 04 3E */	clrlwi r0, r20, 0x10
/* 80064280 00061080  A0 7D 00 00 */	lhz r3, 0(r29)
/* 80064284 00061084  7C 60 03 78 */	or r0, r3, r0
/* 80064288 00061088  B0 1D 00 00 */	sth r0, 0(r29)
/* 8006428C 0006108C  80 7E 00 28 */	lwz r3, 0x28(r30)
/* 80064290 00061090  93 E3 00 98 */	stw r31, 0x98(r3)
lbl_80064294:
/* 80064294 00061094  BA 81 00 10 */	lmw r20, 0x10(r1)
/* 80064298 00061098  80 01 00 44 */	lwz r0, 0x44(r1)
/* 8006429C 0006109C  7C 08 03 A6 */	mtlr r0
/* 800642A0 000610A0  38 21 00 40 */	addi r1, r1, 0x40
/* 800642A4 000610A4  4E 80 00 20 */	blr 

.global xShadowSimple_Add__FP18xShadowSimpleCacheP4xEntff
xShadowSimple_Add__FP18xShadowSimpleCacheP4xEntff:
/* 800642A8 000610A8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 800642AC 000610AC  7C 08 02 A6 */	mflr r0
/* 800642B0 000610B0  FC 60 10 90 */	fmr f3, f2
/* 800642B4 000610B4  C0 42 8D F8 */	lfs f2, _esc__2_1105@sda21(r2)
/* 800642B8 000610B8  90 01 00 14 */	stw r0, 0x14(r1)
/* 800642BC 000610BC  80 84 00 28 */	lwz r4, 0x28(r4)
/* 800642C0 000610C0  88 A3 00 02 */	lbz r5, 2(r3)
/* 800642C4 000610C4  80 84 00 54 */	lwz r4, 0x54(r4)
/* 800642C8 000610C8  48 00 02 F1 */	bl xShadowSimple_Add_Expert__FP18xShadowSimpleCachePC7xMat4x3Ucfff
/* 800642CC 000610CC  80 01 00 14 */	lwz r0, 0x14(r1)
/* 800642D0 000610D0  7C 08 03 A6 */	mtlr r0
/* 800642D4 000610D4  38 21 00 10 */	addi r1, r1, 0x10
/* 800642D8 000610D8  4E 80 00 20 */	blr 

.global xShadowSimple_Render__Fv
xShadowSimple_Render__Fv:
/* 800642DC 000610DC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 800642E0 000610E0  7C 08 02 A6 */	mflr r0
/* 800642E4 000610E4  90 01 00 24 */	stw r0, 0x24(r1)
/* 800642E8 000610E8  BF 61 00 0C */	stmw r27, 0xc(r1)
/* 800642EC 000610EC  3B 60 00 00 */	li r27, 0
/* 800642F0 000610F0  3B E0 00 00 */	li r31, 0
lbl_800642F4:
/* 800642F4 000610F4  3B AD BD F8 */	addi r29, r13, sCollQueue@sda21
/* 800642F8 000610F8  7F BD FA 14 */	add r29, r29, r31
/* 800642FC 000610FC  83 DD 00 00 */	lwz r30, 0(r29)
/* 80064300 00061100  28 1E 00 00 */	cmplwi r30, 0
/* 80064304 00061104  41 82 00 58 */	beq lbl_8006435C
/* 80064308 00061108  3B 9D 00 08 */	addi r28, r29, 8
/* 8006430C 0006110C  C0 3D 00 10 */	lfs f1, 0x10(r29)
/* 80064310 00061110  80 9D 00 08 */	lwz r4, 8(r29)
/* 80064314 00061114  7F C3 F3 78 */	mr r3, r30
/* 80064318 00061118  38 84 00 30 */	addi r4, r4, 0x30
/* 8006431C 0006111C  4B FF F7 F5 */	bl xShadowSimple_SceneCollide__FP18xShadowSimpleCachePC5xVec3f
/* 80064320 00061120  80 9C 00 00 */	lwz r4, 0(r28)
/* 80064324 00061124  38 7E 00 08 */	addi r3, r30, 8
/* 80064328 00061128  38 84 00 30 */	addi r4, r4, 0x30
/* 8006432C 0006112C  4B FA 6D 7D */	bl __as__5xVec3FRC5xVec3
/* 80064330 00061130  80 9C 00 00 */	lwz r4, 0(r28)
/* 80064334 00061134  38 7E 00 14 */	addi r3, r30, 0x14
/* 80064338 00061138  38 84 00 20 */	addi r4, r4, 0x20
/* 8006433C 0006113C  4B FA 6D 6D */	bl __as__5xVec3FRC5xVec3
/* 80064340 00061140  80 9C 00 00 */	lwz r4, 0(r28)
/* 80064344 00061144  7F C3 F3 78 */	mr r3, r30
/* 80064348 00061148  C0 3D 00 0C */	lfs f1, 0xc(r29)
/* 8006434C 0006114C  C0 5D 00 14 */	lfs f2, 0x14(r29)
/* 80064350 00061150  4B FF F9 C5 */	bl xShadowSimple_CalcCorners__FP18xShadowSimpleCachePC7xMat4x3ff
/* 80064354 00061154  7F C3 F3 78 */	mr r3, r30
/* 80064358 00061158  4B FF FB 71 */	bl xShadowSimple_AddVerts__FP18xShadowSimpleCache
lbl_8006435C:
/* 8006435C 0006115C  3B 7B 00 01 */	addi r27, r27, 1
/* 80064360 00061160  38 00 00 00 */	li r0, 0
/* 80064364 00061164  2C 1B 00 02 */	cmpwi r27, 2
/* 80064368 00061168  90 1D 00 00 */	stw r0, 0(r29)
/* 8006436C 0006116C  3B FF 00 18 */	addi r31, r31, 0x18
/* 80064370 00061170  41 80 FF 84 */	blt lbl_800642F4
/* 80064374 00061174  80 0D BE 58 */	lwz r0, sShadVertCount@sda21(r13)
/* 80064378 00061178  28 00 00 00 */	cmplwi r0, 0
/* 8006437C 0006117C  41 82 01 A4 */	beq lbl_80064520
/* 80064380 00061180  38 6D BE 28 */	addi r3, r13, xrsv@sda21
/* 80064384 00061184  48 24 88 C9 */	bl RxRenderStateVectorLoadDriverState
/* 80064388 00061188  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 8006438C 0006118C  38 60 00 0A */	li r3, 0xa
/* 80064390 00061190  38 80 00 04 */	li r4, 4
/* 80064394 00061194  81 85 00 20 */	lwz r12, 0x20(r5)
/* 80064398 00061198  7D 89 03 A6 */	mtctr r12
/* 8006439C 0006119C  4E 80 04 21 */	bctrl 
/* 800643A0 000611A0  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 800643A4 000611A4  38 60 00 0B */	li r3, 0xb
/* 800643A8 000611A8  38 80 00 09 */	li r4, 9
/* 800643AC 000611AC  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800643B0 000611B0  7D 89 03 A6 */	mtctr r12
/* 800643B4 000611B4  4E 80 04 21 */	bctrl 
/* 800643B8 000611B8  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 800643BC 000611BC  38 60 00 0C */	li r3, 0xc
/* 800643C0 000611C0  38 80 00 01 */	li r4, 1
/* 800643C4 000611C4  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800643C8 000611C8  7D 89 03 A6 */	mtctr r12
/* 800643CC 000611CC  4E 80 04 21 */	bctrl 
/* 800643D0 000611D0  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 800643D4 000611D4  38 60 00 07 */	li r3, 7
/* 800643D8 000611D8  38 80 00 02 */	li r4, 2
/* 800643DC 000611DC  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800643E0 000611E0  7D 89 03 A6 */	mtctr r12
/* 800643E4 000611E4  4E 80 04 21 */	bctrl 
/* 800643E8 000611E8  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 800643EC 000611EC  38 60 00 08 */	li r3, 8
/* 800643F0 000611F0  38 80 00 00 */	li r4, 0
/* 800643F4 000611F4  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800643F8 000611F8  7D 89 03 A6 */	mtctr r12
/* 800643FC 000611FC  4E 80 04 21 */	bctrl 
/* 80064400 00061200  3C 80 80 35 */	lis r4, sShadRasters@ha
/* 80064404 00061204  3C 60 80 35 */	lis r3, sShadVert@ha
/* 80064408 00061208  3B C4 C3 D8 */	addi r30, r4, sShadRasters@l
/* 8006440C 0006120C  3B 60 00 00 */	li r27, 0
/* 80064410 00061210  3B E3 8D D8 */	addi r31, r3, sShadVert@l
/* 80064414 00061214  48 00 00 6C */	b lbl_80064480
lbl_80064418:
/* 80064418 00061218  38 60 00 06 */	li r3, 6
/* 8006441C 0006121C  7F 7C DB 78 */	mr r28, r27
/* 80064420 00061220  7C 1B 1B 96 */	divwu r0, r27, r3
/* 80064424 00061224  54 00 10 3A */	slwi r0, r0, 2
/* 80064428 00061228  7C 9E 00 2E */	lwzx r4, r30, r0
/* 8006442C 0006122C  48 00 00 08 */	b lbl_80064434
lbl_80064430:
/* 80064430 00061230  3B 9C 00 06 */	addi r28, r28, 6
lbl_80064434:
/* 80064434 00061234  7C 1C 28 40 */	cmplw r28, r5
/* 80064438 00061238  40 80 00 18 */	bge lbl_80064450
/* 8006443C 0006123C  7C 1C 1B 96 */	divwu r0, r28, r3
/* 80064440 00061240  54 00 10 3A */	slwi r0, r0, 2
/* 80064444 00061244  7C 1E 00 2E */	lwzx r0, r30, r0
/* 80064448 00061248  7C 00 20 40 */	cmplw r0, r4
/* 8006444C 0006124C  41 82 FF E4 */	beq lbl_80064430
lbl_80064450:
/* 80064450 00061250  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 80064454 00061254  38 60 00 01 */	li r3, 1
/* 80064458 00061258  81 85 00 20 */	lwz r12, 0x20(r5)
/* 8006445C 0006125C  7D 89 03 A6 */	mtctr r12
/* 80064460 00061260  4E 80 04 21 */	bctrl 
/* 80064464 00061264  1C 1B 00 24 */	mulli r0, r27, 0x24
/* 80064468 00061268  7C 9B E0 50 */	subf r4, r27, r28
/* 8006446C 0006126C  38 A0 00 00 */	li r5, 0
/* 80064470 00061270  38 C0 00 03 */	li r6, 3
/* 80064474 00061274  7C 7F 02 14 */	add r3, r31, r0
/* 80064478 00061278  4B FD 38 F9 */	bl xIMRenderLegacy__FPC18RxObjSpace3DVertexUiPC11RwMatrixTag15RwPrimitiveType
/* 8006447C 0006127C  7F 9B E3 78 */	mr r27, r28
lbl_80064480:
/* 80064480 00061280  80 AD BE 58 */	lwz r5, sShadVertCount@sda21(r13)
/* 80064484 00061284  7C 1B 28 40 */	cmplw r27, r5
/* 80064488 00061288  41 80 FF 90 */	blt lbl_80064418
/* 8006448C 0006128C  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 80064490 00061290  38 6D BE 28 */	addi r3, r13, xrsv@sda21
/* 80064494 00061294  80 83 00 08 */	lwz r4, 8(r3)
/* 80064498 00061298  38 60 00 0A */	li r3, 0xa
/* 8006449C 0006129C  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800644A0 000612A0  7D 89 03 A6 */	mtctr r12
/* 800644A4 000612A4  4E 80 04 21 */	bctrl 
/* 800644A8 000612A8  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 800644AC 000612AC  38 6D BE 28 */	addi r3, r13, xrsv@sda21
/* 800644B0 000612B0  80 83 00 0C */	lwz r4, 0xc(r3)
/* 800644B4 000612B4  38 60 00 0B */	li r3, 0xb
/* 800644B8 000612B8  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800644BC 000612BC  7D 89 03 A6 */	mtctr r12
/* 800644C0 000612C0  4E 80 04 21 */	bctrl 
/* 800644C4 000612C4  80 AD E6 54 */	lwz r5, RwEngineInstance@sda21(r13)
/* 800644C8 000612C8  38 6D BE 28 */	addi r3, r13, xrsv@sda21
/* 800644CC 000612CC  80 83 00 04 */	lwz r4, 4(r3)
/* 800644D0 000612D0  38 60 00 07 */	li r3, 7
/* 800644D4 000612D4  81 85 00 20 */	lwz r12, 0x20(r5)
/* 800644D8 000612D8  7D 89 03 A6 */	mtctr r12
/* 800644DC 000612DC  4E 80 04 21 */	bctrl 
/* 800644E0 000612E0  80 8D E6 54 */	lwz r4, RwEngineInstance@sda21(r13)
/* 800644E4 000612E4  38 60 00 08 */	li r3, 8
/* 800644E8 000612E8  80 0D BE 28 */	lwz r0, xrsv@sda21(r13)
/* 800644EC 000612EC  81 84 00 20 */	lwz r12, 0x20(r4)
/* 800644F0 000612F0  54 04 F7 FE */	rlwinm r4, r0, 0x1e, 0x1f, 0x1f
/* 800644F4 000612F4  7D 89 03 A6 */	mtctr r12
/* 800644F8 000612F8  4E 80 04 21 */	bctrl 
/* 800644FC 000612FC  80 8D E6 54 */	lwz r4, RwEngineInstance@sda21(r13)
/* 80064500 00061300  38 60 00 0C */	li r3, 0xc
/* 80064504 00061304  80 0D BE 28 */	lwz r0, xrsv@sda21(r13)
/* 80064508 00061308  81 84 00 20 */	lwz r12, 0x20(r4)
/* 8006450C 0006130C  54 04 EF FE */	rlwinm r4, r0, 0x1d, 0x1f, 0x1f
/* 80064510 00061310  7D 89 03 A6 */	mtctr r12
/* 80064514 00061314  4E 80 04 21 */	bctrl 
/* 80064518 00061318  38 00 00 00 */	li r0, 0
/* 8006451C 0006131C  90 0D BE 58 */	stw r0, sShadVertCount@sda21(r13)
lbl_80064520:
/* 80064520 00061320  BB 61 00 0C */	lmw r27, 0xc(r1)
/* 80064524 00061324  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80064528 00061328  7C 08 03 A6 */	mtlr r0
/* 8006452C 0006132C  38 21 00 20 */	addi r1, r1, 0x20
/* 80064530 00061330  4E 80 00 20 */	blr 

.global xShadowSimple_CacheInit_Expert__FP18xShadowSimpleCacheP8RwRasterUc
xShadowSimple_CacheInit_Expert__FP18xShadowSimpleCacheP8RwRasterUc:
/* 80064534 00061334  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80064538 00061338  7C 08 02 A6 */	mflr r0
/* 8006453C 0006133C  90 01 00 24 */	stw r0, 0x24(r1)
/* 80064540 00061340  BF A1 00 14 */	stmw r29, 0x14(r1)
/* 80064544 00061344  7C 9E 23 78 */	mr r30, r4
/* 80064548 00061348  7C BF 2B 78 */	mr r31, r5
/* 8006454C 0006134C  7C 7D 1B 78 */	mr r29, r3
/* 80064550 00061350  38 80 00 00 */	li r4, 0
/* 80064554 00061354  38 A0 00 A4 */	li r5, 0xa4
/* 80064558 00061358  4B F9 EB A9 */	bl memset
/* 8006455C 0006135C  C0 42 8D E4 */	lfs f2, _esc__2_805_0@sda21(r2)
/* 80064560 00061360  38 60 00 03 */	li r3, 3
/* 80064564 00061364  38 00 00 00 */	li r0, 0
/* 80064568 00061368  C0 22 8D FC */	lfs f1, _esc__2_1152@sda21(r2)
/* 8006456C 0006136C  D0 5D 00 5C */	stfs f2, 0x5c(r29)
/* 80064570 00061370  28 1E 00 00 */	cmplwi r30, 0
/* 80064574 00061374  C0 02 8D E8 */	lfs f0, _esc__2_806@sda21(r2)
/* 80064578 00061378  D0 5D 00 60 */	stfs f2, 0x60(r29)
/* 8006457C 0006137C  B0 7D 00 00 */	sth r3, 0(r29)
/* 80064580 00061380  9B FD 00 02 */	stb r31, 2(r29)
/* 80064584 00061384  90 1D 00 A0 */	stw r0, 0xa0(r29)
/* 80064588 00061388  D0 3D 00 24 */	stfs f1, 0x24(r29)
/* 8006458C 0006138C  D0 1D 00 20 */	stfs f0, 0x20(r29)
/* 80064590 00061390  41 82 00 0C */	beq lbl_8006459C
/* 80064594 00061394  93 DD 00 64 */	stw r30, 0x64(r29)
/* 80064598 00061398  48 00 00 0C */	b lbl_800645A4
lbl_8006459C:
/* 8006459C 0006139C  80 0D BE 54 */	lwz r0, sShadRaster@sda21(r13)
/* 800645A0 000613A0  90 1D 00 64 */	stw r0, 0x64(r29)
lbl_800645A4:
/* 800645A4 000613A4  BB A1 00 14 */	lmw r29, 0x14(r1)
/* 800645A8 000613A8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 800645AC 000613AC  7C 08 03 A6 */	mtlr r0
/* 800645B0 000613B0  38 21 00 20 */	addi r1, r1, 0x20
/* 800645B4 000613B4  4E 80 00 20 */	blr 

.global xShadowSimple_Add_Expert__FP18xShadowSimpleCachePC7xMat4x3Ucfff
xShadowSimple_Add_Expert__FP18xShadowSimpleCachePC7xMat4x3Ucfff:
/* 800645B8 000613B8  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 800645BC 000613BC  7C 08 02 A6 */	mflr r0
/* 800645C0 000613C0  90 01 00 64 */	stw r0, 0x64(r1)
/* 800645C4 000613C4  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 800645C8 000613C8  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 800645CC 000613CC  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 800645D0 000613D0  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 800645D4 000613D4  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 800645D8 000613D8  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 800645DC 000613DC  BF A1 00 24 */	stmw r29, 0x24(r1)
/* 800645E0 000613E0  FF C0 08 90 */	fmr f30, f1
/* 800645E4 000613E4  C0 02 8D EC */	lfs f0, _esc__2_835_0@sda21(r2)
/* 800645E8 000613E8  7C 7E 1B 78 */	mr r30, r3
/* 800645EC 000613EC  FF A0 10 90 */	fmr f29, f2
/* 800645F0 000613F0  FF E0 18 90 */	fmr f31, f3
/* 800645F4 000613F4  98 A3 00 02 */	stb r5, 2(r3)
/* 800645F8 000613F8  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 800645FC 000613FC  7C 9F 23 78 */	mr r31, r4
/* 80064600 00061400  4C 41 13 82 */	cror 2, 1, 2
/* 80064604 00061404  40 82 00 08 */	bne lbl_8006460C
/* 80064608 00061408  D3 DE 00 24 */	stfs f30, 0x24(r30)
lbl_8006460C:
/* 8006460C 0006140C  C0 02 8D EC */	lfs f0, _esc__2_835_0@sda21(r2)
/* 80064610 00061410  FC 1E 00 40 */	fcmpo cr0, f30, f0
/* 80064614 00061414  40 80 00 18 */	bge lbl_8006462C
/* 80064618 00061418  C0 3E 00 24 */	lfs f1, 0x24(r30)
/* 8006461C 0006141C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80064620 00061420  4C 41 13 82 */	cror 2, 1, 2
/* 80064624 00061424  40 82 00 08 */	bne lbl_8006462C
/* 80064628 00061428  FF C0 08 90 */	fmr f30, f1
lbl_8006462C:
/* 8006462C 0006142C  A0 7E 00 00 */	lhz r3, 0(r30)
/* 80064630 00061430  54 60 07 FF */	clrlwi. r0, r3, 0x1f
/* 80064634 00061434  41 82 00 6C */	beq lbl_800646A0
/* 80064638 00061438  54 60 04 3C */	rlwinm r0, r3, 0, 0x10, 0x1e
/* 8006463C 0006143C  C0 02 8D E4 */	lfs f0, _esc__2_805_0@sda21(r2)
/* 80064640 00061440  B0 1E 00 00 */	sth r0, 0(r30)
/* 80064644 00061444  FC 20 E8 90 */	fmr f1, f29
/* 80064648 00061448  7F C3 F3 78 */	mr r3, r30
/* 8006464C 0006144C  38 9F 00 30 */	addi r4, r31, 0x30
/* 80064650 00061450  D0 1E 00 2C */	stfs f0, 0x2c(r30)
/* 80064654 00061454  4B FF F4 BD */	bl xShadowSimple_SceneCollide__FP18xShadowSimpleCachePC5xVec3f
/* 80064658 00061458  38 7E 00 08 */	addi r3, r30, 8
/* 8006465C 0006145C  38 9F 00 30 */	addi r4, r31, 0x30
/* 80064660 00061460  4B FA 6A 49 */	bl __as__5xVec3FRC5xVec3
/* 80064664 00061464  38 7E 00 14 */	addi r3, r30, 0x14
/* 80064668 00061468  38 9F 00 20 */	addi r4, r31, 0x20
/* 8006466C 0006146C  4B FA 6A 3D */	bl __as__5xVec3FRC5xVec3
/* 80064670 00061470  C0 22 8D E4 */	lfs f1, _esc__2_805_0@sda21(r2)
/* 80064674 00061474  C0 1E 00 60 */	lfs f0, 0x60(r30)
/* 80064678 00061478  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8006467C 0006147C  41 82 01 A0 */	beq lbl_8006481C
/* 80064680 00061480  FC 20 F0 90 */	fmr f1, f30
/* 80064684 00061484  7F C3 F3 78 */	mr r3, r30
/* 80064688 00061488  FC 40 F8 90 */	fmr f2, f31
/* 8006468C 0006148C  7F E4 FB 78 */	mr r4, r31
/* 80064690 00061490  4B FF F6 85 */	bl xShadowSimple_CalcCorners__FP18xShadowSimpleCachePC7xMat4x3ff
/* 80064694 00061494  7F C3 F3 78 */	mr r3, r30
/* 80064698 00061498  4B FF F8 31 */	bl xShadowSimple_AddVerts__FP18xShadowSimpleCache
/* 8006469C 0006149C  48 00 01 80 */	b lbl_8006481C
lbl_800646A0:
/* 800646A0 000614A0  54 60 07 39 */	rlwinm. r0, r3, 0, 0x1c, 0x1c
/* 800646A4 000614A4  41 82 00 50 */	beq lbl_800646F4
/* 800646A8 000614A8  38 61 00 08 */	addi r3, r1, 8
/* 800646AC 000614AC  38 9E 00 08 */	addi r4, r30, 8
/* 800646B0 000614B0  38 BF 00 30 */	addi r5, r31, 0x30
/* 800646B4 000614B4  4B FA 72 3D */	bl __mi__5xVec3CFRC5xVec3
/* 800646B8 000614B8  80 A1 00 08 */	lwz r5, 8(r1)
/* 800646BC 000614BC  38 61 00 14 */	addi r3, r1, 0x14
/* 800646C0 000614C0  80 81 00 0C */	lwz r4, 0xc(r1)
/* 800646C4 000614C4  80 01 00 10 */	lwz r0, 0x10(r1)
/* 800646C8 000614C8  90 A1 00 14 */	stw r5, 0x14(r1)
/* 800646CC 000614CC  90 81 00 18 */	stw r4, 0x18(r1)
/* 800646D0 000614D0  90 01 00 1C */	stw r0, 0x1c(r1)
/* 800646D4 000614D4  4B FA 6E 51 */	bl length2__5xVec3CFv
/* 800646D8 000614D8  C0 1E 00 20 */	lfs f0, 0x20(r30)
/* 800646DC 000614DC  EC 00 00 32 */	fmuls f0, f0, f0
/* 800646E0 000614E0  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 800646E4 000614E4  7C 00 00 26 */	mfcr r0
/* 800646E8 000614E8  54 00 17 FE */	rlwinm r0, r0, 2, 0x1f, 0x1f
/* 800646EC 000614EC  7C 1D 03 78 */	mr r29, r0
/* 800646F0 000614F0  48 00 00 40 */	b lbl_80064730
lbl_800646F4:
/* 800646F4 000614F4  C0 3E 00 08 */	lfs f1, 8(r30)
/* 800646F8 000614F8  38 00 00 00 */	li r0, 0
/* 800646FC 000614FC  C0 1F 00 30 */	lfs f0, 0x30(r31)
/* 80064700 00061500  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80064704 00061504  40 82 00 24 */	bne lbl_80064728
/* 80064708 00061508  C0 3E 00 0C */	lfs f1, 0xc(r30)
/* 8006470C 0006150C  C0 1F 00 34 */	lfs f0, 0x34(r31)
/* 80064710 00061510  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80064714 00061514  40 82 00 14 */	bne lbl_80064728
/* 80064718 00061518  C0 3E 00 10 */	lfs f1, 0x10(r30)
/* 8006471C 0006151C  C0 1F 00 38 */	lfs f0, 0x38(r31)
/* 80064720 00061520  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80064724 00061524  41 82 00 08 */	beq lbl_8006472C
lbl_80064728:
/* 80064728 00061528  38 00 00 01 */	li r0, 1
lbl_8006472C:
/* 8006472C 0006152C  54 1D 06 3E */	clrlwi r29, r0, 0x18
lbl_80064730:
/* 80064730 00061530  A0 1E 00 00 */	lhz r0, 0(r30)
/* 80064734 00061534  54 00 07 39 */	rlwinm. r0, r0, 0, 0x1c, 0x1c
/* 80064738 00061538  41 82 00 28 */	beq lbl_80064760
/* 8006473C 0006153C  28 1D 00 00 */	cmplwi r29, 0
/* 80064740 00061540  40 82 00 10 */	bne lbl_80064750
/* 80064744 00061544  80 1E 00 28 */	lwz r0, 0x28(r30)
/* 80064748 00061548  28 00 00 00 */	cmplwi r0, 0
/* 8006474C 0006154C  41 82 00 14 */	beq lbl_80064760
lbl_80064750:
/* 80064750 00061550  7F C3 F3 78 */	mr r3, r30
/* 80064754 00061554  7F E4 FB 78 */	mr r4, r31
/* 80064758 00061558  48 00 02 8D */	bl XSSC_Add_NudgeItAndFudgeIt__FP18xShadowSimpleCachePC7xMat4x3
/* 8006475C 0006155C  48 00 00 44 */	b lbl_800647A0
lbl_80064760:
/* 80064760 00061560  C0 22 8D E4 */	lfs f1, _esc__2_805_0@sda21(r2)
/* 80064764 00061564  C0 1E 00 60 */	lfs f0, 0x60(r30)
/* 80064768 00061568  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 8006476C 0006156C  41 82 00 34 */	beq lbl_800647A0
/* 80064770 00061570  28 1D 00 00 */	cmplwi r29, 0
/* 80064774 00061574  40 82 00 10 */	bne lbl_80064784
/* 80064778 00061578  80 1E 00 28 */	lwz r0, 0x28(r30)
/* 8006477C 0006157C  28 00 00 00 */	cmplwi r0, 0
/* 80064780 00061580  41 82 00 20 */	beq lbl_800647A0
lbl_80064784:
/* 80064784 00061584  7F C3 F3 78 */	mr r3, r30
/* 80064788 00061588  7F E4 FB 78 */	mr r4, r31
/* 8006478C 0006158C  48 00 02 59 */	bl XSSC_Add_NudgeItAndFudgeIt__FP18xShadowSimpleCachePC7xMat4x3
/* 80064790 00061590  28 1D 00 00 */	cmplwi r29, 0
/* 80064794 00061594  41 82 00 0C */	beq lbl_800647A0
/* 80064798 00061598  C0 02 8D E4 */	lfs f0, _esc__2_805_0@sda21(r2)
/* 8006479C 0006159C  D0 1E 00 5C */	stfs f0, 0x5c(r30)
lbl_800647A0:
/* 800647A0 000615A0  28 1D 00 00 */	cmplwi r29, 0
/* 800647A4 000615A4  41 82 00 14 */	beq lbl_800647B8
/* 800647A8 000615A8  80 7E 00 04 */	lwz r3, 4(r30)
/* 800647AC 000615AC  38 03 00 06 */	addi r0, r3, 6
/* 800647B0 000615B0  90 1E 00 04 */	stw r0, 4(r30)
/* 800647B4 000615B4  48 00 00 2C */	b lbl_800647E0
lbl_800647B8:
/* 800647B8 000615B8  80 1E 00 28 */	lwz r0, 0x28(r30)
/* 800647BC 000615BC  28 00 00 00 */	cmplwi r0, 0
/* 800647C0 000615C0  41 82 00 14 */	beq lbl_800647D4
/* 800647C4 000615C4  80 7E 00 04 */	lwz r3, 4(r30)
/* 800647C8 000615C8  38 03 00 03 */	addi r0, r3, 3
/* 800647CC 000615CC  90 1E 00 04 */	stw r0, 4(r30)
/* 800647D0 000615D0  48 00 00 10 */	b lbl_800647E0
lbl_800647D4:
/* 800647D4 000615D4  80 7E 00 04 */	lwz r3, 4(r30)
/* 800647D8 000615D8  38 03 00 02 */	addi r0, r3, 2
/* 800647DC 000615DC  90 1E 00 04 */	stw r0, 4(r30)
lbl_800647E0:
/* 800647E0 000615E0  FC 20 F0 90 */	fmr f1, f30
/* 800647E4 000615E4  7F C3 F3 78 */	mr r3, r30
/* 800647E8 000615E8  FC 40 E8 90 */	fmr f2, f29
/* 800647EC 000615EC  7F E4 FB 78 */	mr r4, r31
/* 800647F0 000615F0  FC 60 F8 90 */	fmr f3, f31
/* 800647F4 000615F4  48 00 00 55 */	bl XSSC_Add_ShoveIntoQueue__FP18xShadowSimpleCachePC7xMat4x3fff
/* 800647F8 000615F8  2C 03 00 00 */	cmpwi r3, 0
/* 800647FC 000615FC  40 82 00 20 */	bne lbl_8006481C
/* 80064800 00061600  FC 20 F0 90 */	fmr f1, f30
/* 80064804 00061604  7F C3 F3 78 */	mr r3, r30
/* 80064808 00061608  FC 40 F8 90 */	fmr f2, f31
/* 8006480C 0006160C  7F E4 FB 78 */	mr r4, r31
/* 80064810 00061610  4B FF F5 05 */	bl xShadowSimple_CalcCorners__FP18xShadowSimpleCachePC7xMat4x3ff
/* 80064814 00061614  7F C3 F3 78 */	mr r3, r30
/* 80064818 00061618  4B FF F6 B1 */	bl xShadowSimple_AddVerts__FP18xShadowSimpleCache
lbl_8006481C:
/* 8006481C 0006161C  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 80064820 00061620  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 80064824 00061624  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 80064828 00061628  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 8006482C 0006162C  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 80064830 00061630  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 80064834 00061634  BB A1 00 24 */	lmw r29, 0x24(r1)
/* 80064838 00061638  80 01 00 64 */	lwz r0, 0x64(r1)
/* 8006483C 0006163C  7C 08 03 A6 */	mtlr r0
/* 80064840 00061640  38 21 00 60 */	addi r1, r1, 0x60
/* 80064844 00061644  4E 80 00 20 */	blr 

.global XSSC_Add_ShoveIntoQueue__FP18xShadowSimpleCachePC7xMat4x3fff
XSSC_Add_ShoveIntoQueue__FP18xShadowSimpleCachePC7xMat4x3fff:
/* 80064848 00061648  94 21 FF A0 */	stwu r1, -0x60(r1)
/* 8006484C 0006164C  7C 08 02 A6 */	mflr r0
/* 80064850 00061650  90 01 00 64 */	stw r0, 0x64(r1)
/* 80064854 00061654  DB E1 00 50 */	stfd f31, 0x50(r1)
/* 80064858 00061658  F3 E1 00 58 */	psq_st f31, 88(r1), 0, qr0
/* 8006485C 0006165C  DB C1 00 40 */	stfd f30, 0x40(r1)
/* 80064860 00061660  F3 C1 00 48 */	psq_st f30, 72(r1), 0, qr0
/* 80064864 00061664  DB A1 00 30 */	stfd f29, 0x30(r1)
/* 80064868 00061668  F3 A1 00 38 */	psq_st f29, 56(r1), 0, qr0
/* 8006486C 0006166C  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 80064870 00061670  FF A0 08 90 */	fmr f29, f1
/* 80064874 00061674  38 00 00 02 */	li r0, 2
/* 80064878 00061678  FF C0 10 90 */	fmr f30, f2
/* 8006487C 0006167C  7C 79 1B 78 */	mr r25, r3
/* 80064880 00061680  FF E0 18 90 */	fmr f31, f3
/* 80064884 00061684  7C 9F 23 78 */	mr r31, r4
/* 80064888 00061688  3B 60 00 00 */	li r27, 0
/* 8006488C 0006168C  3B C0 00 00 */	li r30, 0
/* 80064890 00061690  3B 8D BD F8 */	addi r28, r13, sCollQueue@sda21
/* 80064894 00061694  7C 09 03 A6 */	mtctr r0
lbl_80064898:
/* 80064898 00061698  7C 9C F0 2E */	lwzx r4, r28, r30
/* 8006489C 0006169C  28 04 00 00 */	cmplwi r4, 0
/* 800648A0 000616A0  40 82 00 34 */	bne lbl_800648D4
/* 800648A4 000616A4  7F 3C F1 2E */	stwx r25, r28, r30
/* 800648A8 000616A8  38 0D BD F8 */	addi r0, r13, sCollQueue@sda21
/* 800648AC 000616AC  7C 80 F2 14 */	add r4, r0, r30
/* 800648B0 000616B0  38 60 00 01 */	li r3, 1
/* 800648B4 000616B4  7C BC F0 2E */	lwzx r5, r28, r30
/* 800648B8 000616B8  80 05 00 04 */	lwz r0, 4(r5)
/* 800648BC 000616BC  90 04 00 04 */	stw r0, 4(r4)
/* 800648C0 000616C0  93 E4 00 08 */	stw r31, 8(r4)
/* 800648C4 000616C4  D3 A4 00 0C */	stfs f29, 0xc(r4)
/* 800648C8 000616C8  D3 C4 00 10 */	stfs f30, 0x10(r4)
/* 800648CC 000616CC  D3 E4 00 14 */	stfs f31, 0x14(r4)
/* 800648D0 000616D0  48 00 00 B4 */	b lbl_80064984
lbl_800648D4:
/* 800648D4 000616D4  80 79 00 04 */	lwz r3, 4(r25)
/* 800648D8 000616D8  80 04 00 04 */	lwz r0, 4(r4)
/* 800648DC 000616DC  7C 03 00 40 */	cmplw r3, r0
/* 800648E0 000616E0  40 81 00 94 */	ble lbl_80064974
/* 800648E4 000616E4  3B AD BD F8 */	addi r29, r13, sCollQueue@sda21
/* 800648E8 000616E8  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 800648EC 000616EC  28 03 00 00 */	cmplwi r3, 0
/* 800648F0 000616F0  41 82 00 1C */	beq lbl_8006490C
/* 800648F4 000616F4  80 9D 00 20 */	lwz r4, 0x20(r29)
/* 800648F8 000616F8  C0 3D 00 24 */	lfs f1, 0x24(r29)
/* 800648FC 000616FC  C0 5D 00 2C */	lfs f2, 0x2c(r29)
/* 80064900 00061700  4B FF F4 15 */	bl xShadowSimple_CalcCorners__FP18xShadowSimpleCachePC7xMat4x3ff
/* 80064904 00061704  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 80064908 00061708  4B FF F5 C1 */	bl xShadowSimple_AddVerts__FP18xShadowSimpleCache
lbl_8006490C:
/* 8006490C 0006170C  3B 40 00 00 */	li r26, 0
/* 80064910 00061710  3B A0 00 00 */	li r29, 0
/* 80064914 00061714  48 00 00 28 */	b lbl_8006493C
lbl_80064918:
/* 80064918 00061718  38 1A 00 01 */	addi r0, r26, 1
/* 8006491C 0006171C  38 8D BD F8 */	addi r4, r13, sCollQueue@sda21
/* 80064920 00061720  1C 00 00 18 */	mulli r0, r0, 0x18
/* 80064924 00061724  38 6D BD F8 */	addi r3, r13, sCollQueue@sda21
/* 80064928 00061728  7C 84 EA 14 */	add r4, r4, r29
/* 8006492C 0006172C  7C 63 02 14 */	add r3, r3, r0
/* 80064930 00061730  48 00 00 81 */	bl __as__18xShadowSimpleQueueFRC18xShadowSimpleQueue
/* 80064934 00061734  3B 5A FF FF */	addi r26, r26, -1
/* 80064938 00061738  3B BD FF E8 */	addi r29, r29, -24
lbl_8006493C:
/* 8006493C 0006173C  7C 1A D8 00 */	cmpw r26, r27
/* 80064940 00061740  40 80 FF D8 */	bge lbl_80064918
/* 80064944 00061744  7F 3C F1 2E */	stwx r25, r28, r30
/* 80064948 00061748  38 0D BD F8 */	addi r0, r13, sCollQueue@sda21
/* 8006494C 0006174C  7C 80 F2 14 */	add r4, r0, r30
/* 80064950 00061750  38 60 00 01 */	li r3, 1
/* 80064954 00061754  7C BC F0 2E */	lwzx r5, r28, r30
/* 80064958 00061758  80 05 00 04 */	lwz r0, 4(r5)
/* 8006495C 0006175C  90 04 00 04 */	stw r0, 4(r4)
/* 80064960 00061760  93 E4 00 08 */	stw r31, 8(r4)
/* 80064964 00061764  D3 A4 00 0C */	stfs f29, 0xc(r4)
/* 80064968 00061768  D3 C4 00 10 */	stfs f30, 0x10(r4)
/* 8006496C 0006176C  D3 E4 00 14 */	stfs f31, 0x14(r4)
/* 80064970 00061770  48 00 00 14 */	b lbl_80064984
lbl_80064974:
/* 80064974 00061774  3B 7B 00 01 */	addi r27, r27, 1
/* 80064978 00061778  3B DE 00 18 */	addi r30, r30, 0x18
/* 8006497C 0006177C  42 00 FF 1C */	bdnz lbl_80064898
/* 80064980 00061780  38 60 00 00 */	li r3, 0
lbl_80064984:
/* 80064984 00061784  E3 E1 00 58 */	psq_l f31, 88(r1), 0, qr0
/* 80064988 00061788  CB E1 00 50 */	lfd f31, 0x50(r1)
/* 8006498C 0006178C  E3 C1 00 48 */	psq_l f30, 72(r1), 0, qr0
/* 80064990 00061790  CB C1 00 40 */	lfd f30, 0x40(r1)
/* 80064994 00061794  E3 A1 00 38 */	psq_l f29, 56(r1), 0, qr0
/* 80064998 00061798  CB A1 00 30 */	lfd f29, 0x30(r1)
/* 8006499C 0006179C  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 800649A0 000617A0  80 01 00 64 */	lwz r0, 0x64(r1)
/* 800649A4 000617A4  7C 08 03 A6 */	mtlr r0
/* 800649A8 000617A8  38 21 00 60 */	addi r1, r1, 0x60
/* 800649AC 000617AC  4E 80 00 20 */	blr 

.global __as__18xShadowSimpleQueueFRC18xShadowSimpleQueue
__as__18xShadowSimpleQueueFRC18xShadowSimpleQueue:
/* 800649B0 000617B0  80 04 00 00 */	lwz r0, 0(r4)
/* 800649B4 000617B4  80 A4 00 04 */	lwz r5, 4(r4)
/* 800649B8 000617B8  90 03 00 00 */	stw r0, 0(r3)
/* 800649BC 000617BC  80 04 00 08 */	lwz r0, 8(r4)
/* 800649C0 000617C0  90 A3 00 04 */	stw r5, 4(r3)
/* 800649C4 000617C4  C0 04 00 0C */	lfs f0, 0xc(r4)
/* 800649C8 000617C8  90 03 00 08 */	stw r0, 8(r3)
/* 800649CC 000617CC  C0 24 00 10 */	lfs f1, 0x10(r4)
/* 800649D0 000617D0  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 800649D4 000617D4  C0 04 00 14 */	lfs f0, 0x14(r4)
/* 800649D8 000617D8  D0 23 00 10 */	stfs f1, 0x10(r3)
/* 800649DC 000617DC  D0 03 00 14 */	stfs f0, 0x14(r3)
/* 800649E0 000617E0  4E 80 00 20 */	blr 

.global XSSC_Add_NudgeItAndFudgeIt__FP18xShadowSimpleCachePC7xMat4x3
XSSC_Add_NudgeItAndFudgeIt__FP18xShadowSimpleCachePC7xMat4x3:
/* 800649E4 000617E4  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 800649E8 000617E8  7C 08 02 A6 */	mflr r0
/* 800649EC 000617EC  90 01 00 54 */	stw r0, 0x54(r1)
/* 800649F0 000617F0  BF A1 00 44 */	stmw r29, 0x44(r1)
/* 800649F4 000617F4  7C 7E 1B 78 */	mr r30, r3
/* 800649F8 000617F8  7C 9F 23 78 */	mr r31, r4
/* 800649FC 000617FC  83 A3 00 28 */	lwz r29, 0x28(r3)
/* 80064A00 00061800  28 1D 00 00 */	cmplwi r29, 0
/* 80064A04 00061804  41 82 01 00 */	beq lbl_80064B04
/* 80064A08 00061808  80 9D 00 28 */	lwz r4, 0x28(r29)
/* 80064A0C 0006180C  38 61 00 14 */	addi r3, r1, 0x14
/* 80064A10 00061810  38 BE 00 2C */	addi r5, r30, 0x2c
/* 80064A14 00061814  80 84 00 54 */	lwz r4, 0x54(r4)
/* 80064A18 00061818  4B FA 8B 8D */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 80064A1C 0006181C  80 9D 00 28 */	lwz r4, 0x28(r29)
/* 80064A20 00061820  38 61 00 20 */	addi r3, r1, 0x20
/* 80064A24 00061824  38 BE 00 38 */	addi r5, r30, 0x38
/* 80064A28 00061828  80 84 00 54 */	lwz r4, 0x54(r4)
/* 80064A2C 0006182C  4B FA 8B 79 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 80064A30 00061830  80 9D 00 28 */	lwz r4, 0x28(r29)
/* 80064A34 00061834  38 61 00 2C */	addi r3, r1, 0x2c
/* 80064A38 00061838  38 BE 00 44 */	addi r5, r30, 0x44
/* 80064A3C 0006183C  80 84 00 54 */	lwz r4, 0x54(r4)
/* 80064A40 00061840  4B FA 8B 65 */	bl xMat4x3Toworld__FP5xVec3PC7xMat4x3PC5xVec3
/* 80064A44 00061844  80 9D 00 28 */	lwz r4, 0x28(r29)
/* 80064A48 00061848  38 61 00 08 */	addi r3, r1, 8
/* 80064A4C 0006184C  38 BE 00 50 */	addi r5, r30, 0x50
/* 80064A50 00061850  80 84 00 54 */	lwz r4, 0x54(r4)
/* 80064A54 00061854  4B FF EF 4D */	bl xMat3x3RMulVec__FP5xVec3PC7xMat3x3PC5xVec3_9
/* 80064A58 00061858  38 61 00 08 */	addi r3, r1, 8
/* 80064A5C 0006185C  7C 64 1B 78 */	mr r4, r3
/* 80064A60 00061860  48 00 CB C1 */	bl xVec3Normalize__FP5xVec3PC5xVec3
/* 80064A64 00061864  C0 61 00 0C */	lfs f3, 0xc(r1)
/* 80064A68 00061868  C0 82 8E 00 */	lfs f4, _esc__2_1295_0@sda21(r2)
/* 80064A6C 0006186C  FC 03 20 40 */	fcmpo cr0, f3, f4
/* 80064A70 00061870  7C 60 00 26 */	mfcr r3
/* 80064A74 00061874  3C 00 43 30 */	lis r0, 0x4330
/* 80064A78 00061878  54 63 17 FE */	rlwinm r3, r3, 2, 0x1f, 0x1f
/* 80064A7C 0006187C  90 01 00 38 */	stw r0, 0x38(r1)
/* 80064A80 00061880  C8 42 8E 08 */	lfd f2, _esc__2_1299_0@sda21(r2)
/* 80064A84 00061884  90 61 00 3C */	stw r3, 0x3c(r1)
/* 80064A88 00061888  C0 02 8D EC */	lfs f0, _esc__2_835_0@sda21(r2)
/* 80064A8C 0006188C  C8 21 00 38 */	lfd f1, 0x38(r1)
/* 80064A90 00061890  FC 21 10 28 */	fsub f1, f1, f2
/* 80064A94 00061894  FC 20 0A 10 */	fabs f1, f1
/* 80064A98 00061898  FC 20 08 18 */	frsp f1, f1
/* 80064A9C 0006189C  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80064AA0 000618A0  41 82 00 2C */	beq lbl_80064ACC
/* 80064AA4 000618A4  C0 01 00 08 */	lfs f0, 8(r1)
/* 80064AA8 000618A8  FC 00 00 50 */	fneg f0, f0
/* 80064AAC 000618AC  EC 00 18 24 */	fdivs f0, f0, f3
/* 80064AB0 000618B0  D0 1E 00 68 */	stfs f0, 0x68(r30)
/* 80064AB4 000618B4  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 80064AB8 000618B8  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80064ABC 000618BC  FC 20 08 50 */	fneg f1, f1
/* 80064AC0 000618C0  EC 01 00 24 */	fdivs f0, f1, f0
/* 80064AC4 000618C4  D0 1E 00 6C */	stfs f0, 0x6c(r30)
/* 80064AC8 000618C8  48 00 00 34 */	b lbl_80064AFC
lbl_80064ACC:
/* 80064ACC 000618CC  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 80064AD0 000618D0  40 81 00 08 */	ble lbl_80064AD8
/* 80064AD4 000618D4  48 00 00 08 */	b lbl_80064ADC
lbl_80064AD8:
/* 80064AD8 000618D8  C0 82 8E 04 */	lfs f4, _esc__2_1296@sda21(r2)
lbl_80064ADC:
/* 80064ADC 000618DC  C0 01 00 08 */	lfs f0, 8(r1)
/* 80064AE0 000618E0  FC 00 00 50 */	fneg f0, f0
/* 80064AE4 000618E4  EC 00 20 24 */	fdivs f0, f0, f4
/* 80064AE8 000618E8  D0 1E 00 68 */	stfs f0, 0x68(r30)
/* 80064AEC 000618EC  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80064AF0 000618F0  FC 00 00 50 */	fneg f0, f0
/* 80064AF4 000618F4  EC 00 20 24 */	fdivs f0, f0, f4
/* 80064AF8 000618F8  D0 1E 00 6C */	stfs f0, 0x6c(r30)
lbl_80064AFC:
/* 80064AFC 000618FC  38 A1 00 14 */	addi r5, r1, 0x14
/* 80064B00 00061900  48 00 00 18 */	b lbl_80064B18
lbl_80064B04:
/* 80064B04 00061904  38 BE 00 2C */	addi r5, r30, 0x2c
/* 80064B08 00061908  C0 22 8D E4 */	lfs f1, _esc__2_805_0@sda21(r2)
/* 80064B0C 0006190C  C0 1E 00 2C */	lfs f0, 0x2c(r30)
/* 80064B10 00061910  FC 01 00 00 */	fcmpu cr0, f1, f0
/* 80064B14 00061914  41 82 00 BC */	beq lbl_80064BD0
lbl_80064B18:
/* 80064B18 00061918  38 00 00 03 */	li r0, 3
/* 80064B1C 0006191C  C0 BF 00 30 */	lfs f5, 0x30(r31)
/* 80064B20 00061920  C0 5F 00 38 */	lfs f2, 0x38(r31)
/* 80064B24 00061924  38 C0 00 00 */	li r6, 0
/* 80064B28 00061928  C0 02 8E 00 */	lfs f0, _esc__2_1295_0@sda21(r2)
/* 80064B2C 0006192C  38 60 00 00 */	li r3, 0
/* 80064B30 00061930  7C 09 03 A6 */	mtctr r0
lbl_80064B34:
/* 80064B34 00061934  38 06 FF FE */	addi r0, r6, -2
/* 80064B38 00061938  7C E5 1A 14 */	add r7, r5, r3
/* 80064B3C 0006193C  30 00 FF FF */	addic r0, r0, -1
/* 80064B40 00061940  C0 E7 00 00 */	lfs f7, 0(r7)
/* 80064B44 00061944  7C 80 01 10 */	subfe r4, r0, r0
/* 80064B48 00061948  38 06 00 01 */	addi r0, r6, 1
/* 80064B4C 0006194C  7C 00 20 78 */	andc r0, r0, r4
/* 80064B50 00061950  C1 07 00 08 */	lfs f8, 8(r7)
/* 80064B54 00061954  1C 00 00 0C */	mulli r0, r0, 0xc
/* 80064B58 00061958  EC 85 38 28 */	fsubs f4, f5, f7
/* 80064B5C 0006195C  EC 22 40 28 */	fsubs f1, f2, f8
/* 80064B60 00061960  7C 85 02 14 */	add r4, r5, r0
/* 80064B64 00061964  C0 64 00 00 */	lfs f3, 0(r4)
/* 80064B68 00061968  C0 C4 00 08 */	lfs f6, 8(r4)
/* 80064B6C 0006196C  EC 63 38 28 */	fsubs f3, f3, f7
/* 80064B70 00061970  EC C8 30 28 */	fsubs f6, f8, f6
/* 80064B74 00061974  EC 23 00 72 */	fmuls f1, f3, f1
/* 80064B78 00061978  EC 26 09 3A */	fmadds f1, f6, f4, f1
/* 80064B7C 0006197C  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80064B80 00061980  40 81 00 14 */	ble lbl_80064B94
/* 80064B84 00061984  80 7E 00 04 */	lwz r3, 4(r30)
/* 80064B88 00061988  38 03 00 14 */	addi r0, r3, 0x14
/* 80064B8C 0006198C  90 1E 00 04 */	stw r0, 4(r30)
/* 80064B90 00061990  48 00 00 10 */	b lbl_80064BA0
lbl_80064B94:
/* 80064B94 00061994  38 C6 00 01 */	addi r6, r6, 1
/* 80064B98 00061998  38 63 00 0C */	addi r3, r3, 0xc
/* 80064B9C 0006199C  42 00 FF 98 */	bdnz lbl_80064B34
lbl_80064BA0:
/* 80064BA0 000619A0  C0 3F 00 30 */	lfs f1, 0x30(r31)
/* 80064BA4 000619A4  C0 05 00 00 */	lfs f0, 0(r5)
/* 80064BA8 000619A8  C0 9F 00 38 */	lfs f4, 0x38(r31)
/* 80064BAC 000619AC  C0 65 00 08 */	lfs f3, 8(r5)
/* 80064BB0 000619B0  EC 21 00 28 */	fsubs f1, f1, f0
/* 80064BB4 000619B4  C0 5E 00 68 */	lfs f2, 0x68(r30)
/* 80064BB8 000619B8  C0 05 00 04 */	lfs f0, 4(r5)
/* 80064BBC 000619BC  EC 64 18 28 */	fsubs f3, f4, f3
/* 80064BC0 000619C0  C0 9E 00 6C */	lfs f4, 0x6c(r30)
/* 80064BC4 000619C4  EC 02 00 7A */	fmadds f0, f2, f1, f0
/* 80064BC8 000619C8  EC 04 00 FA */	fmadds f0, f4, f3, f0
/* 80064BCC 000619CC  D0 1E 00 60 */	stfs f0, 0x60(r30)
lbl_80064BD0:
/* 80064BD0 000619D0  BB A1 00 44 */	lmw r29, 0x44(r1)
/* 80064BD4 000619D4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 80064BD8 000619D8  7C 08 03 A6 */	mtlr r0
/* 80064BDC 000619DC  38 21 00 50 */	addi r1, r1, 0x50
/* 80064BE0 000619E0  4E 80 00 20 */	blr 

.endif

