
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 17:37:19 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



architecture rtl of agu is

begin

  p_agu : process(ohe_selector_ID,
                  aguA_in,
                  aguB_in)

  begin
    aguR_out <= (others => '0');

    if ohe_selector_ID = '1' then -- (aguR_add_aguA_aguB_agu_ID)
                                  -- [ldst.n:57][ldst.n:94]
      w32_add_w32_w32(aguR_out, aguA_in, aguB_in);
    end if;

  end process p_agu;

end rtl;
