# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 +define+BENCHMARK=0 -I/home/tela/Arch2025/lab1/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++2a -static -Wall -I/home/tela/Arch2025/lab1/difftest/src/test/csrc -I/home/tela/Arch2025/lab1/difftest/src/test/csrc/common -I/home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -y ../vsrc/ram -o /home/tela/Arch2025/lab1/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/difftest.v /home/tela/Arch2025/lab1/difftest/src/test/csrc/verilator/main.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/verilator/emu.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/verilator/snapshot.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/vcs/main.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/sdcard.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/keyboard.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/flash.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/remote_bitbang.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/SimJTAG.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/axi4.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/vga.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/common.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/compress.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/uart.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/ram.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/common/device.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/difftest.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/spikedasm.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/goldenmem.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/ref.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/interface.cpp /home/tela/Arch2025/lab1/difftest/src/test/csrc/difftest/nemuproxy.cpp"
T      5866   175402  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop.cpp"
T      3113   175401  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop.h"
T      5734   175390  1740532024   340614652  1740532024   340614652 "../build/emu-compile/VSimTop.mk"
T       678   175399  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067   175398  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop__Dpi.h"
T      1421   175396  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop__Syms.cpp"
T      1413   175397  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop__Syms.h"
T     98214   175405  1740532024   310614656  1740532024   310614656 "../build/emu-compile/VSimTop__Trace.cpp"
T    173820   175404  1740532024   300614661  1740532024   300614661 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    388799   175414  1740532024   330614652  1740532024   330614652 "../build/emu-compile/VSimTop___024root.cpp"
T      4325   175408  1740532024   310614656  1740532024   310614656 "../build/emu-compile/VSimTop___024root.h"
T    343979   175413  1740532024   320614654  1740532024   320614654 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088   175424  1740532024   330614652  1740532024   330614652 "../build/emu-compile/VSimTop___024unit.cpp"
T       770   175416  1740532024   330614652  1740532024   330614652 "../build/emu-compile/VSimTop___024unit.h"
T       963   175418  1740532024   330614652  1740532024   330614652 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T    109994   130667  1740532024   340614652  1740532024   340614652 "../build/emu-compile/VSimTop__stats.txt"
T      2238   175391  1740532024   340614652  1740532024   340614652 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1740532024   340614652  1740532024   340614652 "../build/emu-compile/VSimTop__verFiles.dat"
T      1765   175386  1740532024   340614652  1740532024   340614652 "../build/emu-compile/VSimTop_classes.mk"
S      1259   194186  1740311594   396296766  1740214528   503468000 "/home/tela/Arch2025/lab1/build/../vsrc/../build/../vsrc/SimTop.sv"
S      8525   194319  1740383606   645135992  1740383606   645135992 "/home/tela/Arch2025/lab1/build/../vsrc/include/common.sv"
S       122   194189  1740311594   396296766  1740214528   503468000 "/home/tela/Arch2025/lab1/build/../vsrc/include/config.sv"
S       996   194891  1740383766   185142456  1740383766   185142456 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/decode/decode.sv"
S      5024    10275  1740383747   285142027  1740383747   285142027 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/decode/decoder.sv"
S       584   194889  1740531907   670639941  1740531907   670639941 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/execute/alu.sv"
S      2833   194893  1740531933   800635081  1740531933   800635081 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/execute/execute.sv"
S       687   194894  1740382926   225121182  1740379686   389832840 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/fetch/fetch.sv"
S       282   194897  1740382940    75123856  1740376561   849724153 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/fetch/pcselect.sv"
S       791   194895  1740382933   395122000  1740375785   569700735 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/memory/memory.sv"
S       665   194902  1740383056   715120986  1740376773   189733395 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/regfile/regfile.sv"
S       330   194898  1740383051   515112542  1740379492   719823213 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/regs/reg_DE.sv"
S       329   194899  1740383051   685112956  1740379039   689811030 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/regs/reg_EM.sv"
S       458   194900  1740383051   805113250  1740378895   649813796 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/regs/reg_FD.sv"
S       326   194901  1740383051   905113491  1740379735   189834564 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/regs/reg_MW.sv"
S       752   194903  1740383059   455123309  1740376931   389740574 "/home/tela/Arch2025/lab1/build/../vsrc/pipeline/writeback/writeback.sv"
S      6500    10276  1740383270   435125686  1740383270   435125686 "/home/tela/Arch2025/lab1/build/../vsrc/src/core.sv"
S      1732   194193  1740311594   406296766  1740214528   503468000 "/home/tela/Arch2025/lab1/build/../vsrc/util/CBusArbiter.sv"
S       857   194196  1740311594   416296766  1740214528   503468000 "/home/tela/Arch2025/lab1/build/../vsrc/util/DBusToCBus.sv"
S       563   194197  1740311594   416296766  1740214528   513468000 "/home/tela/Arch2025/lab1/build/../vsrc/util/IBusToCBus.sv"
S  10445528   175248  1740359913   997467686  1740359913   997467686 "/usr/local/bin/verilator_bin"
S       303   194002  1740311594   316296769  1740214545   523469000 "src/test/vsrc/common/EICG_wrapper.v"
S      2458   194003  1740311594   316296769  1740214545   523469000 "src/test/vsrc/common/SimJTAG.v"
S       864   194132  1740311594   316296769  1740214545   523469000 "src/test/vsrc/common/assert.v"
S     17294   194144  1740311594   316296769  1740214545   523469000 "src/test/vsrc/common/difftest.v"
S      7235   194145  1740311594   326296769  1740214545   523469000 "src/test/vsrc/common/ram.sv"
S      1437   194146  1740311594   326296769  1740214545   523469000 "src/test/vsrc/common/ram.v"
S      1731   194147  1740311594   326296769  1740214545   523469000 "src/test/vsrc/common/ref.v"
