 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 5
Design : fir
Version: R-2020.09-SP5
Date   : Sun Mar  9 14:17:00 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: wready_reg (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: wready_reg (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  wready_reg/CK (DFFRQXL)                  0.00       0.50 r
  wready_reg/Q (DFFRQXL)                   0.23       0.73 r
  U2415/Y (NOR2BXL)                        0.04       0.78 f
  wready_reg/D (DFFRQXL)                   0.00       0.78 f
  data arrival time                                   0.78

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  wready_reg/CK (DFFRQXL)                  0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.78
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: data_length_reg[7]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: sm_tlast_reg
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  data_length_reg[7]/CK (DFFRQXL)          0.00       0.50 r
  data_length_reg[7]/Q (DFFRQXL)           0.24       0.74 r
  U2289/Y (AOI211XL)                       0.07       0.81 f
  sm_tlast_reg/D (DFFRQXL)                 0.00       0.81 f
  data arrival time                                   0.81

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  sm_tlast_reg/CK (DFFRQXL)                0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: y_cnt_reg[5]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_cnt_reg[5]/CK (DFFSXL)                 0.00       0.50 r
  y_cnt_reg[5]/QN (DFFSXL)                 0.22       0.72 r
  U2498/Y (AOI32XL)                        0.08       0.79 f
  y_cnt_reg[5]/D (DFFSXL)                  0.00       0.79 f
  data arrival time                                   0.79

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_cnt_reg[5]/CK (DFFSXL)                 0.00       0.60 r
  library hold time                        0.01       0.61
  data required time                                  0.61
  -----------------------------------------------------------
  data required time                                  0.61
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (MET)                                         0.19


  Startpoint: y_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_cnt_reg[4]/CK (DFFRQXL)                0.00       0.50 r
  y_cnt_reg[4]/Q (DFFRQXL)                 0.24       0.74 r
  U2496/Y (OAI32XL)                        0.08       0.83 f
  y_cnt_reg[4]/D (DFFRQXL)                 0.00       0.83 f
  data arrival time                                   0.83

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_cnt_reg[4]/CK (DFFRQXL)                0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: y_cnt_reg[6]
              (rising edge-triggered flip-flop clocked by axis_clk)
  Endpoint: y_cnt_reg[6]
            (rising edge-triggered flip-flop clocked by axis_clk)
  Path Group: axis_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_cnt_reg[6]/CK (DFFRQXL)                0.00       0.50 r
  y_cnt_reg[6]/Q (DFFRQXL)                 0.24       0.74 r
  U2500/Y (OAI32XL)                        0.08       0.83 f
  y_cnt_reg[6]/D (DFFRQXL)                 0.00       0.83 f
  data arrival time                                   0.83

  clock axis_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.50       0.50
  clock uncertainty                        0.10       0.60
  y_cnt_reg[6]/CK (DFFRQXL)                0.00       0.60 r
  library hold time                        0.02       0.62
  data required time                                  0.62
  -----------------------------------------------------------
  data required time                                  0.62
  data arrival time                                  -0.83
  -----------------------------------------------------------
  slack (MET)                                         0.21


1
