/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [17:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z[8] & celloutsig_1_16z);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_0_23z = ~(in_data[33] & celloutsig_0_12z);
  assign celloutsig_1_0z = ~((in_data[102] | in_data[97]) & (in_data[172] | in_data[135]));
  assign celloutsig_1_1z = ~((in_data[154] | in_data[132]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_2z = ~((in_data[100] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_1z));
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_4z[3] | celloutsig_1_4z[1]));
  assign celloutsig_1_10z = ~((celloutsig_1_4z[9] | celloutsig_1_4z[2]) & (celloutsig_1_9z | celloutsig_1_3z));
  assign celloutsig_1_15z = ~((in_data[182] | celloutsig_1_10z) & (celloutsig_1_8z | celloutsig_1_14z[5]));
  assign celloutsig_0_3z = ~((in_data[55] | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_1_4z = { in_data[108:105], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } + { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_4z[8:2], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z } + { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } + { in_data[21:14], celloutsig_0_0z };
  assign celloutsig_1_18z = { in_data[136:132], celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_8z, celloutsig_1_5z } + { celloutsig_1_7z[5:0], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_4z[6:2], celloutsig_0_5z, celloutsig_0_4z } + { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[87] & ~(in_data[36]);
  assign celloutsig_1_5z = celloutsig_1_4z[1] & ~(celloutsig_1_3z);
  assign celloutsig_1_8z = in_data[123] & ~(celloutsig_1_6z);
  assign celloutsig_1_12z = celloutsig_1_5z & ~(celloutsig_1_6z);
  assign celloutsig_0_32z = & { celloutsig_0_8z[14:3], celloutsig_0_3z, in_data[36:20] };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[124:104] };
  assign celloutsig_0_5z = & in_data[24:21];
  assign celloutsig_1_16z = & { celloutsig_1_14z[17:4], celloutsig_1_12z };
  assign celloutsig_0_1z = & in_data[36:20];
  assign celloutsig_0_12z = & { celloutsig_0_8z[9:3], in_data[36:20] };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_31z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_31z = { celloutsig_0_4z[3:1], celloutsig_0_23z, celloutsig_0_12z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 18'h00000;
    else if (!clkin_data[32]) celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_4z };
  assign { out_data[136:128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
