OpenROAD 75f2f325b7a42e56a92404f33af8e96530d9b202 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/traffic_light/runs/first_run/results/cts/light.odb'…
define_corners Typical
read_liberty -corner Typical /home/wamiqkhan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
     3    0.01    0.08    0.35    0.35 ^ _41_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count3[0] (net)
                  0.08    0.00    0.35 ^ _30_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.39 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.03    0.00    0.39 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.03    0.32    0.32 v _42_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count3[1] (net)
                  0.03    0.00    0.32 v _22_/B (sky130_fd_sc_hd__nand2_1)
     3    0.01    0.07    0.08    0.39 ^ _22_/Y (sky130_fd_sc_hd__nand2_1)
                                         _10_ (net)
                  0.07    0.00    0.39 ^ _32_/B (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.05    0.14    0.53 ^ _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.05    0.00    0.53 ^ _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    0.60 ^ _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.04    0.00    0.60 ^ _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.60   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v rst (in)
                                         rst (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.09    0.12    2.12 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.09    0.00    2.12 v _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.19    2.31 ^ _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.04    0.00    2.31 ^ _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    2.38 ^ _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.04    0.00    2.38 ^ _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.38   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.38   data arrival time
-----------------------------------------------------------------------------
                                  2.15   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v rst (in)
                                         rst (net)
                  0.01    0.00    2.00 v input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.09    0.12    2.12 v input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.09    0.00    2.12 v _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.19    2.31 ^ _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.04    0.00    2.31 ^ _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.07    2.38 ^ _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.04    0.00    2.38 ^ _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.38   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.38   data arrival time
-----------------------------------------------------------------------------
                                  2.15   slack (MET)



worst slack corner Typical: 0.1676
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    2.40 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.03    0.00    2.40 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.48 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.02    0.00    2.48 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    2.40 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.03    0.00    2.40 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.48 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.02    0.00    2.48 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.20    2.39 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.03    0.00    2.39 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.47 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    2.47 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.47   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.47   data arrival time
-----------------------------------------------------------------------------
                                  7.20   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.06    2.25 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.04    0.00    2.25 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.25   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                  7.42   slack (MET)



worst slack corner Typical: 7.1928
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.18    0.18    2.19 ^ input1/X (sky130_fd_sc_hd__buf_1)
                                         net1 (net)
                  0.18    0.00    2.19 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.21    2.40 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.03    0.00    2.40 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.48 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.02    0.00    2.48 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.48   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  7.19   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 35 unannotated drivers.
 clk
 rst
 _17_/X
 _18_/X
 _19_/X
 _20_/X
 _21_/Y
 _22_/Y
 _23_/X
 _24_/Y
 _25_/Y
 _26_/X
 _27_/X
 _28_/X
 _29_/X
 _30_/Y
 _31_/X
 _32_/X
 _33_/X
 _34_/Q
 _35_/Q
 _36_/Q
 _37_/Q
 _38_/Q
 _39_/Q
 _40_/Q
 _41_/Q
 _42_/Q
 clkbuf_0_clk/X
 clkbuf_1_0__f_clk/X
 clkbuf_1_1__f_clk/X
 input1/X
 output2/X
 output3/X
 output4/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 5 unclocked register/latch pins.
  _36_/GATE_N
  _37_/GATE_N
  _38_/GATE_N
  _39_/GATE_N
  _40_/GATE_N
Warning: There are 8 unconstrained endpoints.
  Green
  Red
  Yellow
  _36_/D
  _37_/D
  _38_/D
  _39_/D
  _40_/D
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.04e-05   1.80e-06   7.33e-11   2.22e-05  26.6%
Combinational          2.42e-06   1.59e-06   6.58e-11   4.01e-06   4.8%
Clock                  4.99e-05   7.55e-06   4.58e-10   5.74e-05  68.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.27e-05   1.09e-05   5.97e-10   8.37e-05 100.0%
                          86.9%      13.1%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_40_/GATE_N v
   0.60
_35_/CLK ^
   0.24      0.00       0.36

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 7.19

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.17
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 937 u^2 3% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/traffic_light/runs/first_run/results/signoff/light.sdf'…
Writing timing model to '/openlane/designs/traffic_light/runs/first_run/results/signoff/light.lib'…
