#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jun 14 19:26:48 2019
# Process ID: 8782
# Current directory: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl
# Command line: xsim -mode tcl -source {xsim.dir/LR_top/xsim_script.tcl}
# Log file: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/xsim.log
# Journal file: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/xsim.jou
#-----------------------------------------------------------
source xsim.dir/LR_top/xsim_script.tcl
# xsim {LR_top} -autoloadwcfg -tclbatch {LR_top.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source LR_top.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcHelix_fu_131835/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1135/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcHelix_fu_131835/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1134/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1168/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1167/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_fsub_32ns_32ns_32_10_full_dsp_1_U1166/LR_top_ap_fsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_calcResidual_fu_131787/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1165/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_killLargestResidual_fu_131647/grp_findLargestResidual_fu_494/LR_top_fadd_32ns_32ns_32_10_full_dsp_1_U1202/LR_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_killLargestResidual_fu_131647/grp_findLargestResidual_fu_494/LR_top_fadd_32ns_32ns_32_10_full_dsp_1_U1201/LR_top_ap_fadd_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LR_top_top/AESL_inst_LR_top/grp_produce_fu_980/grp_create_fu_131280/LR_top_faddfsub_32ns_32ns_32_10_full_dsp_1_U1034/LR_top_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /home/eepgmmg1/Xilinx/Vivado/2019.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 531960 ps  Iteration: 1  Process: /apatb_LR_top_top/generate_sim_done_proc  File: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 531960 ps  Iteration: 1  Process: /apatb_LR_top_top/generate_sim_done_proc  File: /home/eepgmmg1/workspace/vivado_projects/hls_projects/HLS_LR/solution1/sim/vhdl/LR_top.autotb.vhd
$finish called at time : 531960 ps
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.766 ; gain = 0.000 ; free physical = 1993 ; free virtual = 14929
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jun 14 19:27:52 2019...
