<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>LD1W (scalar plus scalar, single register)</h2> 
  <p>Contiguous load unsigned words to vector (scalar index)</p> 
  <p>Contiguous load of unsigned words to elements of a vector register from the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 4 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.</p> 
  <p> It has encodings from 3 classes: <a class="document-topic">32-bit element</a> , <a class="document-topic">64-bit element</a> and <a class="document-topic">128-bit element</a> </p> 
  <h3><a id="iclass_32_elem"></a>32-bit element</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="5">Rm</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="3">Pg</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Zt</td> 
     </tr> 
     <tr> 
      <td colspan="7"></td> 
      <td colspan="3">dtype&lt;3:1&gt;</td> 
      <td>dtype&lt;0&gt;</td> 
      <td colspan="5"></td> 
      <td colspan="3"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="ld1w_z_p_br_u32"></a> 
   <p>LD1W { <a title="Scalable vector register to be transferred (field &quot;Zt&quot;)" class="document-topic">&lt;Zt&gt;</a>.S }, <a title="Governing scalable predicate register P0-P7 (field &quot;Pg&quot;)" class="document-topic">&lt;Pg&gt;</a>/Z, [<a title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="64-bit general-purpose offset register (field &quot;Rm&quot;)" class="document-topic">&lt;Xm&gt;</a>, LSL #2]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE()" class="document-topic">HaveSVE</a>() &amp;&amp; !<a title="function: boolean HaveSME()" class="document-topic">HaveSME</a>() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zt);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);
integer g = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pg);
constant integer esize = 32;
constant integer msize = 32;
boolean unsigned = TRUE;</pre> 
  <h3><a id="iclass_64_elem"></a>64-bit element</h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td colspan="5">Rm</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="3">Pg</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Zt</td> 
     </tr> 
     <tr> 
      <td colspan="7"></td> 
      <td colspan="3">dtype&lt;3:1&gt;</td> 
      <td>dtype&lt;0&gt;</td> 
      <td colspan="5"></td> 
      <td colspan="3"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="ld1w_z_p_br_u64"></a> 
   <p>LD1W { <a title="Scalable vector register to be transferred (field &quot;Zt&quot;)" class="document-topic">&lt;Zt&gt;</a>.D }, <a title="Governing scalable predicate register P0-P7 (field &quot;Pg&quot;)" class="document-topic">&lt;Pg&gt;</a>/Z, [<a title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="64-bit general-purpose offset register (field &quot;Rm&quot;)" class="document-topic">&lt;Xm&gt;</a>, LSL #2]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE()" class="document-topic">HaveSVE</a>() &amp;&amp; !<a title="function: boolean HaveSME()" class="document-topic">HaveSME</a>() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zt);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);
integer g = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pg);
constant integer esize = 64;
constant integer msize = 32;
boolean unsigned = TRUE;</pre> 
  <h3><a id="iclass_128_elem"></a>128-bit element<span><br></br>(FEAT_SVE2p1) </span></h3> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="5">Rm</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="3">Pg</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Zt</td> 
     </tr> 
     <tr> 
      <td colspan="7"></td> 
      <td>dtype&lt;1&gt;</td> 
      <td>dtype&lt;0&gt;</td> 
      <td colspan="2"></td> 
      <td colspan="5"></td> 
      <td colspan="3"></td> 
      <td colspan="3"></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="ld1w_z_p_br_u128"></a> 
   <p>LD1W { <a title="Scalable vector register to be transferred (field &quot;Zt&quot;)" class="document-topic">&lt;Zt&gt;</a>.Q }, <a title="Governing scalable predicate register P0-P7 (field &quot;Pg&quot;)" class="document-topic">&lt;Pg&gt;</a>/Z, [<a title="64-bit general-purpose base register or SP (field &quot;Rn&quot;)" class="document-topic">&lt;Xn|SP&gt;</a>, <a title="64-bit general-purpose offset register (field &quot;Rm&quot;)" class="document-topic">&lt;Xm&gt;</a>, LSL #2]</p> 
  </div> 
  <pre>if !<a title="function: boolean HaveSVE2p1()" class="document-topic">HaveSVE2p1</a>() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Zt);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);
integer g = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Pg);
constant integer esize = 128;
constant integer msize = 32;
boolean unsigned = TRUE;</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Zt&gt;</td> 
      <td><a id="sa_zt"></a> <p>Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Pg&gt;</td> 
      <td><a id="sa_pg"></a> <p>Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xn|SP&gt;</td> 
      <td><a id="sa_xn_sp"></a> <p>Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Xm&gt;</td> 
      <td><a id="sa_xm"></a> <p>Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre>if esize &lt; 128 then <a title="function: CheckSVEEnabled()" class="document-topic">CheckSVEEnabled</a>(); else <a title="function: CheckNonStreamingSVEEnabled()" class="document-topic">CheckNonStreamingSVEEnabled</a>();
constant integer VL = <a title="accessor: integer CurrentVL" class="document-topic">CurrentVL</a>;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = <a title="accessor: bits(width) P[integer n, integer width]" class="document-topic">P</a>[g, PL];
bits(VL) result;
bits(msize) data;
bits(64) offset;
constant integer mbytes = msize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
<a title="type AccessDescriptor is ( AccessType acctype, bits(2) el, SecurityState ss, boolean acqsc, boolean acqpc, boolean relsc, boolean limitedordered, boolean exclusive, boolean atomicop, MemAtomicOp modop, boolean nontemporal, boolean read, boolean write, CacheOp cacheop, CacheOpScope opscope, CacheType cachetype, boolean pan, boolean transactional, boolean nonfault, boolean firstfault, boolean first, boolean contiguous, boolean streamingsve, boolean ls64, boolean mops, boolean rcw, boolean rcws, boolean toplevel, VARange varange, boolean a32lsmd, boolean tagchecked, boolean tagaccess, MPAMinfo mpam )" class="document-topic">AccessDescriptor</a> accdesc = <a title="function: AccessDescriptor CreateAccDescSVE(MemOp memop, boolean nontemporal, boolean contiguous, boolean tagchecked)" class="document-topic">CreateAccDescSVE</a>(<a title="enumeration MemOp {MemOp_LOAD, MemOp_STORE, MemOp_PREFETCH}" class="document-topic">MemOp_LOAD</a>, nontemporal, contiguous, tagchecked);

if !<a title="function: boolean AnyActiveElement(bits(N) mask, integer esize)" class="document-topic">AnyActiveElement</a>(mask, esize) then
    if n == 31 &amp;&amp; <a title="function: boolean ConstrainUnpredictableBool(Unpredictable which)" class="document-topic">ConstrainUnpredictableBool</a>(<a title="enumeration Unpredictable {  Unpredictable_VMSR,  Unpredictable_WBOVERLAPLD,  Unpredictable_WBOVERLAPST,  Unpredictable_LDPOVERLAP,  Unpredictable_BASEOVERLAP,  Unpredictable_DATAOVERLAP,  Unpredictable_DEVPAGE2,  Unpredictable_INSTRDEVICE,  Unpredictable_RESCPACR,  Unpredictable_RESMAIR,  Unpredictable_S1CTAGGED,  Unpredictable_S2RESMEMATTR,  Unpredictable_RESTEXCB,  Unpredictable_RESPRRR,  Unpredictable_RESDACR,  Unpredictable_RESVTCRS,  Unpredictable_RESTnSZ,  Unpredictable_RESTCF,  Unpredictable_DEVICETAGSTORE,  Unpredictable_OORTnSZ,  Unpredictable_LARGEIPA,  Unpredictable_ESRCONDPASS,  Unpredictable_ILZEROIT,  Unpredictable_ILZEROT,  Unpredictable_BPVECTORCATCHPRI,  Unpredictable_VCMATCHHALF,   Unpredictable_VCMATCHDAPA,  Unpredictable_WPMASKANDBAS,  Unpredictable_WPBASCONTIGUOUS,  Unpredictable_RESWPMASK,  Unpredictable_WPMASKEDBITS,  Unpredictable_RESBPWPCTRL,  Unpredictable_BPNOTIMPL,  Unpredictable_RESBPTYPE,  Unpredictable_BPNOTCTXCMP,  Unpredictable_BPMATCHHALF,  Unpredictable_BPMISMATCHHALF,  Unpredictable_RESTARTALIGNPC,  Unpredictable_RESTARTZEROUPPERPC,  Unpredictable_ZEROUPPER,   Unpredictable_ERETZEROUPPERPC,   Unpredictable_A32FORCEALIGNPC,  Unpredictable_SMD,  Unpredictable_NONFAULT,  Unpredictable_SVEZEROUPPER,  Unpredictable_SVELDNFDATA,  Unpredictable_SVELDNFZERO,  Unpredictable_CHECKSPNONEACTIVE,  Unpredictable_SMEZEROUPPER,  Unpredictable_NVNV1,  Unpredictable_Shareability,  Unpredictable_AFUPDATE,  Unpredictable_DBUPDATE,  Unpredictable_IESBinDebug,  Unpredictable_BADPMSFCR,  Unpredictable_ZEROBTYPE,  Unpredictable_EL2TIMESTAMP, Unpredictable_EL1TIMESTAMP,  Unpredictable_RESERVEDNSxB,  Unpredictable_WFxTDEBUG,  Unpredictable_LS64UNSUPPORTED,   Unpredictable_MISALIGNEDATOMIC,  Unpredictable_CLEARERRITEZERO,   Unpredictable_ALUEXCEPTIONRETURN,  Unpredictable_IGNORETRAPINDEBUG,  Unpredictable_DBGxVR_RESS,  Unpredictable_PMUEVENTCOUNTER,  Unpredictable_PMSCR_PCT,   Unpredictable_CounterReservedForEL2,  Unpredictable_BRBFILTRATE,   Unpredictable_MOPSOVERLAP31,  Unpredictable_STOREONLYTAGCHECKEDCAS,  Unpredictable_RESTC }" class="document-topic">Unpredictable_CHECKSPNONEACTIVE</a>) then
        <a title="function: CheckSPAlignment()" class="document-topic">CheckSPAlignment</a>();
else
    if n == 31 then <a title="function: CheckSPAlignment()" class="document-topic">CheckSPAlignment</a>();
    base = if n == 31 then <a title="accessor: bits(64) SP[]" class="document-topic">SP</a>[] else <a title="accessor: bits(width) X[integer n, integer width]" class="document-topic">X</a>[n, 64];
    offset = <a title="accessor: bits(width) X[integer n, integer width]" class="document-topic">X</a>[m, 64];

for e = 0 to elements-1
    if <a title="function: boolean ActivePredicateElement(bits(N) pred, integer e, integer esize)" class="document-topic">ActivePredicateElement</a>(mask, e, esize) then
        bits(64) addr = base + (<a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(offset) + e) * mbytes;
        data = <a title="accessor: bits(size*8) Mem[bits(64) address, integer size, AccessDescriptor accdesc]" class="document-topic">Mem</a>[addr, mbytes, accdesc];
        <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e, esize] = <a title="function: bits(N) Extend(bits(M) x, integer N, boolean unsigned)" class="document-topic">Extend</a>(data, esize, unsigned);
    else
        <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e, esize] = <a title="function: bits(N) Zeros(integer N)" class="document-topic">Zeros</a>(esize);

<a title="accessor: Z[integer n, integer width] = bits(width) value" class="document-topic">Z</a>[t, VL] = result;</pre> 
  </div>  
 </body>
</html>