Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3646863906cb482fa747727649519ab5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_transmitter_behav xil_defaultlib.UART_transmitter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.reg_1bit [reg_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.rdc_load_Nbits [\rdc_load_Nbits(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.Adder [adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_8bits [adder_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.compt_sync [compt_sync_default]
Compiling architecture behavioral of entity xil_defaultlib.cmp_16bits [cmp_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_transmitter
Built simulation snapshot UART_transmitter_behav
