<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4147" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4147{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4147{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4147{left:678px;bottom:1141px;letter-spacing:-0.15px;}
#t4_4147{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t5_4147{left:70px;bottom:1071px;letter-spacing:-0.25px;word-spacing:-0.35px;}
#t6_4147{left:70px;bottom:896px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t7_4147{left:70px;bottom:879px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_4147{left:70px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t9_4147{left:70px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_4147{left:70px;bottom:821px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tb_4147{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tc_4147{left:70px;bottom:736px;letter-spacing:0.17px;}
#td_4147{left:151px;bottom:736px;letter-spacing:0.2px;word-spacing:0.01px;}
#te_4147{left:70px;bottom:711px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tf_4147{left:70px;bottom:694px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tg_4147{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#th_4147{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_4147{left:70px;bottom:644px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_4147{left:70px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_4147{left:70px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#tl_4147{left:70px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tm_4147{left:70px;bottom:569px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tn_4147{left:70px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_4147{left:70px;bottom:535px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tp_4147{left:70px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tq_4147{left:70px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_4147{left:70px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_4147{left:70px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tt_4147{left:70px;bottom:304px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_4147{left:330px;bottom:940px;letter-spacing:0.12px;word-spacing:0.02px;}
#tv_4147{left:422px;bottom:940px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tw_4147{left:320px;bottom:415px;letter-spacing:0.12px;word-spacing:0.02px;}
#tx_4147{left:412px;bottom:415px;letter-spacing:0.13px;word-spacing:-0.08px;}
#ty_4147{left:618px;bottom:1020px;}
#tz_4147{left:211px;bottom:1020px;letter-spacing:0.11px;}
#t10_4147{left:388px;bottom:994px;letter-spacing:0.12px;word-spacing:0.03px;}
#t11_4147{left:631px;bottom:1002px;letter-spacing:0.08px;word-spacing:0.02px;}
#t12_4147{left:631px;bottom:988px;letter-spacing:0.15px;}
#t13_4147{left:522px;bottom:489px;}
#t14_4147{left:312px;bottom:489px;letter-spacing:0.11px;}
#t15_4147{left:346px;bottom:467px;letter-spacing:0.09px;}
#t16_4147{left:536px;bottom:472px;letter-spacing:0.08px;word-spacing:0.03px;}
#t17_4147{left:536px;bottom:458px;letter-spacing:0.13px;}

.s1_4147{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4147{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4147{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4147{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4147{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4147{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4147" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4147Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4147" style="-webkit-user-select: none;"><object width="935" height="1210" data="4147/4147.svg" type="image/svg+xml" id="pdf4147" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4147" class="t s1_4147">Vol. 3C </span><span id="t2_4147" class="t s1_4147">32-15 </span>
<span id="t3_4147" class="t s2_4147">SYSTEM MANAGEMENT MODE </span>
<span id="t4_4147" class="t s3_4147">+ FE00H to SMBASE + FFFFH). (The processor resets the value in its internal SMBASE register to 30000H on a </span>
<span id="t5_4147" class="t s3_4147">RESET, but does not change it on an INIT.) </span>
<span id="t6_4147" class="t s3_4147">In multiple-processor systems, initialization software must adjust the SMBASE value for each processor so that the </span>
<span id="t7_4147" class="t s3_4147">SMRAM state save areas for each processor do not overlap. (For Pentium and Intel486 processors, the SMBASE </span>
<span id="t8_4147" class="t s3_4147">values must be aligned on a 32-KByte boundary or the processor will enter shutdown state during the execution of </span>
<span id="t9_4147" class="t s3_4147">a RSM instruction.) </span>
<span id="ta_4147" class="t s3_4147">If the SMBASE relocation flag in the SMM revision identifier field is set, it indicates the ability to relocate the </span>
<span id="tb_4147" class="t s3_4147">SMBASE (see Section 32.9). </span>
<span id="tc_4147" class="t s4_4147">32.12 </span><span id="td_4147" class="t s4_4147">I/O INSTRUCTION RESTART </span>
<span id="te_4147" class="t s3_4147">If the I/O instruction restart flag in the SMM revision identifier field is set (see Section 32.9), the I/O instruction </span>
<span id="tf_4147" class="t s3_4147">restart mechanism is present on the processor. This mechanism allows an interrupted I/O instruction to be re- </span>
<span id="tg_4147" class="t s3_4147">executed upon returning from SMM mode. For example, if an I/O instruction is used to access a powered-down I/O </span>
<span id="th_4147" class="t s3_4147">device, a chipset supporting this device can intercept the access and respond by asserting SMI#. This action </span>
<span id="ti_4147" class="t s3_4147">invokes the SMI handler to power-up the device. Upon returning from the SMI handler, the I/O instruction restart </span>
<span id="tj_4147" class="t s3_4147">mechanism can be used to re-execute the I/O instruction that caused the SMI. </span>
<span id="tk_4147" class="t s3_4147">The I/O instruction restart field (at offset 7F00H in the SMM state-save area, see Figure 32-5) controls I/O instruc- </span>
<span id="tl_4147" class="t s3_4147">tion restart. When an RSM instruction is executed, if this field contains the value FFH, then the EIP register is modi- </span>
<span id="tm_4147" class="t s3_4147">fied to point to the I/O instruction that received the SMI request. The processor will then automatically re-execute </span>
<span id="tn_4147" class="t s3_4147">the I/O instruction that the SMI trapped. (The processor saves the necessary machine state to ensure that re- </span>
<span id="to_4147" class="t s3_4147">execution of the instruction is handled coherently.) </span>
<span id="tp_4147" class="t s3_4147">If the I/O instruction restart field contains the value 00H when the RSM instruction is executed, then the processor </span>
<span id="tq_4147" class="t s3_4147">begins program execution with the instruction following the I/O instruction. (When a repeat prefix is being used, </span>
<span id="tr_4147" class="t s3_4147">the next instruction may be the next I/O instruction in the repeat loop.) Not re-executing the interrupted I/O </span>
<span id="ts_4147" class="t s3_4147">instruction is the default behavior; the processor automatically initializes the I/O instruction restart field to 00H </span>
<span id="tt_4147" class="t s3_4147">upon entering SMM. Table 32-8 summarizes the states of the I/O instruction restart field. </span>
<span id="tu_4147" class="t s5_4147">Figure 32-4. </span><span id="tv_4147" class="t s5_4147">SMBASE Relocation Field </span>
<span id="tw_4147" class="t s5_4147">Figure 32-5. </span><span id="tx_4147" class="t s5_4147">I/O Instruction Restart Field </span>
<span id="ty_4147" class="t s6_4147">0 </span><span id="tz_4147" class="t s6_4147">31 </span>
<span id="t10_4147" class="t s6_4147">SMM Base </span>
<span id="t11_4147" class="t s6_4147">Register Offset </span>
<span id="t12_4147" class="t s6_4147">7EF8H </span>
<span id="t13_4147" class="t s6_4147">0 </span><span id="t14_4147" class="t s6_4147">15 </span>
<span id="t15_4147" class="t s6_4147">I/O Instruction Restart Field </span>
<span id="t16_4147" class="t s6_4147">Register Offset </span>
<span id="t17_4147" class="t s6_4147">7F00H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
