// src/kernels/cuda/kv_q8.cu - see include/strata/kernels/kv_q8.hpp.
#include "strata/kernels/kv_q8.hpp"
#include "strata/kernels/f16_bits.hpp"

#include <cuda_runtime.h>

#include <cstdint>
#include <cstdio>
#include <cstdlib>

namespace strata::kernels {
namespace {

void check(const char* what) {
    const cudaError_t e = cudaGetLastError();
    if (e != cudaSuccess) {
        std::fprintf(stderr, "kv_q8: %s: %s\n", what, cudaGetErrorString(e));
        std::exit(1);
    }
}

void validate(const QsaShapes& s, const char* what) {
    if (s.head_dim % KV_Q8_GROUP != 0 || s.n_head_kv <= 0 || s.page_size <= 0) {
        std::fprintf(stderr, "kv_q8: %s: head_dim %lld must be a multiple of %d\n", what, (long long) s.head_dim,
                     KV_Q8_GROUP);
        std::exit(1);
    }
}

// The per-cell append, shared by the single-step and batch kernels so the quantization arithmetic cannot
// drift: quantize against the stored scale, then write the VRAM page (if resident) and the host copy (if any).
__device__ __forceinline__ void kv_append_q8_cell(int8_t* k_q, int8_t* v_q, uint16_t* k_scale, uint16_t* v_scale,
                                                  const int32_t* table, long long pos, const float* kc,
                                                  const float* vc, int kv_heads, int head_dim, int page_size, int h,
                                                  int g, int lane, bool is_v, KvHostPools host) {
    const int groups = head_dim / KV_Q8_GROUP;
    const float x = (is_v ? vc : kc)[h * head_dim + g * KV_Q8_GROUP + lane];
    // max |x| over the 64 values: two warps, then combine through shared memory in a fixed order
    float a = fabsf(x);
    for (int o = 16; o > 0; o >>= 1) a = fmaxf(a, __shfl_xor_sync(0xffffffffu, a, o));
    __shared__ float warp_max[2];
    if ((lane & 31) == 0) warp_max[lane >> 5] = a;
    __syncthreads();
    const float amax = fmaxf(warp_max[0], warp_max[1]);
    const uint16_t sbits = f16_from_f32(amax / 127.0f);
    const float sf = f32_from_f16(sbits);                          // quantize against the STORED scale
    int q = 0;
    if (sf > 0.0f) {
        q = __float2int_rn(x / sf);
        q = q < -127 ? -127 : (q > 127 ? 127 : q);
    }
    // KV streaming: the host copy (identity layout) always, the VRAM page only if the block is resident
    const long long page = (long long) table[pos / page_size];
    if (page >= 0) {
        const long long row = (page * kv_heads + h) * page_size + (pos % page_size);
        (is_v ? v_q : k_q)[row * head_dim + g * KV_Q8_GROUP + lane] = (int8_t) q;
        if (lane == 0) (is_v ? v_scale : k_scale)[row * groups + g] = sbits;
    }
    if (host.k_q != nullptr) {
        const long long row = ((pos / page_size) * kv_heads + h) * page_size + (pos % page_size);
        (is_v ? host.v_q : host.k_q)[row * head_dim + g * KV_Q8_GROUP + lane] = (int8_t) q;
        if (lane == 0) (is_v ? host.v_scale : host.k_scale)[row * groups + g] = sbits;
    }
}

// One block = one 64-value group of one KV head of K (blockIdx.z = 0) or V (1); 64 threads, one value each.
// MULTI (S26 STRATA_LFUSE): blockIdx.z = 2 * token + (K / V); token j reads step + j * step_stride and its rows at
// kcur / vcur + j * cur_stride - every token's code is the single launch's
template <bool MULTI = false>
__global__ void kv_append_q8_kernel(int8_t* __restrict__ k_q, int8_t* __restrict__ v_q,
                                    uint16_t* __restrict__ k_scale, uint16_t* __restrict__ v_scale,
                                    const int32_t* __restrict__ table, const int32_t* __restrict__ step,
                                    const float* __restrict__ kcur, const float* __restrict__ vcur, int kv_heads,
                                    int head_dim, int page_size, KvHostPools host, int step_stride = 0,
                                    int cur_stride = 0) {
    if constexpr (MULTI) {
        const int j = blockIdx.z >> 1;
        step += (size_t) j * step_stride; kcur += (size_t) j * cur_stride; vcur += (size_t) j * cur_stride;
    }
    kv_append_q8_cell(k_q, v_q, k_scale, v_scale, table, (long long) __ldg(step + kStepPos), kcur, vcur, kv_heads,
                      head_dim, page_size, blockIdx.x, blockIdx.y, threadIdx.x,
                      MULTI ? (blockIdx.z & 1) == 1 : blockIdx.z == 1, host);
}

// The verify window's batch: grid.x = the token within the window, grid.z = (is_v, group).  Every cell's
// position comes from its own step record (kStepPos) and the K/V rows are the token's contiguous run, so the
// launch is capturable.  The cells' writes are pairwise disjoint - bitwise identical to n_steps
// kv_append_q8_step calls with those records.
__global__ void kv_append_q8_batch_kernel(int8_t* __restrict__ k_q, int8_t* __restrict__ v_q,
                                          uint16_t* __restrict__ k_scale, uint16_t* __restrict__ v_scale,
                                          const int32_t* __restrict__ table,
                                          const int32_t* __restrict__ steps,
                                          const float* __restrict__ kcur, const float* __restrict__ vcur,
                                          int kv_heads, int head_dim, int page_size, int n_steps,
                                          KvHostPools host) {
    const int t = blockIdx.x;
    if (t >= n_steps) return;
    const int32_t* step = steps + (size_t) t * kStepCount;
    kv_append_q8_cell(k_q, v_q, k_scale, v_scale, table, (long long) __ldg(step + kStepPos),
                      kcur + (size_t) t * kv_heads * head_dim, vcur + (size_t) t * kv_heads * head_dim,
                      kv_heads, head_dim, page_size, blockIdx.y, blockIdx.z >> 1, threadIdx.x,
                      (blockIdx.z & 1) != 0, host);
}

// One thread = 8 consecutive values of one cell and head: an 8-byte `uint2` load of codes and a 16-byte `uint4`
// store of the dequantized fp16.  The 8 values share one 64-value group, so one scale is loaded per thread and
// the arithmetic stays `(float) code * scale -> f16_from_f32`, i.e. bitwise the same as the 4-wide version
// (whose char4 loads became these uint2 loads).  `load8_q8` in qsa_decode_attn.cu reads 8 int8 the same way;
// this is the gather's other half.
__device__ __forceinline__ uint32_t q8_pair_to_f16x2(const int8_t* c, float s) {
    return (uint32_t) f16_from_f32((float) c[0] * s) | ((uint32_t) f16_from_f32((float) c[1] * s) << 16);
}

__global__ void kv_gather_q8_kernel8(const int8_t* __restrict__ k_q, const int8_t* __restrict__ v_q,
                                     const uint16_t* __restrict__ k_scale, const uint16_t* __restrict__ v_scale,
                                     const int32_t* __restrict__ table, const int32_t* __restrict__ ids,
                                     const int32_t* __restrict__ step, int kv_heads, int head_dim, int page_size,
                                     uint16_t* __restrict__ k_scratch, uint16_t* __restrict__ v_scratch) {
    const long long n_ids = (long long) __ldg(step + kStepWidth);
    const int per = head_dim / 8;
    const long long total = n_ids * kv_heads * per;
    const long long i = blockIdx.x * (long long) blockDim.x + threadIdx.x;
    if (i >= total) return;
    const long long id = i / (kv_heads * (long long) per);
    const int rem = (int) (i % (kv_heads * (long long) per));
    const int h = rem / per, q8 = rem - h * per;
    const int cell = ids[id];
    const long long page = (long long) table[cell / page_size];
    const long long row = (page * kv_heads + h) * page_size + (cell % page_size);
    const int d = q8 * 8;                    // 8 divides KV_Q8_GROUP, so all 8 values share the group's scale
    const int groups = head_dim / KV_Q8_GROUP;
    const float ks = f32_from_f16(k_scale[row * groups + d / KV_Q8_GROUP]);
    const float vs = f32_from_f16(v_scale[row * groups + d / KV_Q8_GROUP]);
    const uint2 kraw = *reinterpret_cast<const uint2*>(k_q + row * head_dim + d);   // one 8-byte load
    const uint2 vraw = *reinterpret_cast<const uint2*>(v_q + row * head_dim + d);
    const int8_t* kc = reinterpret_cast<const int8_t*>(&kraw);
    const int8_t* vc = reinterpret_cast<const int8_t*>(&vraw);
    uint4 ko, vo;
    ko.x = q8_pair_to_f16x2(kc + 0, ks); ko.y = q8_pair_to_f16x2(kc + 2, ks);
    ko.z = q8_pair_to_f16x2(kc + 4, ks); ko.w = q8_pair_to_f16x2(kc + 6, ks);
    vo.x = q8_pair_to_f16x2(vc + 0, vs); vo.y = q8_pair_to_f16x2(vc + 2, vs);
    vo.z = q8_pair_to_f16x2(vc + 4, vs); vo.w = q8_pair_to_f16x2(vc + 6, vs);
    const long long dst = (id * kv_heads + h) * (long long) per + q8;
    reinterpret_cast<uint4*>(k_scratch)[dst] = ko;
    reinterpret_cast<uint4*>(v_scratch)[dst] = vo;
}

// Use the original 4-value path if the 8-value alignment requirements are not met.
// This path still requires 4-byte alignment for codes and 8-byte alignment for scratch.
__global__ void kv_gather_q8_kernel4(const int8_t* __restrict__ k_q, const int8_t* __restrict__ v_q,
                                     const uint16_t* __restrict__ k_scale, const uint16_t* __restrict__ v_scale,
                                     const int32_t* __restrict__ table, const int32_t* __restrict__ ids,
                                     const int32_t* __restrict__ step, int kv_heads, int head_dim, int page_size,
                                     uint16_t* __restrict__ k_scratch, uint16_t* __restrict__ v_scratch) {
    const long long n_ids = (long long) __ldg(step + kStepWidth);
    const int per = head_dim / 4;
    const long long total = n_ids * kv_heads * per;
    const long long i = blockIdx.x * (long long) blockDim.x + threadIdx.x;
    if (i >= total) return;
    const long long id = i / (kv_heads * (long long) per);
    const int rem = (int) (i % (kv_heads * (long long) per));
    const int h = rem / per, q4 = rem - h * per;
    const int cell = ids[id];
    const long long page = (long long) table[cell / page_size];
    const long long row = (page * kv_heads + h) * page_size + (cell % page_size);
    const int d = q4 * 4;
    const int groups = head_dim / KV_Q8_GROUP;
    const float ks = f32_from_f16(k_scale[row * groups + d / KV_Q8_GROUP]);
    const float vs = f32_from_f16(v_scale[row * groups + d / KV_Q8_GROUP]);
    const char4 kc = reinterpret_cast<const char4*>(k_q + row * head_dim)[q4];
    const char4 vc = reinterpret_cast<const char4*>(v_q + row * head_dim)[q4];
    ushort4 ko, vo;
    ko.x = f16_from_f32((float) kc.x * ks); ko.y = f16_from_f32((float) kc.y * ks);
    ko.z = f16_from_f32((float) kc.z * ks); ko.w = f16_from_f32((float) kc.w * ks);
    vo.x = f16_from_f32((float) vc.x * vs); vo.y = f16_from_f32((float) vc.y * vs);
    vo.z = f16_from_f32((float) vc.z * vs); vo.w = f16_from_f32((float) vc.w * vs);
    const long long dst = (id * kv_heads + h) * (long long) per + q4;
    reinterpret_cast<ushort4*>(k_scratch)[dst] = ko;
    reinterpret_cast<ushort4*>(v_scratch)[dst] = vo;
}

}  // namespace

void kv_append_q8_step(int8_t* k_q, int8_t* v_q, uint16_t* k_scale, uint16_t* v_scale, const int32_t* page_table,
                       const int32_t* step, const float* kcur, const float* vcur, const QsaShapes& s, void* stream,
                       const KvHostPools* host) {
    validate(s, "kv_append_q8");
    const dim3 grid((unsigned) s.n_head_kv, (unsigned) (s.head_dim / KV_Q8_GROUP), 2);
    kv_append_q8_kernel<<<grid, KV_Q8_GROUP, 0, (cudaStream_t) stream>>>(
        k_q, v_q, k_scale, v_scale, page_table, step, kcur, vcur, (int) s.n_head_kv, (int) s.head_dim,
        (int) s.page_size, host ? *host : KvHostPools{});
    check("kv_append_q8 launch");
}

void kv_append_q8_batch(int8_t* k_q, int8_t* v_q, uint16_t* k_scale, uint16_t* v_scale,
                        const int32_t* page_table, const int32_t* steps, const float* kcur, const float* vcur,
                        int64_t n_steps, const QsaShapes& s, void* stream, const KvHostPools* host) {
    validate(s, "kv_append_q8_batch");
    if (n_steps < 1) return;
    const dim3 grid((unsigned) n_steps, (unsigned) s.n_head_kv, (unsigned) (2 * s.head_dim / KV_Q8_GROUP));
    kv_append_q8_batch_kernel<<<grid, KV_Q8_GROUP, 0, (cudaStream_t) stream>>>(
        k_q, v_q, k_scale, v_scale, page_table, steps, kcur, vcur, (int) s.n_head_kv, (int) s.head_dim,
        (int) s.page_size, (int) n_steps, host ? *host : KvHostPools{});
    check("kv_append_q8 batch launch");
}

void kv_append_q8_steps(int8_t* k_q, int8_t* v_q, uint16_t* k_scale, uint16_t* v_scale, const int32_t* page_table,
                        const int32_t* step, int step_stride, const float* kcur, const float* vcur, int cur_stride,
                        int n_tok, const QsaShapes& s, void* stream, const KvHostPools* host) {
    validate(s, "kv_append_q8 (steps)");
    if (n_tok < 1) return;
    const dim3 grid((unsigned) s.n_head_kv, (unsigned) (s.head_dim / KV_Q8_GROUP), (unsigned) (2 * n_tok));
    kv_append_q8_kernel<true><<<grid, KV_Q8_GROUP, 0, (cudaStream_t) stream>>>(
        k_q, v_q, k_scale, v_scale, page_table, step, kcur, vcur, (int) s.n_head_kv, (int) s.head_dim,
        (int) s.page_size, host ? *host : KvHostPools{}, step_stride, cur_stride);
    check("kv_append_q8 (steps) launch");
}

void kv_gather_q8_step(const int8_t* k_q, const int8_t* v_q, const uint16_t* k_scale, const uint16_t* v_scale,
                       const int32_t* page_table, const int32_t* ids, const int32_t* step, int64_t max_ids,
                       const QsaShapes& s, uint16_t* k_scratch, uint16_t* v_scratch, void* stream) {
    validate(s, "kv_gather_q8");
    if (max_ids <= 0) return;
    // The 8-wide kernel is the default.  It needs `head_dim % 8 == 0` (validate already pins head_dim to a
    // multiple of the 64-value group) and 8-byte-aligned codes with 16-byte-aligned scratch; a pool that cannot
    // promise that (a hand-packed arena) takes the 4-wide fallback instead of an out-of-bounds vector access.
    const bool vec8 = s.head_dim % 8 == 0 && ((uintptr_t) k_q & 7) == 0 && ((uintptr_t) v_q & 7) == 0 &&
                      ((uintptr_t) k_scratch & 15) == 0 && ((uintptr_t) v_scratch & 15) == 0;
    const long long total = max_ids * s.n_head_kv * (s.head_dim / (vec8 ? 8 : 4));
    const unsigned blocks = (unsigned) ((total + 255) / 256);
    if (vec8)
        kv_gather_q8_kernel8<<<blocks, 256, 0, (cudaStream_t) stream>>>(
            k_q, v_q, k_scale, v_scale, page_table, ids, step, (int) s.n_head_kv, (int) s.head_dim, (int) s.page_size,
            k_scratch, v_scratch);
    else
        kv_gather_q8_kernel4<<<blocks, 256, 0, (cudaStream_t) stream>>>(
            k_q, v_q, k_scale, v_scale, page_table, ids, step, (int) s.n_head_kv, (int) s.head_dim, (int) s.page_size,
            k_scratch, v_scratch);
    check("kv_gather_q8 launch");
}

}  // namespace strata::kernels
