Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  8 21:13:39 2022
| Host         : Zeus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: my_mod/MY_DIV/count_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: my_univ_sseg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.421        0.000                      0                   40        0.252        0.000                      0                   40        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.421        0.000                      0                   40        0.252        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.421ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  my_mod/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    my_mod/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  my_mod/MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    my_mod/MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.715 r  my_mod/MY_DIV/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.715    my_mod/MY_DIV/count_reg[24]_i_1_n_6
    SLICE_X56Y13         FDRE                                         r  my_mod/MY_DIV/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.448    14.789    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  my_mod/MY_DIV/count_reg[25]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y13         FDRE (Setup_fdre_C_D)        0.109    15.136    my_mod/MY_DIV/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  7.421    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  my_mod/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    my_mod/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.392 r  my_mod/MY_DIV/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.392    my_mod/MY_DIV/count_reg[20]_i_1_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.611 r  my_mod/MY_DIV/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.611    my_mod/MY_DIV/count_reg[24]_i_1_n_7
    SLICE_X56Y13         FDRE                                         r  my_mod/MY_DIV/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.448    14.789    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y13         FDRE                                         r  my_mod/MY_DIV/count_reg[24]/C
                         clock pessimism              0.273    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X56Y13         FDRE (Setup_fdre_C_D)        0.109    15.136    my_mod/MY_DIV/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  my_mod/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    my_mod/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.598 r  my_mod/MY_DIV/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.598    my_mod/MY_DIV/count_reg[20]_i_1_n_6
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.449    14.790    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[21]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)        0.109    15.137    my_mod/MY_DIV/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  my_mod/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    my_mod/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.590 r  my_mod/MY_DIV/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.590    my_mod/MY_DIV/count_reg[20]_i_1_n_4
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.449    14.790    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[23]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)        0.109    15.137    my_mod/MY_DIV/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  my_mod/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    my_mod/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.514 r  my_mod/MY_DIV/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.514    my_mod/MY_DIV/count_reg[20]_i_1_n_5
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.449    14.790    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[22]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)        0.109    15.137    my_mod/MY_DIV/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.643ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.275 r  my_mod/MY_DIV/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.275    my_mod/MY_DIV/count_reg[16]_i_1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.494 r  my_mod/MY_DIV/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.494    my_mod/MY_DIV/count_reg[20]_i_1_n_7
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.449    14.790    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y12         FDRE                                         r  my_mod/MY_DIV/count_reg[20]/C
                         clock pessimism              0.273    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X56Y12         FDRE (Setup_fdre_C_D)        0.109    15.137    my_mod/MY_DIV/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.643    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.481 r  my_mod/MY_DIV/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.481    my_mod/MY_DIV/count_reg[16]_i_1_n_6
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.450    14.791    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[17]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.109    15.138    my_mod/MY_DIV/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.841ns (77.299%)  route 0.541ns (22.701%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.473 r  my_mod/MY_DIV/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.473    my_mod/MY_DIV/count_reg[16]_i_1_n_4
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.450    14.791    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[19]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.109    15.138    my_mod/MY_DIV/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.765ns (76.551%)  route 0.541ns (23.449%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.397 r  my_mod/MY_DIV/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.397    my_mod/MY_DIV/count_reg[16]_i_1_n_5
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.450    14.791    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[18]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.109    15.138    my_mod/MY_DIV/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.761ns  (required time - arrival time)
  Source:                 my_mod/MY_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.745ns (76.346%)  route 0.541ns (23.654%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.570     5.091    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y7          FDRE                                         r  my_mod/MY_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  my_mod/MY_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.150    my_mod/MY_DIV/count_reg_n_0_[1]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.807 r  my_mod/MY_DIV/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.807    my_mod/MY_DIV/count_reg[0]_i_1_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.924 r  my_mod/MY_DIV/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.924    my_mod/MY_DIV/count_reg[4]_i_1_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.041 r  my_mod/MY_DIV/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.041    my_mod/MY_DIV/count_reg[8]_i_1_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.158 r  my_mod/MY_DIV/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.158    my_mod/MY_DIV/count_reg[12]_i_1_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.377 r  my_mod/MY_DIV/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.377    my_mod/MY_DIV/count_reg[16]_i_1_n_7
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.450    14.791    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[16]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)        0.109    15.138    my_mod/MY_DIV/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.471    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  my_univ_sseg/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.720    my_univ_sseg/CLK_DIV/count_reg_n_0_[3]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  my_univ_sseg/CLK_DIV/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.828    my_univ_sseg/CLK_DIV/count_reg[0]_i_1__0_n_4
    SLICE_X63Y18         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.984    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    my_univ_sseg/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  my_univ_sseg/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.719    my_univ_sseg/CLK_DIV/count_reg_n_0_[7]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.827 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.827    my_univ_sseg/CLK_DIV/count_reg[4]_i_1__0_n_4
    SLICE_X63Y19         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    my_univ_sseg/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.469    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  my_univ_sseg/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.718    my_univ_sseg/CLK_DIV/count_reg_n_0_[11]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.826 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.826    my_univ_sseg/CLK_DIV/count_reg[8]_i_1__0_n_4
    SLICE_X63Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.982    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    my_univ_sseg/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_mod/MY_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  my_mod/MY_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  my_mod/MY_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.729    my_mod/MY_DIV/count_reg_n_0_[10]
    SLICE_X56Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  my_mod/MY_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    my_mod/MY_DIV/count_reg[8]_i_1_n_5
    SLICE_X56Y9          FDRE                                         r  my_mod/MY_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y9          FDRE                                         r  my_mod/MY_DIV/count_reg[10]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y9          FDRE (Hold_fdre_C_D)         0.134     1.584    my_mod/MY_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_mod/MY_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.567     1.450    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  my_mod/MY_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  my_mod/MY_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.729    my_mod/MY_DIV/count_reg_n_0_[6]
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  my_mod/MY_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    my_mod/MY_DIV/count_reg[4]_i_1_n_5
    SLICE_X56Y8          FDRE                                         r  my_mod/MY_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.836     1.963    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y8          FDRE                                         r  my_mod/MY_DIV/count_reg[6]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.134     1.584    my_mod/MY_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_mod/MY_DIV/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  my_mod/MY_DIV/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  my_mod/MY_DIV/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.728    my_mod/MY_DIV/count_reg_n_0_[14]
    SLICE_X56Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  my_mod/MY_DIV/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    my_mod/MY_DIV/count_reg[12]_i_1_n_5
    SLICE_X56Y10         FDRE                                         r  my_mod/MY_DIV/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.962    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y10         FDRE                                         r  my_mod/MY_DIV/count_reg[14]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.134     1.583    my_mod/MY_DIV/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 my_mod/MY_DIV/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_mod/MY_DIV/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.566     1.449    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  my_mod/MY_DIV/count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.728    my_mod/MY_DIV/count_reg_n_0_[18]
    SLICE_X56Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  my_mod/MY_DIV/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    my_mod/MY_DIV/count_reg[16]_i_1_n_5
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.835     1.962    my_mod/MY_DIV/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  my_mod/MY_DIV/count_reg[18]/C
                         clock pessimism             -0.513     1.449    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.134     1.583    my_mod/MY_DIV/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  my_univ_sseg/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.714    my_univ_sseg/CLK_DIV/count_reg_n_0_[12]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  my_univ_sseg/CLK_DIV/count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.829    my_univ_sseg/CLK_DIV/count_reg[12]_i_1__0_n_7
    SLICE_X63Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.981    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    my_univ_sseg/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.587     1.470    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  my_univ_sseg/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.716    my_univ_sseg/CLK_DIV/count_reg_n_0_[4]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  my_univ_sseg/CLK_DIV/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.831    my_univ_sseg/CLK_DIV/count_reg[4]_i_1__0_n_7
    SLICE_X63Y19         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    my_univ_sseg/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 my_univ_sseg/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_univ_sseg/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.469    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  my_univ_sseg/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.715    my_univ_sseg/CLK_DIV/count_reg_n_0_[8]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.830 r  my_univ_sseg/CLK_DIV/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.830    my_univ_sseg/CLK_DIV/count_reg[8]_i_1__0_n_7
    SLICE_X63Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.855     1.982    my_univ_sseg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  my_univ_sseg/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    my_univ_sseg/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y7    my_mod/MY_DIV/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    my_mod/MY_DIV/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    my_mod/MY_DIV/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   my_mod/MY_DIV/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   my_mod/MY_DIV/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   my_mod/MY_DIV/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y10   my_mod/MY_DIV/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   my_mod/MY_DIV/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   my_mod/MY_DIV/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   my_mod/MY_DIV/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   my_mod/MY_DIV/count_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   my_mod/MY_DIV/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   my_mod/MY_DIV/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y13   my_mod/MY_DIV/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   my_univ_sseg/CLK_DIV/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   my_univ_sseg/CLK_DIV/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   my_univ_sseg/CLK_DIV/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   my_univ_sseg/CLK_DIV/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y18   my_univ_sseg/CLK_DIV/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    my_mod/MY_DIV/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    my_mod/MY_DIV/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   my_mod/MY_DIV/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   my_mod/MY_DIV/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   my_mod/MY_DIV/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y10   my_mod/MY_DIV/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   my_mod/MY_DIV/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   my_mod/MY_DIV/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   my_mod/MY_DIV/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   my_mod/MY_DIV/count_reg[23]/C



