// Seed: 1802755468
module module_0 (
    input supply1 id_0,
    output tri1 id_1
);
  wire id_3, id_4;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input wand id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    output tri id_7,
    input wire id_8,
    input uwire id_9,
    output wor id_10,
    logic id_12
);
  always @(posedge (id_0)) id_12 = -1;
  module_0 modCall_1 (
      id_5,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
