

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 08:03:18 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.282 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 25.000 ns | 25.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     75|        -|        -|    -|
|Expression           |        -|     43|        0|     3908|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     4395|      256|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|    118|     4395|     4200|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      5|    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------+-----------------------------------------+----------------+
    |                   Instance                  |                  Module                 |   Expression   |
    +---------------------------------------------+-----------------------------------------+----------------+
    |myproject_am_addmul_18s_16s_16s_34_1_1_U71   |myproject_am_addmul_18s_16s_16s_34_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_20s_17s_16s_37_1_1_U9    |myproject_am_addmul_20s_17s_16s_37_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_20s_17s_16s_37_1_1_U13   |myproject_am_addmul_20s_17s_16s_37_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_21s_17s_16s_36_1_1_U61   |myproject_am_addmul_21s_17s_16s_36_1_1   | (i0 + i1) * i2 |
    |myproject_am_addmul_24s_20s_16s_36_1_1_U43   |myproject_am_addmul_24s_20s_16s_36_1_1   | (i0 + i1) * i2 |
    |myproject_am_submul_19s_16s_16s_36_1_1_U25   |myproject_am_submul_19s_16s_16s_36_1_1   | (i0 - i1) * i2 |
    |myproject_am_submul_19s_16s_16s_36_1_1_U46   |myproject_am_submul_19s_16s_16s_36_1_1   | (i0 - i1) * i2 |
    |myproject_mac_muladd_20s_16s_32s_35_1_1_U16  |myproject_mac_muladd_20s_16s_32s_35_1_1  |  i0 + i1 * i2  |
    |myproject_mul_mul_10ns_16s_26_1_1_U34        |myproject_mul_mul_10ns_16s_26_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_16s_26_1_1_U37        |myproject_mul_mul_10ns_16s_26_1_1        |     i0 * i1    |
    |myproject_mul_mul_10ns_16s_26_1_1_U41        |myproject_mul_mul_10ns_16s_26_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_16s_26_1_1_U54        |myproject_mul_mul_11ns_16s_26_1_1        |     i0 * i1    |
    |myproject_mul_mul_11ns_16s_26_1_1_U73        |myproject_mul_mul_11ns_16s_26_1_1        |     i0 * i1    |
    |myproject_mul_mul_12ns_16s_26_1_1_U74        |myproject_mul_mul_12ns_16s_26_1_1        |     i0 * i1    |
    |myproject_mul_mul_20s_16s_36_1_1_U10         |myproject_mul_mul_20s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_22s_16s_36_1_1_U42         |myproject_mul_mul_22s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_22s_16s_38_1_1_U2          |myproject_mul_mul_22s_16s_38_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_36_1_1_U29         |myproject_mul_mul_23s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_36_1_1_U62         |myproject_mul_mul_23s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_36_1_1_U64         |myproject_mul_mul_23s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_36_1_1_U68         |myproject_mul_mul_23s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_36_1_1_U69         |myproject_mul_mul_23s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_39_1_1_U20         |myproject_mul_mul_23s_16s_39_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_39_1_1_U22         |myproject_mul_mul_23s_16s_39_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_39_1_1_U24         |myproject_mul_mul_23s_16s_39_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_39_1_1_U33         |myproject_mul_mul_23s_16s_39_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_39_1_1_U49         |myproject_mul_mul_23s_16s_39_1_1         |     i0 * i1    |
    |myproject_mul_mul_23s_16s_39_1_1_U50         |myproject_mul_mul_23s_16s_39_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_36_1_1_U28         |myproject_mul_mul_24s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_36_1_1_U52         |myproject_mul_mul_24s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_36_1_1_U58         |myproject_mul_mul_24s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_36_1_1_U59         |myproject_mul_mul_24s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_36_1_1_U63         |myproject_mul_mul_24s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_36_1_1_U65         |myproject_mul_mul_24s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_40_1_1_U18         |myproject_mul_mul_24s_16s_40_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_40_1_1_U21         |myproject_mul_mul_24s_16s_40_1_1         |     i0 * i1    |
    |myproject_mul_mul_24s_16s_40_1_1_U31         |myproject_mul_mul_24s_16s_40_1_1         |     i0 * i1    |
    |myproject_mul_mul_25s_16s_36_1_1_U36         |myproject_mul_mul_25s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_25s_16s_36_1_1_U55         |myproject_mul_mul_25s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_25s_16s_36_1_1_U57         |myproject_mul_mul_25s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_25s_16s_36_1_1_U72         |myproject_mul_mul_25s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_25s_16s_41_1_1_U17         |myproject_mul_mul_25s_16s_41_1_1         |     i0 * i1    |
    |myproject_mul_mul_26s_16s_36_1_1_U53         |myproject_mul_mul_26s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_26s_16s_36_1_1_U56         |myproject_mul_mul_26s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_26s_16s_36_1_1_U60         |myproject_mul_mul_26s_16s_36_1_1         |     i0 * i1    |
    |myproject_mul_mul_6ns_16s_21_1_1_U67         |myproject_mul_mul_6ns_16s_21_1_1         |     i0 * i1    |
    |myproject_mul_mul_6ns_16s_22_1_1_U1          |myproject_mul_mul_6ns_16s_22_1_1         |     i0 * i1    |
    |myproject_mul_mul_6ns_16s_22_1_1_U23         |myproject_mul_mul_6ns_16s_22_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_22_1_1_U75         |myproject_mul_mul_7ns_16s_22_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U5          |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U8          |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U12         |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U15         |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U26         |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U27         |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U47         |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7ns_16s_23_1_1_U48         |myproject_mul_mul_7ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_7s_16s_23_1_1_U7           |myproject_mul_mul_7s_16s_23_1_1          |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_23_1_1_U30         |myproject_mul_mul_8ns_16s_23_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U4          |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U6          |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U11         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U14         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U32         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U39         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U40         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U44         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_8ns_16s_24_1_1_U45         |myproject_mul_mul_8ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_24_1_1_U66         |myproject_mul_mul_9ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_24_1_1_U70         |myproject_mul_mul_9ns_16s_24_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_25_1_1_U3          |myproject_mul_mul_9ns_16s_25_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_25_1_1_U19         |myproject_mul_mul_9ns_16s_25_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_25_1_1_U35         |myproject_mul_mul_9ns_16s_25_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_25_1_1_U38         |myproject_mul_mul_9ns_16s_25_1_1         |     i0 * i1    |
    |myproject_mul_mul_9ns_16s_25_1_1_U51         |myproject_mul_mul_9ns_16s_25_1_1         |     i0 * i1    |
    +---------------------------------------------+-----------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_661_p2           |     *    |      2|  0|  28|          40|          16|
    |mul_ln1192_12_fu_676_p2           |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_13_fu_682_p2           |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_18_fu_712_p2           |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_19_fu_737_p2           |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_1_fu_607_p2            |     *    |      2|  0|  25|          37|          16|
    |mul_ln1192_25_fu_1183_p2          |     *    |      3|  0|  21|          50|          16|
    |mul_ln1192_26_fu_1192_p2          |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_27_fu_1212_p2          |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_2_fu_851_p2            |     *    |      2|  0|  28|          40|          16|
    |mul_ln1192_4_fu_881_p2            |     *    |      2|  0|  27|          39|          16|
    |mul_ln1192_7_fu_631_p2            |     *    |      3|  0|  28|          51|          16|
    |mul_ln1192_8_fu_640_p2            |     *    |      3|  0|  28|          51|          16|
    |mul_ln1192_9_fu_649_p2            |     *    |      2|  0|  29|          41|          16|
    |mul_ln1193_1_fu_558_p2            |     *    |      2|  0|  25|          37|          16|
    |mul_ln1193_3_fu_697_p2            |     *    |      2|  0|  28|          40|          16|
    |mul_ln1193_7_fu_1159_p2           |     *    |      2|  0|  24|          36|          16|
    |mul_ln1193_fu_552_p2              |     *    |      2|  0|  24|          36|          16|
    |r_V_19_fu_493_p2                  |     *    |      2|  0|  26|          38|          16|
    |r_V_52_fu_782_p2                  |     *    |      2|  0|  24|          36|          16|
    |add_ln1192_10_fu_975_p2           |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_11_fu_991_p2           |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_13_fu_1387_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_15_fu_728_p2           |     +    |      0|  0|  53|          46|          46|
    |add_ln1192_16_fu_1088_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_17_fu_1115_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_18_fu_1417_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_19_fu_1429_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_1_fu_856_p2            |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_20_fu_1446_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_21_fu_1501_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_23_fu_1613_p2          |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_24_fu_1639_p2          |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_25_fu_1656_p2          |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_26_fu_1704_p2          |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_2_fu_872_p2            |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_3_fu_1245_p2           |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_4_fu_1261_p2           |     +    |      0|  0|  56|          46|          46|
    |add_ln1192_7_fu_906_p2            |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_8_fu_936_p2            |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_9_fu_949_p2            |     +    |      0|  0|  56|          56|          56|
    |add_ln1192_fu_837_p2              |     +    |      0|  0|  56|          46|          46|
    |add_ln1193_1_fu_1060_p2           |     +    |      0|  0|  56|          46|          46|
    |add_ln1193_fu_808_p2              |     +    |      0|  0|  56|          46|          46|
    |r_V_61_fu_387_p2                  |     +    |      0|  0|  27|          20|          20|
    |r_V_64_fu_1466_p2                 |     +    |      0|  0|  32|          25|          25|
    |r_V_65_fu_1529_p2                 |     +    |      0|  0|  32|          25|          25|
    |ret_V_2_fu_1338_p2                |     +    |      0|  0|  56|          51|          56|
    |ret_V_3_fu_1393_p2                |     +    |      0|  0|  56|          40|          46|
    |ret_V_4_fu_1573_p2                |     +    |      0|  0|  56|          40|          46|
    |ret_V_5_fu_1757_p2                |     +    |      0|  0|  56|          50|          56|
    |ret_V_fu_1280_p2                  |     +    |      0|  0|  56|          41|          46|
    |r_V_15_fu_428_p2                  |     -    |      0|  0|  27|           1|          20|
    |r_V_62_fu_463_p2                  |     -    |      0|  0|  29|          22|          22|
    |r_V_63_fu_1319_p2                 |     -    |      0|  0|  33|          26|          26|
    |r_V_66_fu_1673_p2                 |     -    |      0|  0|  32|          25|          25|
    |r_V_67_fu_1734_p2                 |     -    |      0|  0|  29|          22|          22|
    |sub_ln1192_10_fu_1333_p2          |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_11_fu_1051_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_12_fu_1374_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_13_fu_1099_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_14_fu_1131_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_15_fu_1484_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_16_fu_1547_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_17_fu_1567_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_18_fu_1608_p2          |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_19_fu_1627_p2          |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_1_fu_828_p2            |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_20_fu_1691_p2          |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_21_fu_1717_p2          |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_22_fu_1751_p2          |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_2_fu_843_p2            |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_3_fu_1221_p2           |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_4_fu_1232_p2           |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_5_fu_1274_p2           |     -    |      0|  0|  56|          46|          46|
    |sub_ln1192_6_fu_911_p2            |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_7_fu_923_p2            |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_8_fu_962_p2            |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_9_fu_1010_p2           |     -    |      0|  0|  56|          56|          56|
    |sub_ln1192_fu_589_p2              |     -    |      0|  0|  56|          46|          46|
    |sub_ln1193_1_fu_1036_p2           |     -    |      0|  0|  53|          46|          46|
    |sub_ln1193_2_fu_1369_p2           |     -    |      0|  0|  56|          46|          46|
    |sub_ln1193_3_fu_1171_p2           |     -    |      0|  0|  53|          46|          46|
    |sub_ln1193_fu_574_p2              |     -    |      0|  0|  56|          46|          46|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     43|  0|3908|        3713|        3275|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  256|        512|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  259|        518|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |add_ln1192_15_reg_2657                 |   46|   0|   46|          0|
    |add_ln1192_2_reg_2717                  |   46|   0|   46|          0|
    |add_ln1193_1_reg_2752                  |   46|   0|   46|          0|
    |ap_CS_fsm                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |    1|   0|    1|          0|
    |mul_ln1192_10_reg_2602                 |   46|   0|   46|          0|
    |mul_ln1192_11_reg_2607                 |   36|   0|   36|          0|
    |mul_ln1192_12_reg_2612                 |   46|   0|   46|          0|
    |mul_ln1192_13_reg_2617                 |   46|   0|   46|          0|
    |mul_ln1192_19_reg_2662                 |   46|   0|   46|          0|
    |mul_ln1192_1_reg_2557                  |   46|   0|   46|          0|
    |mul_ln1192_20_reg_2667                 |   36|   0|   36|          0|
    |mul_ln1192_23_reg_2772                 |   36|   0|   36|          0|
    |mul_ln1192_24_reg_2777                 |   36|   0|   36|          0|
    |mul_ln1192_25_reg_2807                 |   56|   0|   56|          0|
    |mul_ln1192_26_reg_2812                 |   46|   0|   46|          0|
    |mul_ln1192_27_reg_2822                 |   46|   0|   46|          0|
    |mul_ln1192_28_reg_2827                 |   36|   0|   36|          0|
    |mul_ln1192_4_reg_2722                  |   46|   0|   46|          0|
    |mul_ln1192_5_reg_2727                  |   36|   0|   36|          0|
    |mul_ln1192_6_reg_2737                  |   36|   0|   36|          0|
    |mul_ln1192_7_reg_2587                  |   56|   0|   56|          0|
    |mul_ln1192_8_reg_2592                  |   56|   0|   56|          0|
    |mul_ln1192_9_reg_2597                  |   46|   0|   46|          0|
    |mul_ln1192_reg_2537                    |   36|   0|   36|          0|
    |mul_ln1193_3_reg_2632                  |   46|   0|   46|          0|
    |mul_ln1193_5_reg_2747                  |   36|   0|   36|          0|
    |mul_ln1193_6_reg_2762                  |   36|   0|   36|          0|
    |mul_ln1193_9_reg_2792                  |   36|   0|   36|          0|
    |mul_ln728_1_reg_2732                   |   26|   0|   26|          0|
    |mul_ln728_4_reg_2782                   |   24|   0|   24|          0|
    |mul_ln728_5_reg_2787                   |   21|   0|   21|          0|
    |mul_ln728_7_reg_2802                   |   24|   0|   24|          0|
    |mul_ln728_8_reg_2817                   |   34|   0|   34|          0|
    |mul_ln728_reg_2547                     |   23|   0|   23|          0|
    |p_Val2_6_reg_2274                      |   16|   0|   16|          0|
    |r_V_10_reg_2567                        |   24|   0|   24|          0|
    |r_V_11_reg_2440                        |   23|   0|   23|          0|
    |r_V_12_reg_2572                        |   39|   0|   39|          0|
    |r_V_13_reg_2577                        |   26|   0|   26|          0|
    |r_V_14_reg_2582                        |   25|   0|   25|          0|
    |r_V_17_reg_2295                        |   22|   0|   22|          0|
    |r_V_18_reg_2354                        |   38|   0|   38|          0|
    |r_V_19_reg_2450                        |   51|   0|   51|          0|
    |r_V_1_reg_2399                         |   37|   0|   37|          0|
    |r_V_20_reg_2359                        |   25|   0|   25|          0|
    |r_V_21_reg_2455                        |   41|   0|   41|          0|
    |r_V_22_reg_2364                        |   24|   0|   24|          0|
    |r_V_23_reg_2460                        |   40|   0|   40|          0|
    |r_V_24_reg_2465                        |   25|   0|   25|          0|
    |r_V_25_reg_2369                        |   23|   0|   23|          0|
    |r_V_26_reg_2470                        |   39|   0|   39|          0|
    |r_V_27_reg_2622                        |   26|   0|   26|          0|
    |r_V_28_reg_2627                        |   25|   0|   25|          0|
    |r_V_30_reg_2374                        |   24|   0|   24|          0|
    |r_V_31_reg_2484                        |   40|   0|   40|          0|
    |r_V_32_reg_2637                        |   24|   0|   24|          0|
    |r_V_33_reg_2642                        |   24|   0|   24|          0|
    |r_V_34_reg_2652                        |   26|   0|   26|          0|
    |r_V_36_reg_2379                        |   23|   0|   23|          0|
    |r_V_37_reg_2489                        |   39|   0|   39|          0|
    |r_V_38_reg_2494                        |   22|   0|   22|          0|
    |r_V_39_reg_2384                        |   23|   0|   23|          0|
    |r_V_3_reg_2409                         |   36|   0|   36|          0|
    |r_V_40_reg_2499                        |   39|   0|   39|          0|
    |r_V_42_reg_2672                        |   24|   0|   24|          0|
    |r_V_43_reg_2677                        |   24|   0|   24|          0|
    |r_V_47_reg_2682                        |   36|   0|   36|          0|
    |r_V_48_reg_2687                        |   23|   0|   23|          0|
    |r_V_49_reg_2692                        |   23|   0|   23|          0|
    |r_V_4_reg_2414                         |   24|   0|   24|          0|
    |r_V_51_reg_2509                        |   36|   0|   36|          0|
    |r_V_52_reg_2697                        |   50|   0|   50|          0|
    |r_V_53_reg_2514                        |   23|   0|   23|          0|
    |r_V_54_reg_2702                        |   39|   0|   39|          0|
    |r_V_57_reg_2519                        |   23|   0|   23|          0|
    |r_V_58_reg_2707                        |   39|   0|   39|          0|
    |r_V_59_reg_2712                        |   25|   0|   25|          0|
    |r_V_5_reg_2419                         |   23|   0|   23|          0|
    |r_V_61_reg_2404                        |   20|   0|   20|          0|
    |r_V_61_reg_2404_pp0_iter3_reg          |   20|   0|   20|          0|
    |r_V_7_reg_2430                         |   37|   0|   37|          0|
    |r_V_8_reg_2435                         |   24|   0|   24|          0|
    |r_V_9_reg_2562                         |   40|   0|   40|          0|
    |ret_V_1_reg_2445                       |   35|   0|   35|          0|
    |ret_V_1_reg_2445_pp0_iter3_reg         |   35|   0|   35|          0|
    |sext_ln1118_18_reg_2333                |   24|   0|   24|          0|
    |sext_ln1118_19_reg_2341                |   23|   0|   23|          0|
    |sext_ln1118_19_reg_2341_pp0_iter2_reg  |   23|   0|   23|          0|
    |sext_ln1118_1_reg_2328                 |   23|   0|   23|          0|
    |sext_ln1118_20_reg_2348                |   25|   0|   25|          0|
    |sext_ln1118_20_reg_2348_pp0_iter2_reg  |   25|   0|   25|          0|
    |sext_ln1118_23_reg_2424                |   24|   0|   24|          0|
    |sext_ln1118_53_reg_2757                |   17|   0|   22|          5|
    |sext_ln1192_15_reg_2475                |   36|   0|   36|          0|
    |sext_ln1192_15_reg_2475_pp0_iter3_reg  |   36|   0|   36|          0|
    |sext_ln1192_17_reg_2647                |   26|   0|   26|          0|
    |sext_ln1192_17_reg_2647_pp0_iter4_reg  |   26|   0|   26|          0|
    |sext_ln1192_2_reg_2524                 |   46|   0|   46|          0|
    |sext_ln1192_3_reg_2530                 |   36|   0|   36|          0|
    |sext_ln1192_reg_2390                   |   36|   0|   36|          0|
    |sext_ln1192_reg_2390_pp0_iter3_reg     |   36|   0|   36|          0|
    |sext_ln728_reg_2552                    |   26|   0|   26|          0|
    |shl_ln1118_13_reg_2504                 |   16|   0|   19|          3|
    |sub_ln1192_14_reg_2767                 |   46|   0|   46|          0|
    |sub_ln1192_9_reg_2742                  |   56|   0|   56|          0|
    |sub_ln1192_reg_2542                    |   46|   0|   46|          0|
    |sub_ln1193_3_reg_2797                  |   46|   0|   46|          0|
    |tmp_1_reg_2239                         |   16|   0|   16|          0|
    |tmp_2_reg_2263                         |   16|   0|   16|          0|
    |tmp_4_reg_2300                         |   16|   0|   16|          0|
    |tmp_5_reg_2308                         |   16|   0|   16|          0|
    |trunc_ln1117_reg_2226                  |   16|   0|   16|          0|
    |trunc_ln1117_reg_2226_pp0_iter1_reg    |   16|   0|   16|          0|
    |x_V_ap_vld_preg                        |    1|   0|    1|          0|
    |x_V_preg                               |  256|   0|  256|          0|
    |p_Val2_6_reg_2274                      |   64|  32|   16|          0|
    |r_V_39_reg_2384                        |   64|  32|   23|          0|
    |sext_ln1118_18_reg_2333                |   64|  32|   24|          0|
    |shl_ln1118_13_reg_2504                 |   64|  32|   19|          3|
    |tmp_1_reg_2239                         |   64|  32|   16|          0|
    |tmp_2_reg_2263                         |   64|  32|   16|          0|
    |tmp_4_reg_2300                         |   64|  32|   16|          0|
    |tmp_5_reg_2308                         |   64|  32|   16|          0|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  | 4395| 256| 4037|         11|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  256|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   16|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   16|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   16|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   16|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   16|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

