

================================================================
== Vivado HLS Report for 'bitreverse'
================================================================
* Date:           Mon Jan  4 10:50:07 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhlsv2.9
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.508 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16| 0.160 us | 0.160 us |   16|   16|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    769|    -|
|Register         |        -|      -|      17|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      17|    769|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  89|         18|    1|         18|
    |data_OUT0_M_imag_address0  |  85|         17|    5|         85|
    |data_OUT0_M_imag_address1  |  85|         17|    5|         85|
    |data_OUT0_M_real_address0  |  85|         17|    5|         85|
    |data_OUT0_M_real_address1  |  85|         17|    5|         85|
    |prod_IN_M_imag_address0    |  85|         17|    5|         85|
    |prod_IN_M_imag_address1    |  85|         17|    5|         85|
    |prod_IN_M_real_address0    |  85|         17|    5|         85|
    |prod_IN_M_real_address1    |  85|         17|    5|         85|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 769|        154|   41|        698|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  17|   0|   17|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  17|   0|   17|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    bitreverse    | return value |
|prod_IN_M_real_address0    | out |    5|  ap_memory |  prod_IN_M_real  |     array    |
|prod_IN_M_real_ce0         | out |    1|  ap_memory |  prod_IN_M_real  |     array    |
|prod_IN_M_real_q0          |  in |   32|  ap_memory |  prod_IN_M_real  |     array    |
|prod_IN_M_real_address1    | out |    5|  ap_memory |  prod_IN_M_real  |     array    |
|prod_IN_M_real_ce1         | out |    1|  ap_memory |  prod_IN_M_real  |     array    |
|prod_IN_M_real_q1          |  in |   32|  ap_memory |  prod_IN_M_real  |     array    |
|data_OUT0_M_real_address0  | out |    5|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_ce0       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_we0       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_d0        | out |   32|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_address1  | out |    5|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_ce1       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_we1       | out |    1|  ap_memory | data_OUT0_M_real |     array    |
|data_OUT0_M_real_d1        | out |   32|  ap_memory | data_OUT0_M_real |     array    |
|prod_IN_M_imag_address0    | out |    5|  ap_memory |  prod_IN_M_imag  |     array    |
|prod_IN_M_imag_ce0         | out |    1|  ap_memory |  prod_IN_M_imag  |     array    |
|prod_IN_M_imag_q0          |  in |   32|  ap_memory |  prod_IN_M_imag  |     array    |
|prod_IN_M_imag_address1    | out |    5|  ap_memory |  prod_IN_M_imag  |     array    |
|prod_IN_M_imag_ce1         | out |    1|  ap_memory |  prod_IN_M_imag  |     array    |
|prod_IN_M_imag_q1          |  in |   32|  ap_memory |  prod_IN_M_imag  |     array    |
|data_OUT0_M_imag_address0  | out |    5|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_ce0       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_we0       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_d0        | out |   32|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_address1  | out |    5|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_ce1       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_we1       | out |    1|  ap_memory | data_OUT0_M_imag |     array    |
|data_OUT0_M_imag_d1        | out |   32|  ap_memory | data_OUT0_M_imag |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

