Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 26 21:01:54 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SRT_top_timing_summary_routed.rpt -pb SRT_top_timing_summary_routed.pb -rpx SRT_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SRT_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   36          
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (5)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_srt/FSM_onehot_current_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.102        0.000                      0                  341        0.103        0.000                      0                  341        3.750        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.102        0.000                      0                  341        0.103        0.000                      0                  341        3.750        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.102ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.596ns (37.165%)  route 2.698ns (62.835%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  my_srt/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/data1_reg[2]/Q
                         net (fo=3, routed)           0.958     6.729    my_srt/alu/res2_carry__1_0[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.853    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.403    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.640    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.647    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.771 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.838     9.609    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/WE
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    15.021    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/WCLK
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/SP/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y71         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.711    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.596ns (37.165%)  route 2.698ns (62.835%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  my_srt/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/data1_reg[2]/Q
                         net (fo=3, routed)           0.958     6.729    my_srt/alu/res2_carry__1_0[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.853    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.403    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.640    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.647    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.771 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.838     9.609    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/WE
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    15.021    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/WCLK
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/SP/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y71         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.711    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/SP
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.596ns (37.165%)  route 2.698ns (62.835%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  my_srt/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/data1_reg[2]/Q
                         net (fo=3, routed)           0.958     6.729    my_srt/alu/res2_carry__1_0[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.853    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.403    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.640    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.647    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.771 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.838     9.609    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/WE
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    15.021    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/WCLK
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/SP/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y71         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.711    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 1.596ns (37.165%)  route 2.698ns (62.835%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  my_srt/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/data1_reg[2]/Q
                         net (fo=3, routed)           0.958     6.729    my_srt/alu/res2_carry__1_0[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.853    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.403    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.640    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.647    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.771 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.838     9.609    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/WE
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598    15.021    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/WCLK
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X84Y71         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.711    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         14.711    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_srt/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.578ns (36.822%)  route 2.707ns (63.178%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.713     5.316    my_srt/clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  my_srt/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  my_srt/data0_reg[0]/Q
                         net (fo=3, routed)           0.961     6.733    my_srt/alu/res2_carry__1_1[0]
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.857 r  my_srt/alu/res2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    my_srt/alu/res2_carry_i_8_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.626    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.633    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.757 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.844     9.601    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WE
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.597    15.020    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WCLK
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y73         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.710    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_srt/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.578ns (36.822%)  route 2.707ns (63.178%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.713     5.316    my_srt/clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  my_srt/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  my_srt/data0_reg[0]/Q
                         net (fo=3, routed)           0.961     6.733    my_srt/alu/res2_carry__1_1[0]
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.857 r  my_srt/alu/res2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    my_srt/alu/res2_carry_i_8_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.626    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.633    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.757 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.844     9.601    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/WE
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.597    15.020    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/WCLK
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y73         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.710    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_srt/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.578ns (36.822%)  route 2.707ns (63.178%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.713     5.316    my_srt/clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  my_srt/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  my_srt/data0_reg[0]/Q
                         net (fo=3, routed)           0.961     6.733    my_srt/alu/res2_carry__1_1[0]
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.857 r  my_srt/alu/res2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    my_srt/alu/res2_carry_i_8_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.626    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.633    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.757 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.844     9.601    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/WE
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.597    15.020    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/WCLK
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y73         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.710    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (required time - arrival time)
  Source:                 my_srt/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.578ns (36.822%)  route 2.707ns (63.178%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.713     5.316    my_srt/clk_IBUF_BUFG
    SLICE_X85Y72         FDRE                                         r  my_srt/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y72         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  my_srt/data0_reg[0]/Q
                         net (fo=3, routed)           0.961     6.733    my_srt/alu/res2_carry__1_1[0]
    SLICE_X87Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.857 r  my_srt/alu/res2_carry_i_8/O
                         net (fo=1, routed)           0.000     6.857    my_srt/alu/res2_carry_i_8_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.389 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.389    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.503    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.617 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.626    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.740 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.633    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.757 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.844     9.601    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/WE
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.597    15.020    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/WCLK
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X88Y73         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.710    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -9.601    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.596ns (38.425%)  route 2.558ns (61.575%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  my_srt/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/data1_reg[2]/Q
                         net (fo=3, routed)           0.958     6.729    my_srt/alu/res2_carry__1_0[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.853    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.403    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.640    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.647    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.771 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.697     9.468    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/WE
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.596    15.019    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/WCLK
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/CLK
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X84Y72         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.709    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 my_srt/data1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.596ns (38.425%)  route 2.558ns (61.575%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  my_srt/data1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/data1_reg[2]/Q
                         net (fo=3, routed)           0.958     6.729    my_srt/alu/res2_carry__1_0[2]
    SLICE_X87Y72         LUT4 (Prop_lut4_I0_O)        0.124     6.853 r  my_srt/alu/res2_carry_i_7/O
                         net (fo=1, routed)           0.000     6.853    my_srt/alu/res2_carry_i_7_n_0
    SLICE_X87Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.403 r  my_srt/alu/res2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.403    my_srt/alu/res2_carry_n_0
    SLICE_X87Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  my_srt/alu/res2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.517    my_srt/alu/res2_carry__0_n_0
    SLICE_X87Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.631 r  my_srt/alu/res2_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.640    my_srt/alu/res2_carry__1_n_0
    SLICE_X87Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  my_srt/alu/res2_carry__2/CO[3]
                         net (fo=5, routed)           0.894     8.647    my_srt/alu/data2
    SLICE_X83Y76         LUT4 (Prop_lut4_I2_O)        0.124     8.771 r  my_srt/alu/ram_i_1/O
                         net (fo=32, routed)          0.697     9.468    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/WE
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.596    15.019    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/WCLK
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/CLK
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X84Y72         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.709    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_srt/din_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.514    my_srt/clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  my_srt/din_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  my_srt/din_reg[11]/Q
                         net (fo=1, routed)           0.120     1.775    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/D
    SLICE_X84Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/WCLK
    SLICE_X84Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X84Y73         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.672    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 my_srt/din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.597     1.516    my_srt/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  my_srt/din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  my_srt/din_reg[3]/Q
                         net (fo=1, routed)           0.117     1.775    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/D
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.030    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/WCLK
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X84Y72         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.670    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_srt/din_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.514    my_srt/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  my_srt/din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  my_srt/din_reg[24]/Q
                         net (fo=1, routed)           0.101     1.756    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/D
    SLICE_X88Y75         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/WCLK
    SLICE_X88Y75         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y75         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.647    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 my_srt/din_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.597     1.516    my_srt/clk_IBUF_BUFG
    SLICE_X86Y71         FDRE                                         r  my_srt/din_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  my_srt/din_reg[9]/Q
                         net (fo=1, routed)           0.118     1.776    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/D
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     2.031    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/WCLK
    SLICE_X84Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/CLK
                         clock pessimism             -0.479     1.551    
    SLICE_X84Y71         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.665    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 my_srt/din_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.351%)  route 0.105ns (42.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.514    my_srt/clk_IBUF_BUFG
    SLICE_X86Y73         FDRE                                         r  my_srt/din_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  my_srt/din_reg[17]/Q
                         net (fo=1, routed)           0.105     1.760    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/D
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.029    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/WCLK
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y73         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.648    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 my_srt/din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.185%)  route 0.119ns (45.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.597     1.516    my_srt/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  my_srt/din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  my_srt/din_reg[5]/Q
                         net (fo=1, routed)           0.119     1.777    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/D
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.030    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/WCLK
    SLICE_X84Y72         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/SP/CLK
                         clock pessimism             -0.479     1.550    
    SLICE_X84Y72         RAMS32 (Hold_rams32_CLK_I)
                                                      0.114     1.664    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 my_srt/din_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  my_srt/din_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_srt/din_reg[19]/Q
                         net (fo=1, routed)           0.110     1.764    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/D
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.029    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/WCLK
    SLICE_X88Y73         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y73         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.651    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 my_srt/din_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.597     1.516    my_srt/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  my_srt/din_reg[13]/Q
                         net (fo=1, routed)           0.110     1.767    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/D
    SLICE_X88Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     2.032    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/WCLK
    SLICE_X88Y71         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
                         clock pessimism             -0.502     1.529    
    SLICE_X88Y71         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     1.650    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 my_srt/din_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  my_srt/din_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_srt/din_reg[21]/Q
                         net (fo=1, routed)           0.112     1.766    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/D
    SLICE_X88Y74         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/WCLK
    SLICE_X88Y74         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X88Y74         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.646    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_21_21/SP
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_srt/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.394%)  route 0.269ns (65.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.512    my_srt/clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  my_srt/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y75         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  my_srt/addr_reg[2]/Q
                         net (fo=35, routed)          0.269     1.922    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/A2
    SLICE_X84Y74         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     2.027    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/WCLK
    SLICE_X84Y74         RAMS32                                       r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP/CLK
                         clock pessimism             -0.479     1.547    
    SLICE_X84Y74         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.801    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X83Y77    my_srt/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y76    my_srt/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y76    my_srt/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y76    my_srt/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y76    my_srt/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y76    my_srt/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y75    my_srt/Sup_Index_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y75    my_srt/Sup_Index_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X84Y75    my_srt/Sup_Index_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y71    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y71    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y73    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y71    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X88Y71    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.555ns  (logic 4.240ns (33.773%)  route 8.315ns (66.227%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.891     7.371    my_srt/sel_IBUF[1]
    SLICE_X87Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.495 r  my_srt/output_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.424     9.918    output_data_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.637    12.555 r  output_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.555    output_data[2]
    R8                                                                r  output_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            output_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.266ns  (logic 4.246ns (34.620%)  route 8.019ns (65.380%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sel_IBUF[0]_inst/O
                         net (fo=32, routed)          5.731     7.208    my_srt/sel_IBUF[0]
    SLICE_X86Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.332 r  my_srt/output_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.289     9.621    output_data_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.645    12.266 r  output_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.266    output_data[1]
    T8                                                                r  output_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.143ns  (logic 4.262ns (35.095%)  route 7.881ns (64.905%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.828     7.308    my_srt/sel_IBUF[1]
    SLICE_X87Y69         LUT5 (Prop_lut5_I0_O)        0.124     7.432 r  my_srt/output_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.053     9.485    output_data_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.658    12.143 r  output_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.143    output_data[10]
    V7                                                                r  output_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.141ns  (logic 4.256ns (35.052%)  route 7.885ns (64.948%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.997     7.477    my_srt/sel_IBUF[1]
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.601 r  my_srt/output_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.888     9.489    output_data_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.652    12.141 r  output_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.141    output_data[9]
    V6                                                                r  output_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.138ns  (logic 4.223ns (34.791%)  route 7.915ns (65.209%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          6.204     7.684    my_srt/sel_IBUF[1]
    SLICE_X89Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.808 r  my_srt/output_data_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.711     9.519    output_data_OBUF[13]
    N6                   OBUF (Prop_obuf_I_O)         2.620    12.138 r  output_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.138    output_data[13]
    N6                                                                r  output_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.126ns  (logic 4.233ns (34.912%)  route 7.892ns (65.088%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.575     7.055    my_srt/sel_IBUF[1]
    SLICE_X85Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.179 r  my_srt/output_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.317     9.496    output_data_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.630    12.126 r  output_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.126    output_data[0]
    U8                                                                r  output_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.111ns  (logic 4.259ns (35.165%)  route 7.852ns (64.835%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.732     7.212    my_srt/sel_IBUF[1]
    SLICE_X87Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.336 r  my_srt/output_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.119     9.455    output_data_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.655    12.111 r  output_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.111    output_data[5]
    U6                                                                r  output_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.099ns  (logic 4.255ns (35.171%)  route 7.844ns (64.829%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.727     7.207    my_srt/sel_IBUF[1]
    SLICE_X87Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.331 r  my_srt/output_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.116     9.447    output_data_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.652    12.099 r  output_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.099    output_data[4]
    R7                                                                r  output_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.094ns  (logic 4.237ns (35.036%)  route 7.856ns (64.964%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.986     7.466    my_srt/sel_IBUF[1]
    SLICE_X88Y67         LUT5 (Prop_lut5_I0_O)        0.124     7.590 r  my_srt/output_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.870     9.460    output_data_OBUF[11]
    R5                   OBUF (Prop_obuf_I_O)         2.634    12.094 r  output_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.094    output_data[11]
    R5                                                                r  output_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.001ns  (logic 4.265ns (35.536%)  route 7.736ns (64.464%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          5.481     6.960    my_srt/sel_IBUF[1]
    SLICE_X85Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.084 r  my_srt/output_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.256     9.340    output_data_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.661    12.001 r  output_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.001    output_data[8]
    U9                                                                r  output_data[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 0.298ns (14.555%)  route 1.749ns (85.445%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  up_IBUF_inst/O
                         net (fo=5, routed)           1.749     2.002    my_srt/alu/up_IBUF
    SLICE_X83Y76         LUT6 (Prop_lut6_I1_O)        0.045     2.047 r  my_srt/alu/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.047    my_srt/alu_n_3
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 start
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 0.286ns (13.072%)  route 1.905ns (86.928%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  start (IN)
                         net (fo=0)                   0.000     0.000    start
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  start_IBUF_inst/O
                         net (fo=2, routed)           1.731     1.976    my_srt/start_IBUF
    SLICE_X82Y77         LUT2 (Prop_lut2_I1_O)        0.042     2.018 r  my_srt/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.174     2.191    my_srt/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 0.297ns (12.796%)  route 2.024ns (87.204%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  up_IBUF_inst/O
                         net (fo=5, routed)           1.919     2.172    my_srt/alu/up_IBUF
    SLICE_X83Y76         LUT3 (Prop_lut3_I2_O)        0.044     2.216 r  my_srt/alu/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.105     2.321    my_srt/alu_n_2
    SLICE_X84Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            my_srt/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 0.298ns (12.533%)  route 2.079ns (87.467%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  up_IBUF_inst/O
                         net (fo=5, routed)           1.745     1.998    my_srt/alu/up_IBUF
    SLICE_X83Y77         LUT6 (Prop_lut6_I1_O)        0.045     2.043 r  my_srt/alu/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.334     2.377    my_srt/alu_n_4
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.678ns  (logic 1.479ns (40.206%)  route 2.199ns (59.794%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          1.855     2.102    my_srt/sel_IBUF[1]
    SLICE_X86Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.147 r  my_srt/output_data_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.492    output_data_OBUF[29]
    V4                   OBUF (Prop_obuf_I_O)         1.186     3.678 r  output_data_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.678    output_data[29]
    V4                                                                r  output_data[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.714ns  (logic 1.453ns (39.112%)  route 2.262ns (60.888%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          1.856     2.103    my_srt/sel_IBUF[1]
    SLICE_X86Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.148 r  my_srt/output_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.554    output_data_OBUF[28]
    R3                   OBUF (Prop_obuf_I_O)         1.160     3.714 r  output_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.714    output_data[28]
    R3                                                                r  output_data[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            output_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.723ns  (logic 1.452ns (38.987%)  route 2.272ns (61.013%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sel_IBUF[0]_inst/O
                         net (fo=32, routed)          1.940     2.186    my_srt/sel_IBUF[0]
    SLICE_X89Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.231 r  my_srt/output_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.562    output_data_OBUF[25]
    T4                   OBUF (Prop_obuf_I_O)         1.161     3.723 r  output_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.723    output_data[25]
    T4                                                                r  output_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            output_data[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.730ns  (logic 1.457ns (39.046%)  route 2.274ns (60.954%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sel_IBUF[0]_inst/O
                         net (fo=32, routed)          1.943     2.189    my_srt/sel_IBUF[0]
    SLICE_X89Y75         LUT5 (Prop_lut5_I2_O)        0.045     2.234 r  my_srt/output_data_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.564    output_data_OBUF[26]
    T5                   OBUF (Prop_obuf_I_O)         1.166     3.730 r  output_data_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.730    output_data[26]
    T5                                                                r  output_data[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            output_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.797ns  (logic 1.433ns (37.736%)  route 2.364ns (62.264%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sel_IBUF[0]_inst/O
                         net (fo=32, routed)          2.084     2.329    my_srt/sel_IBUF[0]
    SLICE_X89Y73         LUT5 (Prop_lut5_I2_O)        0.045     2.374 r  my_srt/output_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.655    output_data_OBUF[23]
    P5                   OBUF (Prop_obuf_I_O)         1.142     3.797 r  output_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.797    output_data[23]
    P5                                                                r  output_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            output_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.801ns  (logic 1.467ns (38.609%)  route 2.333ns (61.391%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sel_IBUF[1]_inst/O
                         net (fo=32, routed)          1.934     2.182    my_srt/sel_IBUF[1]
    SLICE_X87Y76         LUT5 (Prop_lut5_I0_O)        0.045     2.227 r  my_srt/output_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.626    output_data_OBUF[30]
    V5                   OBUF (Prop_obuf_I_O)         1.175     3.801 r  output_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.801    output_data[30]
    V5                                                                r  output_data[30] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.585ns  (logic 3.658ns (42.614%)  route 4.926ns (57.386%))
  Logic Levels:           3  (LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.854     7.588    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/A3
    SLICE_X84Y71         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.455     8.043 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_7_7/SP/O
                         net (fo=3, routed)           0.856     8.898    my_srt/data[7]
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     9.022 r  my_srt/output_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.217    11.239    output_data_OBUF[7]
    V9                   OBUF (Prop_obuf_I_O)         2.660    13.899 r  output_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.899    output_data[7]
    V9                                                                r  output_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.499ns  (logic 3.656ns (43.019%)  route 4.843ns (56.981%))
  Logic Levels:           3  (LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.854     7.588    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/A3
    SLICE_X84Y71         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.452     8.040 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_8_8/SP/O
                         net (fo=3, routed)           0.733     8.773    my_srt/data[8]
    SLICE_X85Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.897 r  my_srt/output_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.256    11.153    output_data_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.661    13.814 r  output_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.814    output_data[8]
    U9                                                                r  output_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.401ns  (logic 3.678ns (43.778%)  route 4.723ns (56.222%))
  Logic Levels:           3  (LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.705     7.439    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_4_4/A3
    SLICE_X84Y72         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.483     7.922 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_4_4/SP/O
                         net (fo=3, routed)           0.902     8.824    my_srt/data[4]
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.948 r  my_srt/output_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.116    11.064    output_data_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.652    13.715 r  output_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.715    output_data[4]
    R7                                                                r  output_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 3.677ns (43.827%)  route 4.713ns (56.173%))
  Logic Levels:           3  (LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.705     7.439    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/A3
    SLICE_X84Y72         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.486     7.925 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_3_3/SP/O
                         net (fo=3, routed)           0.600     8.525    my_srt/data[3]
    SLICE_X87Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.649 r  my_srt/output_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.408    11.056    output_data_OBUF[3]
    T6                   OBUF (Prop_obuf_I_O)         2.648    13.704 r  output_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.704    output_data[3]
    T6                                                                r  output_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.366ns  (logic 3.733ns (44.623%)  route 4.633ns (55.377%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.705     7.439    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/A3
    SLICE_X84Y72         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.299     7.738 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_31_31/SP/O
                         net (fo=3, routed)           1.000     8.738    my_srt/data[31]
    SLICE_X86Y74         LUT5 (Prop_lut5_I1_O)        0.152     8.890 r  my_srt/output_data_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.928    10.818    output_data_OBUF[31]
    V2                   OBUF (Prop_obuf_I_O)         2.863    13.681 r  output_data_OBUF[31]_inst/O
                         net (fo=0)                   0.000    13.681    output_data[31]
    V2                                                                r  output_data[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.343ns  (logic 3.472ns (41.613%)  route 4.871ns (58.387%))
  Logic Levels:           3  (LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.548     7.281    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/A3
    SLICE_X84Y73         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.299     7.580 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_0_0/SP/O
                         net (fo=3, routed)           1.007     8.587    my_srt/data[0]
    SLICE_X85Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.711 r  my_srt/output_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.317    11.028    output_data_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.630    13.658 r  output_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.658    output_data[0]
    U8                                                                r  output_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.266ns  (logic 3.477ns (42.062%)  route 4.789ns (57.938%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.854     7.588    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/A3
    SLICE_X84Y71         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.282     7.870 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_9_9/SP/O
                         net (fo=3, routed)           1.047     8.917    my_srt/data[9]
    SLICE_X88Y67         LUT5 (Prop_lut5_I1_O)        0.124     9.041 r  my_srt/output_data_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.888    10.929    output_data_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.652    13.581 r  output_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.581    output_data[9]
    V6                                                                r  output_data[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.266ns  (logic 3.459ns (41.842%)  route 4.807ns (58.158%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.548     7.281    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/A3
    SLICE_X84Y73         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.282     7.563 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_11_11/SP/O
                         net (fo=3, routed)           1.389     8.952    my_srt/data[11]
    SLICE_X88Y67         LUT5 (Prop_lut5_I1_O)        0.124     9.076 r  my_srt/output_data_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.870    10.947    output_data_OBUF[11]
    R5                   OBUF (Prop_obuf_I_O)         2.634    13.580 r  output_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.580    output_data[11]
    R5                                                                r  output_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.494ns (42.971%)  route 4.637ns (57.029%))
  Logic Levels:           3  (LUT6=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.419     5.734 r  my_srt/addr_reg[3]/Q
                         net (fo=34, routed)          1.854     7.588    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/A3
    SLICE_X84Y71         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.299     7.887 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_6_6/SP/O
                         net (fo=3, routed)           0.674     8.561    my_srt/data[6]
    SLICE_X87Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.685 r  my_srt/output_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.108    10.793    output_data_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.652    13.445 r  output_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.445    output_data[6]
    U7                                                                r  output_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 3.500ns (43.088%)  route 4.623ns (56.912%))
  Logic Levels:           3  (LUT5=1 OBUF=1 RAMS32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.712     5.315    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  my_srt/addr_reg[1]/Q
                         net (fo=36, routed)          1.683     7.454    my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/A1
    SLICE_X88Y71         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.296     7.750 r  my_srt/ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_15_14_14/SP/O
                         net (fo=3, routed)           1.229     8.979    my_srt/data[14]
    SLICE_X89Y68         LUT5 (Prop_lut5_I1_O)        0.124     9.103 r  my_srt/output_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.711    10.814    output_data_OBUF[14]
    M6                   OBUF (Prop_obuf_I_O)         2.624    13.438 r  output_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.438    output_data[14]
    M6                                                                r  output_data[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.273%)  route 0.108ns (36.727%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_srt/FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.108     1.762    my_srt/alu/Q[0]
    SLICE_X83Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  my_srt/alu/FSM_onehot_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    my_srt/alu_n_3
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.189ns (39.048%)  route 0.295ns (60.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.515    my_srt/clk_IBUF_BUFG
    SLICE_X83Y77         FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y77         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  my_srt/FSM_onehot_current_state_reg[0]/Q
                         net (fo=32, routed)          0.121     1.777    my_srt/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X82Y77         LUT2 (Prop_lut2_I0_O)        0.048     1.825 r  my_srt/FSM_onehot_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.174     1.999    my_srt/FSM_onehot_next_state_reg[0]_i_1_n_0
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.186ns (36.986%)  route 0.317ns (63.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_srt/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.124     1.778    my_srt/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X84Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  my_srt/FSM_onehot_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.193     2.016    my_srt/FSM_onehot_next_state_reg[2]_i_1_n_0
    SLICE_X84Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.187ns (34.886%)  route 0.349ns (65.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_srt/FSM_onehot_current_state_reg[4]/Q
                         net (fo=6, routed)           0.244     1.899    my_srt/alu/Q[0]
    SLICE_X83Y76         LUT3 (Prop_lut3_I0_O)        0.046     1.945 r  my_srt/alu/FSM_onehot_next_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.105     2.049    my_srt/alu_n_2
    SLICE_X84Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.704%)  route 0.408ns (74.296%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  my_srt/FSM_onehot_current_state_reg[3]/Q
                         net (fo=2, routed)           0.408     2.062    my_srt/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_srt/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.791ns  (logic 0.227ns (28.683%)  route 0.564ns (71.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.128     1.641 r  my_srt/FSM_onehot_current_state_reg[5]/Q
                         net (fo=5, routed)           0.230     1.872    my_srt/alu/Q[1]
    SLICE_X83Y77         LUT6 (Prop_lut6_I4_O)        0.099     1.971 r  my_srt/alu/FSM_onehot_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.334     2.305    my_srt/alu_n_4
    SLICE_X83Y76         LDCE                                         r  my_srt/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.347ns (70.829%)  route 0.555ns (29.171%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  my_srt/FSM_onehot_current_state_reg[2]/Q
                         net (fo=31, routed)          0.228     1.882    my_srt/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X89Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.927 r  my_srt/output_data_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.254    output_data_OBUF[27]
    T3                   OBUF (Prop_obuf_I_O)         1.161     3.416 r  output_data_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.416    output_data[27]
    T3                                                                r  output_data[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.361ns (70.383%)  route 0.573ns (29.617%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  my_srt/FSM_onehot_current_state_reg[2]/Q
                         net (fo=31, routed)          0.174     1.828    my_srt/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X87Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.873 r  my_srt/output_data_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.272    output_data_OBUF[30]
    V5                   OBUF (Prop_obuf_I_O)         1.175     3.447 r  output_data_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.447    output_data[30]
    V5                                                                r  output_data[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.328ns (65.874%)  route 0.688ns (34.126%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  my_srt/FSM_onehot_current_state_reg[2]/Q
                         net (fo=31, routed)          0.408     2.062    my_srt/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X89Y73         LUT5 (Prop_lut5_I3_O)        0.045     2.107 r  my_srt/output_data_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.387    output_data_OBUF[23]
    P5                   OBUF (Prop_obuf_I_O)         1.142     3.530 r  output_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.530    output_data[23]
    P5                                                                r  output_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_srt/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_data[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.020ns  (logic 1.346ns (66.646%)  route 0.674ns (33.354%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.594     1.513    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y76         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  my_srt/FSM_onehot_current_state_reg[2]/Q
                         net (fo=31, routed)          0.268     1.922    my_srt/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X86Y76         LUT5 (Prop_lut5_I3_O)        0.045     1.967 r  my_srt/output_data_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.373    output_data_OBUF[28]
    R3                   OBUF (Prop_obuf_I_O)         1.160     3.533 r  output_data_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.533    output_data[28]
    R3                                                                r  output_data[28] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/din_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.931ns  (logic 1.631ns (18.262%)  route 7.300ns (81.738%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.567     7.074    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.198 r  my_srt/din[31]_i_1/O
                         net (fo=32, routed)          1.733     8.931    my_srt/din[31]_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.600     5.023    my_srt/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/din_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.931ns  (logic 1.631ns (18.262%)  route 7.300ns (81.738%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.567     7.074    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.198 r  my_srt/din[31]_i_1/O
                         net (fo=32, routed)          1.733     8.931    my_srt/din[31]_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.600     5.023    my_srt/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[14]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/din_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.931ns  (logic 1.631ns (18.262%)  route 7.300ns (81.738%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.567     7.074    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.198 r  my_srt/din[31]_i_1/O
                         net (fo=32, routed)          1.733     8.931    my_srt/din[31]_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.600     5.023    my_srt/clk_IBUF_BUFG
    SLICE_X89Y71         FDRE                                         r  my_srt/din_reg[15]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/din_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.791ns  (logic 1.631ns (18.553%)  route 7.160ns (81.447%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.567     7.074    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.198 r  my_srt/din[31]_i_1/O
                         net (fo=32, routed)          1.593     8.791    my_srt/din[31]_i_1_n_0
    SLICE_X89Y72         FDRE                                         r  my_srt/din_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598     5.021    my_srt/clk_IBUF_BUFG
    SLICE_X89Y72         FDRE                                         r  my_srt/din_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/FSM_onehot_current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.773ns  (logic 1.660ns (18.921%)  route 7.113ns (81.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.696     7.203    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT1 (Prop_lut1_I0_O)        0.153     7.356 r  my_srt/FSM_onehot_current_state[5]_i_1/O
                         net (fo=19, routed)          1.418     8.773    my_srt/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.595     5.018    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/FSM_onehot_current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.773ns  (logic 1.660ns (18.921%)  route 7.113ns (81.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.696     7.203    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT1 (Prop_lut1_I0_O)        0.153     7.356 r  my_srt/FSM_onehot_current_state[5]_i_1/O
                         net (fo=19, routed)          1.418     8.773    my_srt/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.595     5.018    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/FSM_onehot_current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.773ns  (logic 1.660ns (18.921%)  route 7.113ns (81.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.696     7.203    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT1 (Prop_lut1_I0_O)        0.153     7.356 r  my_srt/FSM_onehot_current_state[5]_i_1/O
                         net (fo=19, routed)          1.418     8.773    my_srt/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.595     5.018    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/FSM_onehot_current_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.773ns  (logic 1.660ns (18.921%)  route 7.113ns (81.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.696     7.203    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT1 (Prop_lut1_I0_O)        0.153     7.356 r  my_srt/FSM_onehot_current_state[5]_i_1/O
                         net (fo=19, routed)          1.418     8.773    my_srt/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.595     5.018    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/FSM_onehot_current_state_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.773ns  (logic 1.660ns (18.921%)  route 7.113ns (81.079%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.696     7.203    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT1 (Prop_lut1_I0_O)        0.153     7.356 r  my_srt/FSM_onehot_current_state[5]_i_1/O
                         net (fo=19, routed)          1.418     8.773    my_srt/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.595     5.018    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            my_srt/din_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.680ns  (logic 1.631ns (18.791%)  route 7.049ns (81.209%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=8, routed)           5.567     7.074    my_srt/rstn_IBUF
    SLICE_X84Y75         LUT3 (Prop_lut3_I0_O)        0.124     7.198 r  my_srt/din[31]_i_1/O
                         net (fo=32, routed)          1.482     8.680    my_srt/din[31]_i_1_n_0
    SLICE_X86Y72         FDRE                                         r  my_srt/din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.598     5.021    my_srt/clk_IBUF_BUFG
    SLICE_X86Y72         FDRE                                         r  my_srt/din_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.158ns (53.869%)  route 0.135ns (46.131%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[0]/G
    SLICE_X83Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[0]/Q
                         net (fo=7, routed)           0.135     0.293    my_srt/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X83Y77         FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.865     2.030    my_srt/clk_IBUF_BUFG
    SLICE_X83Y77         FDSE                                         r  my_srt/FSM_onehot_current_state_reg[0]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.178ns (58.893%)  route 0.124ns (41.107%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[2]/G
    SLICE_X84Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_srt/FSM_onehot_next_state_reg[2]/Q
                         net (fo=6, routed)           0.124     0.302    my_srt/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[2]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.178ns (49.360%)  route 0.183ns (50.640%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[5]/G
    SLICE_X84Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_srt/FSM_onehot_next_state_reg[5]/Q
                         net (fo=40, routed)          0.183     0.361    my_srt/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[5]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.158ns (39.491%)  route 0.242ns (60.509%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[4]/G
    SLICE_X83Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[4]/Q
                         net (fo=40, routed)          0.242     0.400    my_srt/data1
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[4]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/din_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.062%)  route 0.189ns (45.938%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[5]/G
    SLICE_X84Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_srt/FSM_onehot_next_state_reg[5]/Q
                         net (fo=40, routed)          0.189     0.367    my_srt/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X87Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.412 r  my_srt/din[25]_i_1/O
                         net (fo=1, routed)           0.000     0.412    my_srt/din[25]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  my_srt/din_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.029    my_srt/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  my_srt/din_reg[25]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/din_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.223ns (53.931%)  route 0.190ns (46.069%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[5]/G
    SLICE_X84Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_srt/FSM_onehot_next_state_reg[5]/Q
                         net (fo=40, routed)          0.190     0.368    my_srt/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X87Y76         LUT4 (Prop_lut4_I3_O)        0.045     0.413 r  my_srt/din[24]_i_1/O
                         net (fo=1, routed)           0.000     0.413    my_srt/din[24]_i_1_n_0
    SLICE_X87Y76         FDRE                                         r  my_srt/din_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.864     2.029    my_srt/clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  my_srt/din_reg[24]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.374%)  route 0.195ns (46.626%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[5]/G
    SLICE_X84Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_srt/FSM_onehot_next_state_reg[5]/Q
                         net (fo=40, routed)          0.195     0.373    my_srt/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X85Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.418 r  my_srt/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.418    my_srt/addr[1]_i_1_n_0
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[1]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.158ns (37.381%)  route 0.265ns (62.619%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[1]/G
    SLICE_X83Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[1]/Q
                         net (fo=7, routed)           0.265     0.423    my_srt/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/clk_IBUF_BUFG
    SLICE_X82Y76         FDRE                                         r  my_srt/FSM_onehot_current_state_reg[1]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/din_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.223ns (52.245%)  route 0.204ns (47.755%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[5]/G
    SLICE_X84Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  my_srt/FSM_onehot_next_state_reg[5]/Q
                         net (fo=40, routed)          0.204     0.382    my_srt/FSM_onehot_next_state_reg_n_0_[5]
    SLICE_X85Y75         LUT4 (Prop_lut4_I3_O)        0.045     0.427 r  my_srt/din[28]_i_1/O
                         net (fo=1, routed)           0.000     0.427    my_srt/din[28]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  my_srt/din_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     2.027    my_srt/clk_IBUF_BUFG
    SLICE_X85Y75         FDRE                                         r  my_srt/din_reg[28]/C

Slack:                    inf
  Source:                 my_srt/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            my_srt/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.206ns (46.131%)  route 0.241ns (53.869%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y76         LDCE                         0.000     0.000 r  my_srt/FSM_onehot_next_state_reg[0]/G
    SLICE_X83Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  my_srt/FSM_onehot_next_state_reg[0]/Q
                         net (fo=7, routed)           0.241     0.399    my_srt/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X85Y76         LUT4 (Prop_lut4_I2_O)        0.048     0.447 r  my_srt/addr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.447    my_srt/addr[3]_i_2_n_0
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     2.028    my_srt/clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  my_srt/addr_reg[3]/C





