{:input (genetic.crossover/dumb-crossover 1176815659 (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-constant-value 1622119430 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_7_8_9, \\wire23_:missing_38 , \\wire24_:missing_38 , \\wire25_:missing , wire26_49, wire27_46, wire28_45);\n  wire \\:missing_edge ;\n  input wire0_7_8_9;\n  wire wire0_7_8_9;\n  wire \\wire11_:missing ;\n  wire \\wire11_:missing_13_14 ;\n  wire \\wire11_:missing_13_15 ;\n  wire \\wire12_:missing_14 ;\n  wire wire14_12;\n  wire wire14_15;\n  wire wire14_37;\n  wire \\wire14_37_:missing ;\n  wire wire14_39;\n  wire \\wire14_43_:missing ;\n  wire wire14_45;\n  wire wire14_46;\n  wire wire14_7_8_10;\n  wire \\wire14_:missing_9_10 ;\n  wire wire16;\n  wire wire18_49;\n  wire \\wire1_:missing_19 ;\n  wire wire20;\n  input \\wire23_:missing_38 ;\n  wire \\wire23_:missing_38 ;\n  input \\wire24_:missing_38 ;\n  wire \\wire24_:missing_38 ;\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  output wire26_49;\n  wire wire26_49;\n  output wire27_46;\n  wire wire27_46;\n  output wire28_45;\n  wire wire28_45;\n  wire \\wire29_:missing ;\n  wire \\wire2_16_20_:missing ;\n  wire wire30;\n  wire wire31_39;\n  wire wire31_49;\n  wire wire32_49;\n  wire \\wire33_40_:missing ;\n  wire \\wire33_:missing ;\n  wire wire34_44;\n  wire wire34_47;\n  wire wire35_41;\n  wire wire35_42;\n  wire wire36_48;\n  wire wire36_49;\n  wire \\wire37_:missing ;\n  wire wire39_40;\n  wire \\wire42_:missing_44 ;\n  wire wire43;\n  wire wire47_49;\n  wire wire5_49_22;\n  wire \\wire5_:missing ;\n  wire wire6_21;\n  wire \\wire7_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_41_24 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_49 ;\n  wire \\wire:missing_8 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire11_:missing_13_15 , \\wire11_:missing_13_14  };\n  assign \\wire5_:missing  = 2'h1 >> wire5_49_22;\n  assign wire31_39 = 2'h1 >> wire31_49;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_49;\n  assign \\wire33_:missing  = 2'h1 >> \\wire33_40_:missing ;\n  assign wire34_44 = 2'h1 >> wire34_47;\n  assign wire35_42 = 2'h1 >> wire35_41;\n  assign wire36_48 = 2'h1 >> wire36_49;\n  assign \\wire37_:missing  = 4'h6 >> { \\wire14_37_:missing , wire14_37 };\n  assign \\wire:missing_38  = 4'h8 >> { \\wire24_:missing_38 , \\wire23_:missing_38  };\n  assign wire39_40 = 4'h8 >> { wire31_39, wire14_39 };\n  assign \\wire33_40_:missing  = 4'h8 >> { \\wire:missing_edge , wire39_40 };\n  assign wire6_21 = 2'h1 >> \\wire:missing_edge ;\n  assign wire35_41 = 4'h8 >> { \\wire:missing_41_24 , \\wire:missing_41_24  };\n  assign \\wire:missing_42  = 4'h6 >> { wire35_42, \\wire42_:missing_44  };\n  assign \\wire7_:missing  = 4'h6 >> { wire14_7_8_10, wire0_7_8_9 };\n  assign \\wire:missing_8  = 4'h8 >> { wire14_7_8_10, wire0_7_8_9 };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire14_:missing_9_10 , wire0_7_8_9 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire14_:missing_9_10 , wire14_7_8_10 };\n  assign \\wire11_:missing  = 4'h4 >> { \\wire11_:missing_13_15 , \\wire11_:missing_13_14  };\n  assign \\wire:missing_12  = 4'h6 >> { wire14_12, \\wire12_:missing_14  };\n  assign \\wire1_:missing_19  = 1'h1;\n  assign \\wire2_16_20_:missing  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire29_:missing  = 1'h0;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_49  = wire36_49;\n  assign \\wire:missing_edge  = wire36_48;\n  assign wire34_47 = wire47_49;\n  assign wire27_46 = wire14_46;\n  assign wire28_45 = wire14_45;\n  assign \\wire42_:missing_44  = wire34_44;\n  assign wire43 = \\wire14_43_:missing ;\n  assign \\wire:missing_edge  = wire5_49_22;\n  assign \\wire:missing_edge  = wire6_21;\n  assign wire20 = \\wire2_16_20_:missing ;\n  assign \\wire:missing_edge  = \\wire1_:missing_19 ;\n  assign \\wire:missing_18  = wire18_49;\n  assign \\wire:missing_17  = \\wire:missing_edge ;\n  assign wire16 = \\wire2_16_20_:missing ;\n  assign \\wire11_:missing_13_15  = wire14_15;\n  assign wire14_15 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:3.1-114.10\" *)\nmodule postsynth(wire0_7_8_9, \\wire23_:missing_38 , \\wire24_:missing_38 , \\wire25_:missing , wire26_49, wire27_46, wire28_45);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:5.9-5.20\" *)\n  input wire0_7_8_9;\n  wire wire0_7_8_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:9.8-9.30\" *)\n  wire \\wire11_:missing_13_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:12.8-12.17\" *)\n  wire wire14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:17.8-17.17\" *)\n  wire wire14_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:18.8-18.17\" *)\n  wire wire14_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:21.8-21.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:23.8-23.26\" *)\n  wire \\wire1_:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:24.8-24.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:25.9-25.28\" *)\n  input \\wire23_:missing_38 ;\n  wire \\wire23_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:27.9-27.28\" *)\n  input \\wire24_:missing_38 ;\n  wire \\wire24_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:29.9-29.25\" *)\n  input \\wire25_:missing ;\n  wire \\wire25_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:31.10-31.19\" *)\n  output wire26_49;\n  wire wire26_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:33.10-33.19\" *)\n  output wire27_46;\n  wire wire27_46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:35.10-35.19\" *)\n  output wire28_45;\n  wire wire28_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:37.8-37.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:38.8-38.29\" *)\n  wire \\wire2_16_20_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:39.8-39.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:49.8-49.17\" *)\n  wire wire36_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:56.8-56.19\" *)\n  wire wire5_49_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:57.8-57.23\" *)\n  wire \\wire5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:58.8-58.16\" *)\n  wire wire6_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:61.8-61.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/9A6A0C33.v:69.8-69.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire11_:missing_13_15  = 1'h0;\n  assign wire14_15 = 1'h0;\n  assign wire14_45 = 1'hx;\n  assign wire14_46 = 1'hx;\n  assign wire16 = 1'h1;\n  assign \\wire1_:missing_19  = 1'h1;\n  assign wire20 = 1'h1;\n  assign wire26_49 = 1'hx;\n  assign wire27_46 = 1'hx;\n  assign wire28_45 = 1'hx;\n  assign \\wire29_:missing  = 1'h0;\n  assign \\wire2_16_20_:missing  = 1'h1;\n  assign wire30 = 1'h0;\n  assign wire36_48 = 1'h0;\n  assign wire5_49_22 = 1'h0;\n  assign \\wire5_:missing  = 1'h1;\n  assign wire6_21 = 1'h0;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:51:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl/src/top.v'.\nSBY  2:51:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] Copy '/tmp/fuzzmount2DDF5D8C/9A6A0C33.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl/src/9A6A0C33.v'.\nSBY  2:51:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] Copy '/tmp/fuzzmount2DDF5D8C/9A6A0C33.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl/src/9A6A0C33.post.v'.\nSBY  2:51:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: abc pdr\nSBY  2:51:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] base: Warning: Wire presynth.\\wire28_45 is used but has no driver.\nSBY  2:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] base: Warning: Wire presynth.\\wire27_46 is used but has no driver.\nSBY  2:51:54 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] base: Warning: Wire presynth.\\wire26_49 is used but has no driver.\nSBY  2:51:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] base: finished (returncode=0)\nSBY  2:51:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:51:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] aig: Warning: Wire presynth.\\wire28_45 is used but has no driver.\nSBY  2:51:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] aig: Warning: Wire presynth.\\wire27_46 is used but has no driver.\nSBY  2:51:56 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] aig: Warning: Wire presynth.\\wire26_49 is used but has no driver.\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] aig: finished (returncode=0)\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: Warning: The network has no constraints.\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: finished (returncode=0)\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] engine_0: Status returned by engine: FAIL\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl'.\nSBY  2:51:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpt4aqa6rl] DONE (FAIL, rc=2)\n", :err ""}}}