// Seed: 2033867370
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5
    , id_8,
    output tri1 id_6
);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    output wor   id_4,
    output tri   id_5,
    output uwire id_6,
    input  tri0  id_7
);
  id_9(
      .id_0(1),
      .id_1(id_5 == id_1),
      .id_2(id_4),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_5),
      .id_6(id_4),
      .id_7(id_6 - 1),
      .id_8(1),
      .id_9(1),
      .id_10(id_5),
      .id_11(1),
      .id_12(id_5)
  );
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_7,
      id_2,
      id_3,
      id_7,
      id_6
  );
  assign modCall_1.type_2 = 0;
  assign id_4 = 1'h0 == id_3;
  wire id_11;
endmodule
