// Seed: 4167723951
`define pp_4 0
`timescale 1ps / 1 ps
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1
    , id_4,
    output id_2,
    output id_3
);
  always @(posedge 1) begin
    if (1'b0 && id_4 && 1) begin
      id_3 = 1;
    end else if (id_1) begin
      id_2 <= (1);
      SystemTFIdentifier(1);
    end else id_3 = 1;
  end
  assign id_3 = id_1;
endmodule
