
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.700439 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.700439 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.630859 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.630859 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.736328 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.736328 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009823    0.059274    1.557282 2315.293701 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.059274    0.000000 2315.293701 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035471    0.175808    0.207137 2315.500732 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.175810    0.000909 2315.501709 ^ io_west_out[6] (out)
                                           2315.501709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.501709   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.248535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.700439 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.700439 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.630859 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.630859 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015800    0.088669    2.105480 2313.736328 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088669    0.000000 2313.736328 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.005349    0.040785    1.487024 2315.223389 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.040785    0.000227 2315.223633 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034839    0.172859    0.198042 2315.421631 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.172915    0.000909 2315.422607 ^ io_south_out[6] (out)
                                           2315.422607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.422607   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.327637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.735596 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.735596 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.314697 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.314697 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.527344 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.527344 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.007489    0.049975    1.670969 2315.198486 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.049975    0.000000 2315.198486 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035536    0.176085    0.203954 2315.402344 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.176141    0.000909 2315.403320 ^ io_west_out[4] (out)
                                           2315.403320   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.403320   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.346680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.943359 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.943359 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.597168 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.597168 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.441406 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.441406 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.022422    0.113935    1.660737 2315.102295 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.113935    0.000000 2315.102295 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035254    0.175216    0.226464 2315.328613 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.175219    0.000909 2315.329590 ^ io_west_out[12] (out)
                                           2315.329590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.329590   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.420410   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.943359 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.943359 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.597168 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.597168 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.042000    0.209694    1.844228 2313.441406 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.209694    0.000000 2313.441406 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.004724    0.038795    1.615035 2315.056641 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.038795    0.000000 2315.056641 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.172820    0.197360 2315.253906 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.172876    0.000909 2315.254883 ^ io_south_out[12] (out)
                                           2315.254883   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.254883   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.495117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.508789 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.508789 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.592773 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.592773 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.285156 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.285156 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005348    0.042280    1.768058 2315.053223 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042280    0.000227 2315.053467 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172855    0.198725 2315.251953 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.172910    0.000909 2315.252930 ^ io_south_out[13] (out)
                                           2315.252930   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.252930   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.497070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.735596 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.735596 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.314697 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.314697 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.018900    0.103019    2.212801 2313.527344 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.103019    0.000000 2313.527344 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004968    0.035880    1.495664 2315.023193 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035880    0.000000 2315.023193 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034805    0.172716    0.195996 2315.218994 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.172772    0.000909 2315.219971 ^ io_south_out[4] (out)
                                           2315.219971   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.219971   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.530273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.508789 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.508789 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.592773 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.592773 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.034500    0.174273    1.692342 2313.285156 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.174273    0.000000 2313.285156 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.024851    0.126647    1.702574 2314.987549 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.126647    0.000000 2314.987549 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035145    0.174758    0.230557 2315.218262 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.174761    0.000909 2315.218994 ^ io_west_out[13] (out)
                                           2315.218994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.218994   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.531250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.842773 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.842773 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.578613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.578613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.388672 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.388672 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.009093    0.055424    1.624358 2315.013184 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.055424    0.000000 2315.013184 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.174705    0.204864 2315.218018 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.174762    0.000909 2315.218994 ^ io_west_out[7] (out)
                                           2315.218994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.218994   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.531250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.842773 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.842773 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.578613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.578613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.021800    0.115786    1.810122 2313.388672 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.115786    0.000000 2313.388672 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005213    0.037269    1.491117 2314.879883 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.037269    0.000227 2314.880127 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172871    0.196678 2315.076660 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.172926    0.000909 2315.077637 ^ io_south_out[7] (out)
                                           2315.077637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.077637   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.672363   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.338135 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.338135 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.918945 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.918945 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.994141 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.994141 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008024    0.060824    1.711896 2314.705811 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.060824    0.000000 2314.705811 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.174459    0.206683 2314.912598 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.174516    0.000909 2314.913574 ^ io_west_out[5] (out)
                                           2314.913574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.913574   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.836914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.338135 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.338135 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.918945 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.918945 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015200    0.092892    2.075012 2312.994141 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.092892    0.000000 2312.994141 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004624    0.043256    1.491571 2314.485596 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.043256    0.000000 2314.485596 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.172806    0.198952 2314.684570 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.172861    0.000909 2314.685547 ^ io_south_out[5] (out)
                                           2314.685547   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.685547   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.064453   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.842773 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.842773 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.578613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.578613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.006234    0.042048    2.250317 2313.828857 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.042048    0.000000 2313.828857 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.035341    0.175196    0.200316 2314.029297 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.175251    0.000909 2314.030273 ^ io_east_out[7] (out)
                                           2314.030273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.030273   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.719727   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.700439 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.700439 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.630859 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.630859 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.009269    0.053839    2.183924 2313.814941 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.053839    0.000000 2313.814941 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.035421    0.175550    0.205091 2314.020020 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.175606    0.000909 2314.020752 ^ io_east_out[6] (out)
                                           2314.020752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2314.020752   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.729004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.735596 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.735596 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.314697 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.314697 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.009021    0.053029    2.445859 2313.760498 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.053029    0.000000 2313.760498 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.035363    0.175276    0.204409 2313.964844 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.175331    0.000909 2313.965820 ^ io_east_out[4] (out)
                                           2313.965820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.965820   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.784668   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.700439 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.700439 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030563    0.153357    1.930403 2311.630859 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.153357    0.000000 2311.630859 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005216    0.040286    2.013849 2313.644775 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.040286    0.000000 2313.644775 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.173090    0.198042 2313.842773 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.173146    0.000909 2313.843750 ^ io_south_out[22] (out)
                                           2313.843750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.843750   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.906250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.943359 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.943359 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.597168 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.597168 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.005678    0.038972    1.997250 2313.594482 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.038972    0.000000 2313.594482 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.035341    0.175202    0.199179 2313.793701 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.175257    0.000909 2313.794678 ^ io_east_out[12] (out)
                                           2313.794678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.794678   data arrival time
---------------------------------------------------------------------------------------------
                                           5685.955566   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.508789 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.508789 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.592773 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.592773 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.004829    0.035956    1.915851 2313.508545 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.035956    0.000000 2313.508545 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.035492    0.175922    0.198270 2313.706787 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.175979    0.000909 2313.707764 ^ io_east_out[13] (out)
                                           2313.707764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.707764   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.042480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.943359 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.943359 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.026563    0.135059    1.653916 2311.597168 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.135059    0.000000 2311.597168 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.004881    0.039365    1.734179 2313.331543 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.039365    0.000227 2313.331787 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172866    0.197588 2313.529297 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.172922    0.000909 2313.530273 ^ io_south_out[28] (out)
                                           2313.530273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.530273   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.220215   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.508789 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.508789 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009963    0.063528    2.083880 2311.592773 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.063528    0.000000 2311.592773 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005208    0.041776    1.725312 2313.318115 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.041776    0.000000 2313.318115 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.173081    0.198497 2313.516602 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.173137    0.000909 2313.517334 ^ io_south_out[29] (out)
                                           2313.517334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.517334   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.232910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.735596 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.735596 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.033763    0.167810    1.579110 2311.314697 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.167810    0.000000 2311.314697 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.004995    0.035986    1.997933 2313.312500 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035986    0.000000 2313.312500 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034877    0.173051    0.196451 2313.509033 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.173107    0.000909 2313.510010 ^ io_south_out[20] (out)
                                           2313.510010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.510010   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.240234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.842773 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.842773 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.026763    0.135311    1.735771 2311.578613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.135311    0.000000 2311.578613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005008    0.036448    1.632998 2313.211670 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.036448    0.000000 2313.211670 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.172825    0.196451 2313.407959 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.172881    0.000909 2313.408936 ^ io_south_out[23] (out)
                                           2313.408936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.408936   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.341309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.338135 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.338135 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.918945 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.918945 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007292    0.045653    2.116167 2313.035156 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.045653    0.000000 2313.035156 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.035384    0.175393    0.201680 2313.236816 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.175449    0.000909 2313.237793 ^ io_east_out[5] (out)
                                           2313.237793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.237793   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.512207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.623291 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.623291 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.480957 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.480957 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.052734 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.052734 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.007116    0.044657    1.974513 2313.027100 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.044657    0.000000 2313.027100 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.172611    0.199407 2313.226562 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.172666    0.000909 2313.227539 ^ io_north_out[1] (out)
                                           2313.227539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2313.227539   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.522461   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.338135 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.338135 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.021063    0.111934    1.580929 2310.918945 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.111934    0.000000 2310.918945 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.004773    0.043739    1.828084 2312.747070 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.043739    0.000227 2312.747314 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172852    0.199179 2312.946533 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.172907    0.000909 2312.947510 ^ io_south_out[21] (out)
                                           2312.947510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.947510   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.802734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.623291 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.623291 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.480957 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.480957 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.008000    0.053803    1.571834 2311.052734 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.053803    0.000000 2311.052734 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006641    0.045571    1.544777 2312.597412 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.045571    0.000000 2312.597412 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174271    0.200771 2312.798340 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.174328    0.000909 2312.799072 ^ io_west_out[17] (out)
                                           2312.799072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.799072   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.951172   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.842773 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.842773 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.009007    0.052800    2.459274 2312.302002 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.052800    0.000000 2312.302002 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.035035    0.173753    0.203272 2312.505371 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.173810    0.000909 2312.506348 ^ io_north_out[23] (out)
                                           2312.506348   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.506348   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.243652   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.700439 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.700439 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009151    0.053358    2.494289 2312.194824 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.053358    0.000000 2312.194824 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034931    0.173267    0.203272 2312.398193 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.173323    0.000909 2312.398926 ^ io_north_out[22] (out)
                                           2312.398926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.398926   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.351074   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.010600    0.063469    2.123443 2309.842773 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.063469    0.000000 2309.842773 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.006336    0.042466    2.279649 2312.122559 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.042466    0.000227 2312.122803 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.035300    0.174976    0.200316 2312.322998 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.175028    0.000682 2312.323730 ^ io_east_out[23] (out)
                                           2312.323730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.323730   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.426270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.943359 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.943359 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011722    0.064667    2.041588 2311.984863 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064667    0.000000 2311.984863 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.173079    0.207137 2312.192139 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.173081    0.000909 2312.192871 ^ io_north_out[28] (out)
                                           2312.192871   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.192871   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.557129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.735596 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.735596 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.010051    0.057305    2.052502 2311.788086 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.057305    0.000000 2311.788086 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034869    0.172999    0.204409 2311.992432 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.173001    0.000909 2311.993408 ^ io_north_out[20] (out)
                                           2311.993408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.993408   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.756836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011300    0.065992    1.898570 2309.943359 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.065992    0.000000 2309.943359 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.005698    0.039053    1.842409 2311.785645 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.039053    0.000227 2311.785889 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.035271    0.174855    0.198952 2311.984863 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.174907    0.000682 2311.985596 ^ io_east_out[28] (out)
                                           2311.985596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.985596   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.764648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.508789 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.508789 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.004567    0.034910    2.260094 2311.769043 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.034910    0.000000 2311.769043 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.175170    0.197588 2311.966553 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.175225    0.000909 2311.967529 ^ io_east_out[29] (out)
                                           2311.967529   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.967529   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.782715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.011700    0.067451    1.665285 2309.700439 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.067451    0.000000 2309.700439 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.009289    0.053926    2.014303 2311.714844 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.053926    0.000227 2311.715088 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.035452    0.175671    0.205318 2311.920410 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.175672    0.000682 2311.921143 ^ io_east_out[22] (out)
                                           2311.921143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.921143   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.829102   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011700    0.067647    1.953140 2309.735596 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.067647    0.000000 2309.735596 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.009269    0.054103    1.930857 2311.666504 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.054103    0.000000 2311.666504 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.035360    0.175262    0.204864 2311.871338 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.175317    0.000909 2311.872070 ^ io_east_out[20] (out)
                                           2311.872070   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.872070   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.877930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.011600    0.067566    1.986564 2309.508789 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.067566    0.000000 2309.508789 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.013951    0.074146    1.966100 2311.474854 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.074146    0.000000 2311.474854 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034931    0.173464    0.210775 2311.685791 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.173466    0.000909 2311.686523 ^ io_north_out[29] (out)
                                           2311.686523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.686523   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.063477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.623291 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.623291 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.480957 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.480957 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007175    0.044908    1.996796 2311.477783 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.044908    0.000000 2311.477783 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034924    0.173251    0.199861 2311.677490 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.173307    0.000909 2311.678467 ^ io_north_out[17] (out)
                                           2311.678467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.678467   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.071777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.338135 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.338135 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005322    0.036947    2.039769 2311.377930 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.036947    0.000000 2311.377930 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.172975    0.196678 2311.574463 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.173031    0.000909 2311.575439 ^ io_north_out[21] (out)
                                           2311.575439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.575439   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.174805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.623291 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.623291 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008263    0.052196    1.857643 2309.480957 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.052196    0.000000 2309.480957 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.004637    0.035757    1.789658 2311.270508 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.035757    0.000227 2311.270752 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.035416    0.175544    0.198270 2311.468994 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.175597    0.000682 2311.469727 ^ io_east_out[17] (out)
                                           2311.469727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.469727   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.280273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.007700    0.049910    1.781928 2309.338135 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.049910    0.000000 2309.338135 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.007205    0.045290    1.810804 2311.148926 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.045290    0.000000 2311.148926 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.035232    0.174674    0.201226 2311.350098 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.174729    0.000909 2311.351074 ^ io_east_out[21] (out)
                                           2311.351074   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2311.351074   data arrival time
---------------------------------------------------------------------------------------------
                                           5688.399414   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009156    0.053383    2.136858 2310.172119 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.053383    0.000000 2310.172119 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.035034    0.173752    0.203499 2310.375488 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.173809    0.000909 2310.376465 ^ io_north_out[6] (out)
                                           2310.376465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.376465   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.373535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011509    0.063806    2.077059 2310.121826 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.063806    0.000000 2310.121826 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.173096    0.206910 2310.328857 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.173098    0.000909 2310.329590 ^ io_north_out[12] (out)
                                           2310.329590   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.329590   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.420898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008932    0.052478    2.287607 2310.007080 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.052478    0.000000 2310.007080 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.172938    0.202590 2310.209717 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.172993    0.000909 2310.210449 ^ io_north_out[7] (out)
                                           2310.210449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.210449   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.540039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009967    0.056936    2.065917 2309.848389 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.056936    0.000000 2309.848389 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.172609    0.203954 2310.052246 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.172611    0.000909 2310.053223 ^ io_north_out[4] (out)
                                           2310.053223   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2310.053223   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.697266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.022563    0.113704   14.794751 2306.292480 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.113704    0.000000 2306.292480 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.042000    0.209694    1.752369 2308.044678 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.209694    0.000000 2308.044678 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.022397    0.113822    1.660737 2309.705566 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.113822    0.000000 2309.705566 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.175147    0.226464 2309.931885 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.175151    0.001137 2309.933105 ^ io_west_out[28] (out)
                                           2309.933105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.933105   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.817383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.015363    0.080759   14.947318 2306.445068 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.080759    0.000000 2306.445068 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015800    0.088669    1.590252 2308.035156 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088669    0.000000 2308.035156 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.009232    0.056812    1.555009 2309.590332 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.056812    0.000000 2309.590332 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174277    0.205091 2309.795410 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.174334    0.000909 2309.796143 ^ io_west_out[22] (out)
                                           2309.796143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.796143   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.953613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.005109    0.036077    2.008164 2309.564209 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.036077    0.000000 2309.564209 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.172999    0.196451 2309.760742 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.173055    0.000909 2309.761719 ^ io_north_out[5] (out)
                                           2309.761719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.761719   data arrival time
---------------------------------------------------------------------------------------------
                                           5689.988281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.011863    0.065276   14.558510 2306.056152 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.065276    0.000000 2306.056152 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.018900    0.103019    1.726221 2307.782471 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.103019    0.000000 2307.782471 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007526    0.050124    1.670969 2309.453369 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.050124    0.000000 2309.453369 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174262    0.202590 2309.656006 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.174319    0.000909 2309.656738 ^ io_west_out[20] (out)
                                           2309.656738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.656738   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.093262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.012563    0.068100   14.693569 2306.191162 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.068100    0.000000 2306.191162 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.021800    0.115786    1.528179 2307.719482 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.115786    0.000000 2307.719482 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.009132    0.055582    1.624585 2309.343994 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.055582    0.000000 2309.343994 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035297    0.175000    0.205091 2309.549072 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.175058    0.001137 2309.550293 ^ io_west_out[23] (out)
                                           2309.550293   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.550293   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.200195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006663    0.044891   14.554872 2306.052490 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.044891    0.000000 2306.052490 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.015200    0.092892    1.503622 2307.556152 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.092892    0.000000 2307.556152 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008441    0.062322    1.713715 2309.269775 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.062322    0.000000 2309.269775 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035408    0.175601    0.208047 2309.478027 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.175603    0.000909 2309.478760 ^ io_west_out[21] (out)
                                           2309.478760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.478760   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.270996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.623291 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.623291 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004531    0.035353    1.646413 2309.269531 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.035353    0.000000 2309.269531 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.035415    0.175561    0.197815 2309.467529 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.175617    0.000909 2309.468262 ^ io_east_out[1] (out)
                                           2309.468262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.468262   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.281738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.024827    0.126536    1.702574 2309.224854 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.126536    0.000000 2309.224854 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.174847    0.230557 2309.455322 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.174850    0.000909 2309.456299 ^ io_west_out[29] (out)
                                           2309.456299   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.456299   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.293945   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.024163    0.120881   14.139460 2305.637207 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.120881    0.000000 2305.637207 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.034500    0.174273    1.885155 2307.522217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.174273    0.000000 2307.522217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013927    0.074036    1.667331 2309.189697 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.074036    0.000000 2309.189697 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.173133    0.210548 2309.400146 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.173135    0.000909 2309.401123 ^ io_north_out[13] (out)
                                           2309.401123   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.401123   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.349121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.004600    0.037219    1.767603 2307.623291 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.037219    0.000000 2307.623291 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005209    0.038366    1.346507 2308.969727 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.038366    0.000227 2308.969971 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.173214    0.197360 2309.167236 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.173270    0.000909 2309.168213 ^ io_south_out[17] (out)
                                           2309.168213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2309.168213   data arrival time
---------------------------------------------------------------------------------------------
                                           5690.582031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007963    0.034074   14.216994 2305.714600 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.034074    0.000000 2305.714600 v cell3/SBsouth_in[3] (fpgacell)
     1    0.006391    0.030768    1.938588 2307.653320 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.030768    0.000000 2307.653320 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034872    0.091033    0.174850 2307.828125 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.091043    0.000909 2307.829102 v io_north_out[19] (out)
                                           2307.829102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.829102   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.920898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007963    0.050829   14.473700 2305.971436 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.050829    0.000000 2305.971436 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.007776    0.049291    1.605486 2307.576904 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.049291    0.000000 2307.576904 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.035288    0.174930    0.202817 2307.779541 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.174985    0.000909 2307.780518 ^ io_east_out[19] (out)
                                           2307.780518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.780518   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.969727   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.007217    0.047889    1.547050 2307.402588 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.047889    0.000000 2307.402588 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035487    0.175858    0.203045 2307.605713 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.175913    0.000909 2307.606689 ^ io_west_out[1] (out)
                                           2307.606689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.606689   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.143555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008000    0.053803   14.357965 2305.855713 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.053803    0.000000 2305.855713 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.005125    0.038040    1.467242 2307.322754 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.038040    0.000000 2307.322754 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.172499    0.196678 2307.519531 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.172554    0.000909 2307.520508 ^ io_south_out[1] (out)
                                           2307.520508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2307.520508   data arrival time
---------------------------------------------------------------------------------------------
                                           5692.229492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007034    0.045027   14.712896 2306.210449 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.045027    0.000000 2306.210449 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.035483    0.175855    0.201908 2306.412354 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.175911    0.000909 2306.413330 ^ io_east_out[8] (out)
                                           2306.413330   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.413330   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.336914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006469    0.042732   14.657872 2306.155518 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.042732    0.000000 2306.155518 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.035433    0.175628    0.200771 2306.356201 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.175684    0.000909 2306.357178 ^ io_east_out[11] (out)
                                           2306.357178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.357178   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.393066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007867    0.049668   14.582611 2306.080322 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.049668    0.000000 2306.080322 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.035483    0.175845    0.203499 2306.283691 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.175901    0.000909 2306.284668 ^ io_east_out[3] (out)
                                           2306.284668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.284668   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.465332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007059    0.045062   14.551461 2306.049072 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.045062    0.000000 2306.049072 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.035349    0.175224    0.201453 2306.250488 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.175279    0.000909 2306.251465 ^ io_east_out[9] (out)
                                           2306.251465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.251465   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.499023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004892    0.040130   14.339094 2305.836670 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.040130    0.000227 2305.836914 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.173210    0.198042 2306.034912 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.173266    0.000909 2306.035889 ^ io_south_out[24] (out)
                                           2306.035889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2306.035889   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.714355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006112    0.041410   14.195621 2305.693359 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.041410    0.000227 2305.693604 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.172894    0.198270 2305.891846 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.172950    0.000909 2305.892578 ^ io_south_out[27] (out)
                                           2305.892578   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.892578   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.857422   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004956    0.036317   14.138778 2305.636475 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.036317    0.000000 2305.636475 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.172503    0.195996 2305.832520 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.172558    0.000909 2305.833252 ^ io_south_out[25] (out)
                                           2305.833252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.833252   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.916992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005125    0.037313   14.132411 2305.630127 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.037313    0.000000 2305.630127 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.172824    0.196678 2305.826660 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.172879    0.000909 2305.827637 ^ io_south_out[19] (out)
                                           2305.827637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.827637   data arrival time
---------------------------------------------------------------------------------------------
                                           5693.922852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.008258    0.051278   13.877525 2305.375244 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.051278    0.000000 2305.375244 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.175128    0.203727 2305.578857 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.175183    0.000909 2305.579834 ^ io_east_out[2] (out)
                                           2305.579834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.579834   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.169922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005521    0.039372   13.790895 2305.288574 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.039372    0.000000 2305.288574 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.035425    0.175600    0.199407 2305.488037 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.175656    0.000909 2305.488770 ^ io_east_out[10] (out)
                                           2305.488770   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.488770   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.261230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006803    0.044092   13.775208 2305.272949 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.044092    0.000000 2305.272949 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.035416    0.175543    0.201226 2305.474121 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.175599    0.000909 2305.475098 ^ io_east_out[0] (out)
                                           2305.475098   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2305.475098   data arrival time
---------------------------------------------------------------------------------------------
                                           5694.274902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.013327    0.072031   11.791144 2301.384033 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.072031    0.000000 2301.384033 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034925    0.173427    0.210093 2301.594238 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.173430    0.000909 2301.595215 ^ io_north_out[24] (out)
                                           2301.595215   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.595215   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.154785   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007013    0.044938   11.744987 2301.337891 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.044938    0.000000 2301.337891 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.035332    0.175143    0.201226 2301.539062 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.175198    0.000909 2301.540039 ^ io_east_out[24] (out)
                                           2301.540039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.540039   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.209961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006498    0.042851   11.690418 2301.283447 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.042851    0.000227 2301.283691 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.035409    0.175489    0.200771 2301.484375 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.175542    0.000682 2301.485107 ^ io_east_out[27] (out)
                                           2301.485107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.485107   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.265137   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.015395    0.080718   11.666089 2301.259033 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.080718    0.000000 2301.259033 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.173194    0.213049 2301.472168 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.173196    0.000909 2301.472900 ^ io_north_out[27] (out)
                                           2301.472900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.472900   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.277344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.010808    0.060701   11.602652 2301.195557 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.060701    0.000000 2301.195557 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.172705    0.205318 2301.400879 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.172707    0.000909 2301.401855 ^ io_north_out[25] (out)
                                           2301.401855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.401855   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.348145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007569    0.047238   11.585599 2301.178467 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.047238    0.000000 2301.178467 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.035369    0.175311    0.202363 2301.380859 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.175366    0.000909 2301.381836 ^ io_east_out[25] (out)
                                           2301.381836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2301.381836   data arrival time
---------------------------------------------------------------------------------------------
                                           5698.368164   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.008346    0.051642   10.910071 2300.502930 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.051642    0.000227 2300.503174 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.035275    0.174838    0.203727 2300.707031 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.174839    0.000682 2300.707764 ^ io_east_out[18] (out)
                                           2300.707764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.707764   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.041992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005363    0.038747   10.822533 2300.415527 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.038747    0.000000 2300.415527 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.035301    0.175020    0.198952 2300.614502 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.175075    0.000909 2300.615234 ^ io_east_out[26] (out)
                                           2300.615234   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.615234   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.134766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006746    0.043857   10.807299 2300.400146 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.043857    0.000000 2300.400146 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.035217    0.174583    0.200771 2300.601074 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.174583    0.000682 2300.601807 ^ io_east_out[16] (out)
                                           2300.601807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2300.601807   data arrival time
---------------------------------------------------------------------------------------------
                                           5699.148438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005513    0.029118    7.882818 2299.380371 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.029118    0.000000 2299.380371 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.090792    0.173941 2299.554443 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.090801    0.000909 2299.555420 v io_south_out[18] (out)
                                           2299.555420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2299.555420   data arrival time
---------------------------------------------------------------------------------------------
                                           5700.194336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.041663    0.204557    1.904709 2291.497559 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.204557    0.000000 2291.497559 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004348    0.027187    4.574531 2296.072266 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027187    0.000000 2296.072266 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.090961    0.173259 2296.245361 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.090970    0.000909 2296.246338 v io_south_out[26] (out)
                                           2296.246338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2296.246338   data arrival time
---------------------------------------------------------------------------------------------
                                           5703.503906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005641    0.029351    5.656830 2295.249756 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.029351    0.000000 2295.249756 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.090851    0.174168 2295.423828 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.090860    0.000909 2295.424805 v io_north_out[18] (out)
                                           2295.424805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2295.424805   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.325684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.012091    0.042515    5.066113 2294.659180 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.042515    0.000000 2294.659180 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034872    0.090948    0.179853 2294.838867 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.090958    0.000909 2294.839844 v io_north_out[26] (out)
                                           2294.839844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.839844   data arrival time
---------------------------------------------------------------------------------------------
                                           5704.910156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008300    0.054222    1.928356 2269.788574 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.054222    0.000000 2269.788574 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.026263    0.133070    1.327408 2271.115967 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.133070    0.000000 2271.115967 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.008363    0.034954    8.770485 2279.886475 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.034954    0.000000 2279.886475 v cell3/SBsouth_in[2] (fpgacell)
     1    0.044263    0.107748    1.364015 2281.250488 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.107748    0.000000 2281.250488 v cell1/CBnorth_in[2] (fpgacell)
     1    0.027463    0.136368    8.342567 2289.593018 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136368    0.000000 2289.593018 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.007756    0.047401    4.469030 2294.062012 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.047401    0.000000 2294.062012 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034865    0.172970    0.200771 2294.262695 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.173026    0.000909 2294.263672 ^ io_north_out[16] (out)
                                           2294.263672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2294.263672   data arrival time
---------------------------------------------------------------------------------------------
                                           5705.486328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.006575    0.042332    1.812850 2269.672852 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.042332    0.000000 2269.672852 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.172958    0.198725 2269.871582 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.173014    0.000909 2269.872559 ^ io_north_out[3] (out)
                                           2269.872559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.872559   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.877930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006300    0.044238   14.632633 2252.394287 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.044238    0.000000 2252.394287 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.024900    0.131942   15.465731 2267.860107 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.131942    0.000000 2267.860107 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.008250    0.055695    1.719854 2269.580078 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.055695    0.000000 2269.580078 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.174428    0.204864 2269.784912 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.174485    0.000909 2269.785645 ^ io_west_out[19] (out)
                                           2269.785645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2269.785645   data arrival time
---------------------------------------------------------------------------------------------
                                           5729.964355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.013216    0.071537   15.617616 2253.379395 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.071537    0.000000 2253.379395 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034787    0.172774    0.209411 2253.588867 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.172777    0.000909 2253.589600 ^ io_north_out[8] (out)
                                           2253.589600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.589600   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.160645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.015367    0.080594   15.492788 2253.254639 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.080594    0.000000 2253.254639 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034786    0.172820    0.212822 2253.467285 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.172822    0.000909 2253.468262 ^ io_north_out[11] (out)
                                           2253.468262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.468262   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.281738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010830    0.060800   15.429578 2253.191406 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.060800    0.000000 2253.191406 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034930    0.173385    0.206001 2253.397217 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.173387    0.000909 2253.398193 ^ io_north_out[9] (out)
                                           2253.398193   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.398193   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.352051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009841    0.060978   15.279284 2253.041016 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.060978    0.000000 2253.041016 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.174459    0.206683 2253.247803 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.174516    0.000909 2253.248535 ^ io_west_out[24] (out)
                                           2253.248535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.248535   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.501465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.026947    0.136489   15.169235 2252.930908 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.136489    0.000000 2252.930908 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174749    0.233058 2253.164062 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.174752    0.000909 2253.165039 ^ io_west_out[27] (out)
                                           2253.165039   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.165039   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.584961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.010148    0.061251   15.171509 2252.933350 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.061251    0.000000 2252.933350 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035132    0.174332    0.206683 2253.139893 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.174389    0.000909 2253.140869 ^ io_west_out[25] (out)
                                           2253.140869   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.140869   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.609375   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005672    0.029407    9.483529 2247.245361 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.029407    0.000000 2247.245361 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034930    0.091175    0.174396 2247.419678 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.091185    0.000909 2247.420654 v io_north_out[2] (out)
                                           2247.420654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2247.420654   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.329590   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007750    0.056245    8.954203 2246.716064 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056245    0.000000 2246.716064 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035306    0.175042    0.205318 2246.921387 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.175100    0.001137 2246.922363 ^ io_west_out[18] (out)
                                           2246.922363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.922363   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.828125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.012275    0.067111    8.892585 2246.654297 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.067111    0.000000 2246.654297 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.173093    0.208047 2246.862305 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.173095    0.000909 2246.863281 ^ io_north_out[10] (out)
                                           2246.863281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.863281   data arrival time
---------------------------------------------------------------------------------------------
                                           5752.887207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007961    0.048284    8.474444 2246.236084 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.048284    0.000000 2246.236084 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034860    0.172946    0.200998 2246.437256 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.173002    0.000909 2246.437988 ^ io_north_out[0] (out)
                                           2246.437988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2246.437988   data arrival time
---------------------------------------------------------------------------------------------
                                           5753.311523   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007842    0.034632    5.558377 2243.320068 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.034632    0.000000 2243.320068 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035555    0.092445    0.177806 2243.498047 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.092453    0.000909 2243.498779 v io_west_out[26] (out)
                                           2243.498779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2243.498779   data arrival time
---------------------------------------------------------------------------------------------
                                           5756.251465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2221.329346 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.065017    0.000000 2221.329346 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.028463    0.140587    2.028628 2223.357910 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.140587    0.000000 2223.357910 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.047700    0.236683    1.844910 2225.202881 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.236683    0.000000 2225.202881 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.011000    0.065017    1.889475 2227.092285 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.065017    0.000000 2227.092285 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.037263    0.183801    1.651870 2228.744141 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.183801    0.000000 2228.744141 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.008963    0.055328    7.574500 2236.318604 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.055328    0.000000 2236.318604 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008400    0.055888    1.443141 2237.761719 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.055888    0.000000 2237.761719 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005920    0.043171    1.489525 2239.251221 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.043171    0.000000 2239.251221 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035407    0.175488    0.200998 2239.452393 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.175543    0.000909 2239.453125 ^ io_west_out[16] (out)
                                           2239.453125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2239.453125   data arrival time
---------------------------------------------------------------------------------------------
                                           5760.296875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.027541    0.139231    1.527269 2220.967041 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.139231    0.000000 2220.967041 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035607    0.176904    0.235559 2221.202637 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.176906    0.000909 2221.203613 ^ io_west_out[11] (out)
                                           2221.203613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.203613   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.546387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2198.186523 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.068006    0.000000 2198.186523 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.018863    0.096773    1.803301 2199.989746 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.096773    0.000000 2199.989746 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.031000    0.158620    1.851731 2201.841553 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.158620    0.000000 2201.841553 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.011700    0.068006    1.781928 2203.623535 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.068006    0.000000 2203.623535 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.016463    0.086116    1.384478 2205.007812 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.086116    0.000000 2205.007812 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.047700    0.236683   14.431862 2219.439697 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.236683    0.000000 2219.439697 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006076    0.041263    1.410854 2220.850586 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041263    0.000000 2220.850586 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.172487    0.198042 2221.048584 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.172542    0.000909 2221.049561 ^ io_south_out[11] (out)
                                           2221.049561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2221.049561   data arrival time
---------------------------------------------------------------------------------------------
                                           5778.700195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010293    0.061848    1.527042 2197.931641 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.061848    0.000000 2197.931641 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035543    0.176234    0.208274 2198.139893 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.176235    0.000909 2198.140869 ^ io_west_out[9] (out)
                                           2198.140869   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.140869   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.609375   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2173.909912 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.061882    0.000000 2173.909912 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.020363    0.104102    2.209163 2176.119141 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.104102    0.000000 2176.119141 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.022600    0.120896    1.842864 2177.961914 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.120896    0.000000 2177.961914 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010300    0.061882    1.950866 2179.912842 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.061882    0.000000 2179.912842 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.049763    0.243082    1.916988 2181.829834 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.243082    0.000227 2181.830078 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.031000    0.158620   14.574426 2196.404541 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.158620    0.000000 2196.404541 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005056    0.036714    1.353101 2197.757568 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.036714    0.000227 2197.757812 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.173217    0.196678 2197.954590 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.173273    0.000909 2197.955322 ^ io_south_out[9] (out)
                                           2197.955322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.955322   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.794434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.009812    0.060863    1.646413 2173.605469 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.060863    0.000000 2173.605469 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035109    0.174226    0.206455 2173.812012 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.174283    0.000909 2173.812988 ^ io_west_out[8] (out)
                                           2173.812988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.812988   data arrival time
---------------------------------------------------------------------------------------------
                                           5825.937012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.009300    0.057920   14.663556 2160.576660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.057920    0.000000 2160.576660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.022600    0.120896   11.382554 2171.959229 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.120896    0.000000 2171.959229 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.004825    0.039889    1.565240 2173.524414 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.039889    0.000000 2173.524414 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.172489    0.197360 2173.721680 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.172545    0.000909 2173.722656 ^ io_south_out[8] (out)
                                           2173.722656   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2173.722656   data arrival time
---------------------------------------------------------------------------------------------
                                           5826.027832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008253    0.055712   15.234719 2161.147705 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.055712    0.000000 2161.147705 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.174270    0.204636 2161.352295 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.174327    0.000909 2161.353271 ^ io_west_out[3] (out)
                                           2161.353271   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.353271   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.396973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005222    0.037700   14.991656 2160.904785 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.037700    0.000227 2160.904785 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034876    0.173046    0.196906 2161.101807 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.173102    0.000909 2161.102783 ^ io_south_out[3] (out)
                                           2161.102783   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2161.102783   data arrival time
---------------------------------------------------------------------------------------------
                                           5838.647461   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007718    0.056132    8.953976 2154.866943 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.056132    0.000000 2154.866943 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035235    0.174709    0.205091 2155.072021 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.174766    0.000909 2155.072998 ^ io_west_out[2] (out)
                                           2155.072998   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2155.072998   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.676758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005596    0.029267    8.742064 2154.655029 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029267    0.000000 2154.655029 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.091133    0.174396 2154.829590 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.091142    0.000909 2154.830322 v io_south_out[2] (out)
                                           2154.830322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2154.830322   data arrival time
---------------------------------------------------------------------------------------------
                                           5844.919922   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007352    0.033616    5.557013 2151.469971 v cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.033616    0.000000 2151.469971 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035172    0.091682    0.176669 2151.646729 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.091693    0.000909 2151.647705 v io_west_out[10] (out)
                                           2151.647705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.647705   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.102539   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004537    0.027477    5.434004 2151.346924 v cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.027477    0.000000 2151.346924 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.090981    0.173486 2151.520508 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.090990    0.000909 2151.521484 v io_south_out[10] (out)
                                           2151.521484   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2151.521484   data arrival time
---------------------------------------------------------------------------------------------
                                           5848.228516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005493    0.041533    1.488161 2147.401123 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.041533    0.000000 2147.401123 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.174389    0.199407 2147.600586 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.174446    0.000909 2147.601562 ^ io_west_out[0] (out)
                                           2147.601562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.601562   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.148438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008400    0.055888    1.672333 2145.913086 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.055888    0.000000 2145.913086 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006307    0.041225    1.318085 2147.231201 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.041225    0.000227 2147.231445 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.172857    0.198270 2147.429688 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.172912    0.000909 2147.430420 ^ io_south_out[0] (out)
                                           2147.430420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2147.430420   data arrival time
---------------------------------------------------------------------------------------------
                                           5852.319336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.003868    0.024375    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024376    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.007438    0.095712    0.110504 2000.124634 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.095743    0.000227 2000.124878 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.030191    0.151403   15.393198 2015.518066 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.151403    0.000000 2015.518066 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.008991    0.052830    7.818017 2023.336060 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.052830    0.000000 2023.336060 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032091    0.159869    1.349690 2024.685791 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.159869    0.000000 2024.685791 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008291    0.049783   14.957323 2039.643066 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.049783    0.000000 2039.643066 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004600    0.037219    1.789658 2041.432739 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.037219    0.000000 2041.432739 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.030163    0.151272    1.431317 2042.864136 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.151272    0.000000 2042.864136 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.024900    0.131942   14.631723 2057.495850 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.131942    0.000000 2057.495850 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007991    0.048461    1.817853 2059.313721 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.048461    0.000000 2059.313721 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.026291    0.133201    1.227818 2060.541504 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.133201    0.000000 2060.541504 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.008391    0.035016    8.770713 2069.312256 v cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.035016    0.000000 2069.312256 v cell2/SBsouth_in[2] (fpgacell)
     1    0.044291    0.107812    1.364015 2070.676270 v cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.107812    0.000227 2070.676514 v cell0/CBnorth_in[2] (fpgacell)
     1    0.020391    0.104228   15.040997 2085.717529 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.104228    0.000000 2085.717529 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.049791    0.243217    1.869466 2087.586914 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.243217    0.000227 2087.587158 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.018891    0.096899   14.789521 2102.376709 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.096899    0.000000 2102.376709 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.016491    0.086243    1.648004 2104.024658 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.086243    0.000000 2104.024658 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027491    0.136494    8.137477 2112.162109 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.136494    0.000000 2112.162109 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.041691    0.204691    1.904937 2114.067139 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.204691    0.000227 2114.067383 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.028491    0.140714   14.677426 2128.744629 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.140714    0.000000 2128.744629 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.037291    0.183935    1.766921 2130.511719 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.183935    0.000000 2130.511719 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.006300    0.044238   13.729051 2144.240723 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.044238    0.000000 2144.240723 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005125    0.036300    1.487706 2145.728271 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.036300    0.000000 2145.728271 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.172826    0.196223 2145.924561 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.172881    0.000909 2145.925537 ^ io_south_out[16] (out)
                                           2145.925537   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2145.925537   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.824707   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.095886    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000    0.066605 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163402    0.230007 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000539    0.230546 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200763    0.431309 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130240    0.007455    0.438763 ^ cell3/clk (fpgacell)
     2    0.027181    0.139015    1.922099    2.360862 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.139027    0.003627    2.364489 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.035276    0.175323    0.234432    2.598921 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.175324    0.000698    2.599620 ^ config_data_out (out)
                                              2.599620   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.599620   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.150879   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010924    0.055558    0.037062 2000.037109 ^ config_en (in)
                                                         config_en (net)
                      0.055560    0.000000 2000.037109 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113471    0.136759    0.169848 2000.206909 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.136860    0.003183 2000.210205 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.163393    0.187498    0.191449 2000.401611 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.236161    0.073442 2000.474976 ^ cell0/config_en (fpgacell)
                                           2000.474976   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006366 10000.236328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200089 10000.436523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.137753    0.009095 10000.445312 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                 -2.448860 9997.746094   library setup time
                                           9997.746094   data required time
---------------------------------------------------------------------------------------------
                                           9997.746094   data required time
                                           -2000.474976   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.270996   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010924    0.055558    0.037062 2000.037109 ^ config_en (in)
                                                         config_en (net)
                      0.055560    0.000000 2000.037109 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113471    0.136759    0.169848 2000.206909 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.136860    0.003183 2000.210205 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     2    0.163393    0.187498    0.191449 2000.401611 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.225805    0.063892 2000.465454 ^ cell1/config_en (fpgacell)
                                           2000.465454   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006366 10000.236328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200089 10000.436523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141981    0.020918 10000.457031 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                 -2.448860 9997.757812   library setup time
                                           9997.757812   data required time
---------------------------------------------------------------------------------------------
                                           9997.757812   data required time
                                           -2000.465454   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.292480   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010924    0.055558    0.037062 2000.037109 ^ config_en (in)
                                                         config_en (net)
                      0.055560    0.000000 2000.037109 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113471    0.136759    0.169848 2000.206909 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.139163    0.014325 2000.221313 ^ cell2/config_en (fpgacell)
                                           2000.221313   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000000 10000.230469 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200998 10000.430664 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130491    0.009095 10000.440430 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.190430   clock uncertainty
                                  0.000000 10000.190430   clock reconvergence pessimism
                                 -2.448860 9997.741211   library setup time
                                           9997.741211   data required time
---------------------------------------------------------------------------------------------
                                           9997.741211   data required time
                                           -2000.221313   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.520020   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.010924    0.055558    0.037062 2000.037109 ^ config_en (in)
                                                         config_en (net)
                      0.055560    0.000000 2000.037109 ^ input2/A (sky130_fd_sc_hd__buf_12)
     3    0.113471    0.136759    0.169848 2000.206909 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.136943    0.004320 2000.211304 ^ cell3/config_en (fpgacell)
                                           2000.211304   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000000 10000.230469 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200998 10000.430664 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130240    0.007276 10000.438477 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.188477   clock uncertainty
                                  0.000000 10000.188477   clock reconvergence pessimism
                                 -2.448860 9997.739258   library setup time
                                           9997.739258   data required time
---------------------------------------------------------------------------------------------
                                           9997.739258   data required time
                                           -2000.211304   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.527344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011245    0.056995    0.038199 2000.038208 ^ nrst (in)
                                                         nrst (net)
                      0.056997    0.000000 2000.038208 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119690    0.143703    0.173259 2000.211548 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.143785    0.002956 2000.214478 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.169953    0.193750    0.193722 2000.408203 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.248492    0.079581 2000.487793 ^ cell0/nrst (fpgacell)
                                           2000.487793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006366 10000.236328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200089 10000.436523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.137753    0.009095 10000.445312 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                 -1.055470 9999.139648   library setup time
                                           9999.139648   data required time
---------------------------------------------------------------------------------------------
                                           9999.139648   data required time
                                           -2000.487793   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.651367   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011245    0.056995    0.038199 2000.038208 ^ nrst (in)
                                                         nrst (net)
                      0.056997    0.000000 2000.038208 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119690    0.143703    0.173259 2000.211548 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.143785    0.002956 2000.214478 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     2    0.169953    0.193750    0.193722 2000.408203 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.235892    0.068212 2000.476440 ^ cell1/nrst (fpgacell)
                                           2000.476440   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006366 10000.236328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200089 10000.436523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141981    0.020918 10000.457031 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                 -1.055470 9999.151367   library setup time
                                           9999.151367   data required time
---------------------------------------------------------------------------------------------
                                           9999.151367   data required time
                                           -2000.476440   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.675293   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011245    0.056995    0.038199 2000.038208 ^ nrst (in)
                                                         nrst (net)
                      0.056997    0.000000 2000.038208 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119690    0.143703    0.173259 2000.211548 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.146989    0.017280 2000.228760 ^ cell2/nrst (fpgacell)
                                           2000.228760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000000 10000.230469 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200998 10000.430664 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130491    0.009095 10000.440430 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.190430   clock uncertainty
                                  0.000000 10000.190430   clock reconvergence pessimism
                                 -1.055470 9999.133789   library setup time
                                           9999.133789   data required time
---------------------------------------------------------------------------------------------
                                           9999.133789   data required time
                                           -2000.228760   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.905273   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     1    0.011245    0.056995    0.038199 2000.038208 ^ nrst (in)
                                                         nrst (net)
                      0.056997    0.000000 2000.038208 ^ input118/A (sky130_fd_sc_hd__buf_12)
     3    0.119690    0.143703    0.173259 2000.211548 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.143942    0.005002 2000.216553 ^ cell3/nrst (fpgacell)
                                           2000.216553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000000 10000.230469 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200998 10000.430664 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130240    0.007276 10000.438477 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.188477   clock uncertainty
                                  0.000000 10000.188477   clock reconvergence pessimism
                                 -1.055470 9999.132812   library setup time
                                           9999.132812   data required time
---------------------------------------------------------------------------------------------
                                           9999.132812   data required time
                                           -2000.216553   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.916016   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     1    0.003889    0.011161    0.006366 2000.006470 v config_data_in (in)
                                                         config_data_in (net)
                      0.011163    0.000000 2000.006470 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037395    0.085261    0.171895 2000.178345 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.085311    0.001819 2000.180176 v cell0/config_data_in (fpgacell)
                                           2000.180176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006366 10000.236328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200089 10000.436523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.137753    0.009095 10000.445312 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.195312   clock uncertainty
                                  0.000000 10000.195312   clock reconvergence pessimism
                                  0.225470 10000.420898   library setup time
                                           10000.420898   data required time
---------------------------------------------------------------------------------------------
                                           10000.420898   data required time
                                           -2000.180176   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.241211   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.095886    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000    0.066605 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163402    0.230007 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006018    0.236025 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200478    0.436503 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141981    0.020761    0.457264 ^ cell1/clk (fpgacell)
     1    0.099406    0.479282    2.148799    2.606063 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.481044    0.025871    2.631934 ^ cell2/config_data_in (fpgacell)
                                              2.631934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000000 10000.230469 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200998 10000.430664 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130491    0.009095 10000.440430 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.190430   clock uncertainty
                                  0.000000 10000.190430   clock reconvergence pessimism
                                  0.387480 10000.577148   library setup time
                                           10000.577148   data required time
---------------------------------------------------------------------------------------------
                                           10000.577148   data required time
                                             -2.631934   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.945312   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.095886    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000    0.066605 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163402    0.230007 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006018    0.236025 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200478    0.436503 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.137753    0.009084    0.445587 ^ cell0/clk (fpgacell)
     1    0.088571    0.428178    2.115926    2.561513 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.428929    0.015892    2.577405 ^ cell1/config_data_in (fpgacell)
                                              2.577405   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065910    0.006366 10000.236328 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.122755    0.136826    0.200089 10000.436523 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.141981    0.020918 10000.457031 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.207031   clock uncertainty
                                  0.000000 10000.207031   clock reconvergence pessimism
                                  0.387480 10000.594727   library setup time
                                           10000.594727   data required time
---------------------------------------------------------------------------------------------
                                           10000.594727   data required time
                                             -2.577405   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.017578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.020090    0.095886    0.066605    0.066605 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000    0.066605 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163402    0.230007 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000539    0.230546 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200763    0.431309 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130491    0.008706    0.440015 ^ cell2/clk (fpgacell)
     1    0.086074    0.416354    2.108077    2.548092 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.417076    0.015373    2.563466 ^ cell3/config_data_in (fpgacell)
                                              2.563466   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     1    0.020090    0.095886    0.066393 10000.066406 ^ clk (in)
                                                         clk (net)
                      0.095926    0.000000 10000.066406 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.045823    0.064991    0.163709 10000.230469 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.064998    0.000000 10000.230469 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.116001    0.129571    0.200998 10000.430664 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.130240    0.007276 10000.438477 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.188477   clock uncertainty
                                  0.000000 10000.188477   clock reconvergence pessimism
                                  0.387480 10000.576172   library setup time
                                           10000.576172   data required time
---------------------------------------------------------------------------------------------
                                           10000.576172   data required time
                                             -2.563466   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.011719   slack (MET)



