*********************************************************************************
Commit: 7cf498a28b77d98bc6c616e5d44837b77111d53e 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg: [TGL] FV size reduction
  
  1.Selective use of PeiDebugLibDebugServicein PEIM and BaseDebugLibAllDebugPort in PEI_CORE/DXE_CORE.
  2.Align PcdFixedDebugPrintErrorLevel as PcdDebugPrintErrorLevel.
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1507386568
  Change-Id: I3a53082a93e76a4bf275f52865a0b3faa724eec0
  Original commit hash: 8d89b96d2df0200225976170fc2d3e7fb1785a1c
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 7aa1215e05fa8f599b95200d1e22cce4dcfd51cd 
*********************************************************************************

[CPU], [SA]

  RKL External - FSP Wrapper and External - EDK II Builds are Failing
  
  -Edit to RocketLakeFspPkg.dsc to resolve missing !endif issue
  -Removing InternalOnly Tags in BAT files for building RocketLake
  -Edit to SaSetup.uni for RocketLake MRC
  -Removing Restricted Tags from RocketLake code in ClientOneSiliconPkg
  
  Hsd-es-id: 2208237389
  Change-Id: If9d9c79da93ce040ccf2991b3157ea60900c50e6
  Original commit hash: 1058798a5d5d676150f725f03bb03da2de11b4e1
  
  ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
  ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/Common/CpuRegs.h
  ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 54125dc3f78d949e9d6ca328a36f83f74bfb858e 
*********************************************************************************

[SA], [ASL]

  [JSL] Workaround to fix boot regression in JasperLakeplus, caused by
  review - https://git-amr-7.devtools.intel.com/gerrit/56962.
  SaNvs is moved to Dsdt from Ssdt in C1S and this is causing
  Boot regression issue in jasperlake project.
  Keeping W/A because it is blocking critical PO release - JSL.
  Will remove this WA after proper fix.
  UnitTest: Able to boot on RVP after this change.
  
  Change-Id: I99252abd97075253e64e07fd4268137ade211d09
  Original commit hash: fd125bad7295ef64611c5a3500e355eb11935873
  
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: a458799910846a0220c64a0a62b0985d78d27154 
*********************************************************************************

[SiliconPkg], [SA]

  [TGL][SA]Remove old PCIe/DMI IP Silicon code
  Removed the restricted tag around the CpuPcieSmm which was kept earlier for initial implementation.
  Removed the CpuPcie from SaPlatform
  Hsd-es-id:  1607425624
  
  Change-Id: I8975729c8f1a61f46fb6d6c8eeabc602e594e02c
  Original commit hash: 6443f4f8babe0f47b989dae88dce2da8415cc6eb
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInfoLib.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
  ClientOneSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
  ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 33a68567079e8e8861d2182637bfa78acb894c8c 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/bld.bat: Add build check on FV Firmware Binaries offset setting
  
  Startup ACM has 128KB alignment requirement.
  The module has 128KB alignment option in FDF which is based on FV base address,
  so Firmware Binaries FV base absolute address needs to meet 128KB alignment as well.
  It will break system boot otherwise.
  This commit adds quick check in bld script to capture the requirement violation
  in build process. This is for internal use only.
  
  Hsd-es-id: 2208260914
  Change-Id: I50fb7b1ce6c67c1696de389c25c0e8b822f47504
  Original commit hash: 23111a8e0b4100c319792b073ccbb39f8c6f076a
  
  TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
  TigerLakeBoardPkg/bld.bat
  TigerLakeBoardPkg/postbuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: ebbf504ebc75e82e982be4aa9c4cbc262c95d02f 
*********************************************************************************

[SiliconPkg], [PCH]

  ClientOneSiliconPkg: [TGP A3] [IPM] Sata clockreq asserted during platform in S0i2.1
  
  SATA BWG update.
  Removal of step 4 in the SATA Controller Disabling flow is applicable for TGP_LP, TGP_H, ADP_S, ADP_LP and onward.
  
  Hsd-es-id: 1409851777
  Change-Id: Ibfe680f8cc9a8cecfa9e693a8477ca29d1025d62
  Original commit hash: fc9beef0a0b92455935c205c4e95c37d990cf347
  
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 39df4bec32d0f8cbb0a668d7e90c8cc0d34bd0e8 
*********************************************************************************

[PlatformPkg]

  [TGL][IOTG]TigerLakePlatSamplePkg\Setup: Remove restricted flag for IEH setup option
  
  IEH mode is disabled by default in CCG and it is under restricted flag.
  This change is to enable the code for IOTG to enable IEH mode
  
  Hsd-es-id: 1409430447
  Change-Id: I2361174db4270af700e555551ea48dcd365ec1ee
  Original commit hash: ca485e30e8803b357b69b0395e641e133beadca3
  
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 00903971b3c5d1cfcacc2eef96fd82ff2dd8c786 
*********************************************************************************

[SiliconPkg], [PCH], [PlatformPkg]

  Move HdAudio initialization to Pre-mem
  
  Hd Audio controller and DSP subsystem should be initialized before any access to Sndw codecs.
  HdAudio init is called on the beggining of PreMem phase. Part of HdAudio config options were moved to PreMem Config.
  
  Topic of the patch series:
  PC Beep support for SoundWire Interface from BIOS
  
  Hsd-es-id: 1607289546
  Change-Id: I0bb2b2a82c1b3ba20a756eb794ca38d21a7e4cbd
  Original commit hash: df71ebc622628650d0771b6d3e8c9a397e607eb9
  
  ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Library/PeiHdaInitLib.h
  ClientOneSiliconPkg/IpBlock/Hda/IncludePrivate/Register/HdaRegs.h
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: ecs

*********************************************************************************
Commit: 86f2daf5f1a5e75b65329f7c8ceb079d554ca642 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  Make python 3.X as default mode to run all python scripts
  
  Due to Python 2.X will be out of maintain soon and Basetools start
  supported python scripts in 3.7 from EDK201903 Stable tag,
  this patch is to make python 3.X as default mode to run all python scripts
  so we can support the current usage model and align with future goal.
  
  Hsd-es-id: 1507331089
  Change-Id: I9911add5f8f3e9d6e40f2e9e4fb98d260b0352c3
  Original commit hash: 0039c9e64be63b0013db8ad2bea8f1df2658ca03
  
  ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
  ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconBuild.bat
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat
  ClientSiliconPkg/BuildFsp.cmd
  TigerLakeBoardPkg/PrepareBaseTools.cmd
  TigerLakeBoardPkg/SetEdk2Env.bat
  TigerLakeBoardPkg/bld.bat
  TigerLakeBoardPkg/postbuild.bat
  TigerLakeBoardPkg/prebuild.bat
  TigerLakeFspPkg/BuildFv.cmd
  TigerLakeOpenBoardPkg/PrepareBaseTools.cmd
  TigerLakeOpenBoardPkg/TigerLakeSimics/SetEdk2Env.bat
  TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/FvBinaryRebase.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/ProcessFvRebase.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBiosUpdateImages.bat
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsInf.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBiosIdFromBin.py
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetEcVerFromBin.py
  TigerLakePlatSamplePkg/FixAceGcc.py
  TigerLakePlatSamplePkg/capsulebuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: future

*********************************************************************************
Commit: 6cea0402f5aa439302eaaeb1f77b47a2e6408c65 
*********************************************************************************

[ASL]

  [TCSS]: BIOS should not touch the TBT PCIe RP L0S enable bit in HotPlug SCI
  
  Sync https://git-amr-7.devtools.intel.com/gerrit/#/c/52261/
  
  Hsd-es-id: 1607655827
  Change-Id: I5b088dbeb7dfec5aa12f8a4c0b7c74e88cafcdbd
  Original commit hash: dd2617b043fdf0d2de9db0259d4cec30c980c224
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: f84aca1367e01f752fde6aee1b738d322d1a89ef 
*********************************************************************************

[ASL]

  [TCSS]: Sporadically(2/10) TBT3 Devices (Storage/Docks) not enumerating  when plugged in S0 because of
  OS race condition of _PS0 invoked before L61
  
  Sync https://git-amr-7.devtools.intel.com/gerrit/#/c/51919/
  
  Hsd-es-id: 1507366498
  Change-Id: I1922425d2a99892385bcf29039c66d4da64d35d1
  Original commit hash: 1c91f924ffd77c8fd3116c6b40260d18ac090525
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: bb0549bb420cbd10854be8af270e7d000cacee1c 
*********************************************************************************

[PlatformPkg]

  Core ratio limit overrides reverts back to '0' on loading Bios defaults
  
  Problem: Core ratio limit values are retaining 0 after Load defaults
  Solution: Updated setup variable to 0 while loading to defaults
  
  Unit TestDone:
  1. Core ratio limit values are retaining to its original values after load defaults
  2. Checked OS boot status for
  1. SPI-FSP   -Release &Debug
  
  Hsd-es-id: 1607365681
  Change-Id: Ic5efdc03aa1d646413d3242c77b690eb983e06dd
  Original commit hash: 28c32ddc405a152720043f8452d1beff6308fb7c
  
  TigerLakePlatSamplePkg/Setup/CpuSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 90a3a048ba3165c40bb2a878788eaffefde9bb0f 
*********************************************************************************

[CPU]

  TGL Security[A2] : SGX EPOCH values exposed in the External BIOS debug log
  
  Tag SGX EPOCH debug print statements as restricted
  
  Hsd-es-id: 1607611466
  Change-Id: If627be60960dee756ffdae9c16c7bfaa45c5cdbd
  Original commit hash: 53abd7853c3e3ea068cc06de20154af311612a41
  
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 0d55f7447567d99363940412bfa24cbfc8403449 
*********************************************************************************

[ASL], [BoardPkg]

  [TGL][TCSS] ITBT root port isn't enumerated when multi seg function enable
  
  1. Sync code from ICL https://git-amr-7.devtools.intel.com/gerrit/#/c/55915/
  2. Add pcd "gSiPkgTokenSpaceGuid.PcdITbtEnable" in AdvancedAcpiDxe.inf to fixed always not define problem
  3. Modify token form "gMinPlatformPkgTokenSpaceGuid" to "gSiPkgTokenSpaceGuid" to fixed "PcdPciExpressRegionLength" value not correct
  4. Modify "PD00" to "PD70" and "AD00" to "AD70" in SegSsdt.asl to fixed redefinition under \_SB
  
  Hsd-es-id: 1507351994
  Change-Id: I800f3daee356bc6645f900e242b0865a0e36e106
  Original commit hash: a53eaf4aaf5aa6edc72ab0b5dbf7bb25d1066137
  
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/SegSsdt/SegSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
  TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
  TigerLakeBoardPkg/Library/BaseMmioInitLib/BaseMmioInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 604f2036c65dc53ccb485e81e815d18b279cfc74 
*********************************************************************************

[PCH], [BoardPkg]

  [TGP] Change TGL A2 default BIOS option for PCH-IO->PCIE to enable L1.1
  
  This request is to change the following defaults in BIOS options:
  Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->ASPM = Auto
  Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->L1 Substates = L1.1
  
  Hsd-es-id: https
  Change-Id: I854d9b2ef786d2ae38885328dc7e67490b01d768
  Original commit hash: 4f493d3a43eb59fa320173da81472bae8ac47331
  
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 1176bfb9cae39c9979035c1fdc35a2dbbeb61444 
*********************************************************************************

[SA], [ASL]

  [JSL] Workaround to fix boot regression in JasperLakeplus, caused by
  review - https://git-amr-7.devtools.intel.com/gerrit/56759.
  SaNvs is moved to Dsdt from Ssdt in C1S and this is causing
  Boot regression issue in jasperlake project.
  Keeping W/A because it is blocking critical PO release - JSL.
  Will remove this WA after proper fix.
  
  Unit Test : Able to boot on RVP after this change.
  
  Change-Id: I3c6b0fa5638f9ffe70c08b114e367f0bd87b4792
  Original commit hash: 8cfed12d48014ad3f6128eddb9848367ae92c86c
  
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround
  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: ab9c971dc9de67613d50f788839f37555cc06d4b 
*********************************************************************************

[SiliconPkg], [ASL]

  Enable TGL VTd A-step workaround by providing memory for tbt driver
  
  Hsd-es-id: 2208198914
  Change-Id: I2f87d86ffbf37a041fff156bd65c485038f964a0
  Original commit hash: 2121f4b3c7bdf546f696b181e985c0515c4936ff
  
  ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/VtdInitFruLib.h
  ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
  ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VtdInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
  ClientOneSiliconPkg/Include/DmaRemappingTable.h
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: d45766f02fc299d028343993a688069180a19460 
*********************************************************************************

[PlatformPkg]

  [TGL] Remove useless definition
  
  Remove useless definition in PeiSaPolicyBoardConfig.c
  
  Hsd-es-id: 1507331731
  Change-Id: I2690b187eb51a150bfaa129673acafe297622a75
  Original commit hash: 4dabcf422de3b2951dfbb357a6105273f38b5112
  
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: useless

*********************************************************************************
Commit: aaa30314332975c7ffdb6ae394e29468cc39f208 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/MultiBoardInit: Add SkuID support to MultiBoardInitLib
  
  Add SkuID, sub SkuID support to BoardPkg.dsc and add SkuID check
  to MultiBoardInit library for PreMem, PostMem, Dxe, and Acpi.
  Set SkuID at TglXBoardDetect() based on BoardIDs.
  This commit is part of the SkuID implementation for creating default variables.
  
  Hsd-es-id: 1507015144
  Change-Id: Ic104aa0ffcdb49e80908e4c80d9b7123dcff4a02
  Original commit hash: b659d8a1e5e683a273fd265de0732912c13ced8c
  
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/Include/PlatformBoardId.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: ff50f76a6263ddf81daf8ac97354ee38ed7a909f 
*********************************************************************************

[BoardPkg]

  Ament TGL H patch config table to keep it consistent with current design
  
  updating the TGL-H Config table so this change doesnt break it.
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/2208220087
  
  Change-Id: I3e22bb56bf5c7023b9e109fdf49e5b822ce047bc
  Original commit hash: ec4af03ff4ba7918b4863d9241ccca871e8ba891
  
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: dceb69c76a686cf37c1cc928c6d8f2e4d8902720 
*********************************************************************************

[SiliconPkg], [BoardPkg], [ASL]

  Revert[TGL LP][PCIe]RTD3 flow broken in recent BIOS versions
  
  This reverts commit 24eb8f00c11b86114df961ded71865c1e99bf6ae.
  Changes caused BSOD issue
  
  Hsd-es-id: 1409512492
  
  Change-Id: Ieacd717cf643dcf13c70c430e9b787010f189595
  Original commit hash: 6555c431e7d65154a9b3fa9a5650dee20189562f
  
  ClientOneSiliconPkg/SiPkg.dec
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 8fa643a4680d93221f1513886e9ab01298c89d2b 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Enable Intel Dynamic Tuning by default
  
  This change is required to enable Dynamic Tuning ingredient by default for TGL Program
  
  Hsd-es-id: https
  Change-Id: I58f965ec02ff62beb9b725eeb77b9a6c569490ac
  Original commit hash: 0b865b42fbd0738896add48dc2f84cdc67e45fb8
  
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 92a1333e5dc702d8b525cd0091899fa6ba76d283 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg/PeiMultiBoardInitPreMemLib: Run GetBoardConfig in IsTglX when BoardId is not set
  
  We don't want to call GetBoardConfig(), where reading EC, for every SKU, U/Y/H unnecessarily.
  This commit makes GetBoardConfig() run only when BoardId is not set yet,
  which saves time for reading EC.
  Also moves WakeUpEC() to GetBoardConfig() so we should save the time for it as well.
  
  Hsd-es-id: 2208188230
  Change-Id: Ie309a74d2d410fd1d44b12585f4c3d3afc8dabbf
  Original commit hash: aae0a1e0341a7199ba939229f42c50a21dfefdbc
  
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c82cd39eb957676ace5fa1a4c8647df384ecf7c8 
*********************************************************************************

[BoardPkg]

  Revert "Switch FSP Dispatch mode as default mode."
  
  This reverts commit f9b769f986487975ad79c80e5f15401acde6154c.
  
  Hsd-es-id: 1507359795
  Change-Id: Iffeceef9f5e2958c370223f8fce1573ad73379ca
  Original commit hash: 9848dd7ca15fd9870e282e91b382de58391755a2
  
  TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: fe90f4d54dcfa6965d16b3f9dc911c86e303aa08 
*********************************************************************************

[SiliconPkg]

  ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Updated base GetSet function's Bit parameter to be Lane
  
  1. Change the "Bit" parameter name to "Lane" parameter to make it more ambiguous in that it is not Data centric
  2. Add a LaneMax variable that will be updated in a function call which determines whether it should be limited to Data bits or some other limit
  3. Add a restricted tag to expand the above function call to other parameters
  
  Hsd-es-id: 2208127677
  Change-Id: I3c15c337dbb56b82fb89d2a62f185012ffac9210
  Original commit hash: bb92ec172a946a9b1d596aab59ff14721ae547b9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: ec1e10cc7bb1391a6c8ba2d4a27e6f4181198d48 
*********************************************************************************

[SiliconPkg]

  Revert "[JSL] Removed TME feature from JSL+ code as not POR"
  
  This reverts commit 8e37b2d6ede0ecc832cdd970c5e7987e5ce6935f.
  
  Reverting to unblock. Changes need to be done as the pcd used is not
  avaiable in JSL source.
  
  Hsd-es-id: 1607328429
  Change-Id: I205d375f41b8d554d1057de55e93333ba5b5088f
  Original commit hash: 74225c56b8a0c8b1b9c2088d642f66a99646a4d3
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: b4a9bdac88e47f65a917b6a58f96236d4eb7b3ca 
*********************************************************************************

[SA]

  Decouple DMI and CpuPcie
  1. Move SaDmiTcVcInit() and MaxPayloadSizeInit() out of PcdCpuPcieEnable control
  2. Move some restricted DMI policy from PCIE_PEI_PREMEM_CONFIG to SA_SV_MISC_CONFIGURATION
  
  Hsd-es-id: 1607588886
  Change-Id: Iefdead5427f375ae3fc618999d8b572b97b8c5ec
  Original commit hash: cd41845d6668a055fe2379dc142ad9bad0edcf35
  
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaDmiInitLib.h
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 7173dc51c68d7b40921d3cece9b3642c009c8132 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  [TGL][SV] These changes are required to allow the TGLU LPDDR4 SV board to boot
  
  The BoardId for TGL U LPDDR4 SV boards is different from the TGL U LPDDR4 RVP board. Without these changes, the SV board will not boot to UEFI shell.
  Further work will be needed to implement the correct GPIO, but this is the first step toward a working SV board.
  
  Hsd-es-id: 1409346288
  Change-Id: I52a0948fa213d23a2a53921c459090e03b39aac0
  Original commit hash: bab78668e28220ff0864e05ced2fb87c686669fe
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 23770990a8653527b20bd0955d6f94366c27a226 
*********************************************************************************

[CPU], [ASL], [PCH], [SA], [BoardPkg], [PlatformPkg]

  Code Sync
  
  Hsd-es-id: 1607594818
  Change-Id: I30dbd7cac7873b51e6cb7cc6156953a9bf5b950b
  Original commit hash: 0ba92c0863e5d2009517e7ce5b5b5d2487a7d91b
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
  ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h
  ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/Dxe.dsc
  ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
  ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
  ClientOneSiliconPkg/Fru/TglCpu/Include/Register/CpuPcieRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
  ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
  ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
  ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
  ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/HybridStorage/HybridStorageConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/Include/ConfigBlock/SerialIo/SerialIoConfig.h
  ClientOneSiliconPkg/Include/DmaRemappingTable.h
  ClientOneSiliconPkg/Include/IccMsgs.h
  ClientOneSiliconPkg/Include/Library/DxeMeLib.h
  ClientOneSiliconPkg/Include/Library/GpioConfig.h
  ClientOneSiliconPkg/Include/Library/PchPcieRpLib.h
  ClientOneSiliconPkg/Include/Library/PeiMeLib.h
  ClientOneSiliconPkg/Include/Library/SerialIoI2cMasterLib.h
  ClientOneSiliconPkg/Include/Library/SerialIoUartLib.h
  ClientOneSiliconPkg/Include/MkhiMsgs.h
  ClientOneSiliconPkg/Include/PcieRegs.h
  ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
  ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
  ClientOneSiliconPkg/Include/Protocol/Spi.h
  ClientOneSiliconPkg/Include/Register/FlashRegs.h
  ClientOneSiliconPkg/Include/Register/FlashRegsVer1.h
  ClientOneSiliconPkg/Include/Register/FlashRegsVer2.h
  ClientOneSiliconPkg/Include/Register/GpioRegs.h
  ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
  ClientOneSiliconPkg/Include/Register/SataRegs.h
  ClientOneSiliconPkg/Include/SerialIoDevices.h
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/CpuPcieInfoLibTgl.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer1.c
  ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLibNull.c
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeGraphicsPolicyLib.h
  ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen9/PeiDisplayInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/AdditionalDisableSteps.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.c
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cMasterCommonLib.h
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/PeiSerialIoI2cMasterLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/PeiDxeSerialIoI2cMasterCommonLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoPolicyLib.h
  ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoPrivateLib.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer1.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2c.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cNull.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer1.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer2.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpi.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiNull.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer1.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer2.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUart.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer1.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer2.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer3.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitPrivateLib.h
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.c
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/BaseSerialIoUartLibNull/BaseSerialIoUartLibNull.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.c
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/SerialIoUartPrivateLib.h
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.c
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.inf
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
  ClientOneSiliconPkg/IpBlock/Tsn/IncludePrivate/Register/TsnRegs.h
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c
  ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/BzmDxe.c
  ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/RootDsms.asl
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
  ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
  ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
  ClientOneSiliconPkg/Pch/IncludePrivate/PchConfigHob.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibrary.h
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.c
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibTgl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer3.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
  ClientOneSiliconPkg/Product/RocketLake/RocketLakeSiliconPkg.dsc
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.c
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/RocketLake/SiPkgCommonLib.dsc
  ClientOneSiliconPkg/Product/RocketLake/SiPkgDxe.dsc
  ClientOneSiliconPkg/Product/RocketLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
  ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
  ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
  ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/Include/SaRegs.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
  TigerLakeBoardPkg/BiosId.env
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgBuildOption.dsc
  TigerLakeBoardPkg/BoardPkgConfig.dsc
  TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakeBoardPkg/BuildIafw.sh
  TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
  TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
  TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
  TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/TigerLakeHBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiDetect.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakeBoardPkg/bld.bat
  TigerLakeBoardPkg/cln.bat
  TigerLakeBoardPkg/postbuild.bat
  TigerLakeBoardPkg/prep.bat
  TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
  TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
  TigerLakeFspPkg/FspInit/Pei/FspInit.c
  TigerLakeFspPkg/FspInit/Pei/FspInit.inf
  TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.c
  TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
  TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
  TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/TigerLakeFspPcds.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeFspPkg/Upd/FspsUpd.dsc
  TigerLakePlatSamplePkg/EC/EC.c
  TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
  TigerLakePlatSamplePkg/Features/LifeCycleState/LifeCycleState.c
  TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SerialIoUartStatusCodeWorker.c
  TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SerialIoUartStatusCodeWorker.c
  TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/SerialIoUartStatusCodeWorker.c
  TigerLakePlatSamplePkg/Features/UiApp/BootMaint/Bm.vfr
  TigerLakePlatSamplePkg/Features/UiApp/BootMaint/FormGuid.h
  TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.c
  TigerLakePlatSamplePkg/Library/BaseSerialIoUartDebugHelperLib/BaseSerialIoUartDebugHelperLib.inf
  TigerLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.inf
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
  TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSiPolicyDebugLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiSaPolicyInit.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c
  TigerLakePlatSamplePkg/PlatformPkg.dec
  TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
  TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.uni
  TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
  TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
  TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  TigerLakePlatSamplePkg/Setup/Setup.inf
  TigerLakePlatSamplePkg/Setup/SetupId.h
  TigerLakePlatSamplePkg/Setup/SetupPrivate.h
  TigerLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
  TigerLakePlatSamplePkg/Setup/TccPchPcieSetup.hfr
  TigerLakePlatSamplePkg/Setup/TccSetup.c
  TigerLakePlatSamplePkg/Setup/TccSetup.hfr
  TigerLakePlatSamplePkg/Setup/TccSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 6b78e186da1e3b069028de78df7e9e06451e6ea3 
*********************************************************************************

[BoardPkg]

  Integrate New TigerLake Microcode Patch 0x34
  
  Update Microcode Patch
  
  Hsd-es-id: https
  Change-Id: Idb2e9329d49a9e7217ff000146717e78a476e423
  Original commit hash: eee21aa464bbb3df3ad84a477792781babe1241c
  
  TigerLakeBoardPkg/BoardPkg.fdf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: a0b1eb28b1be622459b535689baeaa838de0c540 
*********************************************************************************

[BoardPkg]

  Fine tune  MRC parameters towards milestone to get best out of silicon
  
  Set MRC MAx Frequency to 2133MHz and SAGV to disable state as per request
  
  Hsd-es-id: https
  Change-Id: I0b4bbc703c2282e3ec8e22ca57a9fa6e277e5d12
  Original commit hash: dbf3bcb2b9e673df502015006aeb25aefaa09a5f
  
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: b069df135cd6b3d8748d82fd28d4e24ce7781618 
*********************************************************************************

[PlatformPkg]

  TigerLakePlatSamplePkg: Use PcdFeatureFlag and replace trusted consoles check.
  
  After the integration of the MinPlatform changes, some PCDs got redefined
  affecting their scope. For this particular issue, PcdTpm2Enable was a
  PcdFixedAtBuild and became a PcdFeatureFlag. The main side effect of this change
  in type of PCD is that the definition is no longer visible for the C
  pre-processor, so it can't be used to exclude code at compile time.
  
  To work around this issue, the new changes get the PCD value at runtime to
  decide if the Physical Presence flows will be executed or not.
  
  Additionally, the trusted consoles check has been replaced and aligned to what
  is being defined in the MinPlatform changes, in which the platform defines a
  trusted input and a trusted output console. The presence of this will suffice
  for the Physical Presence flows to be issued. If any of this trusted consoles is
  missing, or the trusted output is not configured as primary display, then the
  Physical Presence operation will be deferred.
  
  Hsd-es-id: 1607584021
  Change-Id: I04103320569644ab3435b1d1537bdd8e97fc410c
  Original commit hash: 413b3958d02066797f7add3d204c9734bf5c5316
  
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
  TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: work around

*********************************************************************************
Commit: 358052ca9d89c8c019febb609a5dba1dfae22619 
*********************************************************************************

[SiliconPkg], [PlatformPkg]

  Revert "[TGL A3] [cAVS] [BIOS] BIOS settings for SNDW and HD-A needs to be fixed in Advanced Link config"
  
  This reverts commit d2dc168ea28a93cec4fe83c934a4acb80d7ec584 with Change-Id Ibf140a3fe1358e974301e9366688d6a1204ee006
  due to regression issue
  
  Hsd-es-id: 1409680145
  Change-Id: I482b4a1f050f8810fcdcdd5e71991c5ba5fb8b0e
  Original commit hash: c2c78bdba56fa49c157f3658c496525ffec705d8
  
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 1b8511f1b4bfbe64087379ccf8ff70bddb0a5f02 
*********************************************************************************

[SiliconPkg], [PCH]

  [TGL] GPIO IO Standby State
  
  IO Standby State and IO Standby Termination configuration
  
  Hsd-es-id: 2207456365
  Change-Id: I4a178116b7d3140ae788d2f6e734b42edfea5450
  Original commit hash: cef8b8f0d14fc8a1ef818d0422f429176f8817a1
  
  ClientOneSiliconPkg/Include/Library/GpioConfig.h
  ClientOneSiliconPkg/Include/Register/GpioRegs.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioNativePads.h
  ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibInternal.h
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 35668c4752bebb68a42a5867cca56b17afd5bc1d 
*********************************************************************************

[SiliconPkg], [PCH]

  [TGL][A2][Automation][REGRESSION]: SUT hangs at 9CAd while performing Restart with EXT FSPWrapper [Alpha Blocker]
  
  Removed Restricted tag for PCH Stepping Z0
  
  Hsd-es-id: 1607540050
  Change-Id: I8bf012838cc76eaaa51274bab7099fb23a8639d7
  Original commit hash: 44d628c7e84c1ff928b311f1bc585cb320bc6539
  
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
  ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
  ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: restricted

*********************************************************************************
Commit: 440045b2f92028f8cc8487610881206f0c7cb4aa 
*********************************************************************************

[SiliconPkg], [BoardPkg], [PlatformPkg]

  C1S/MemoryInit/Tgl: [TGL][MRC] Added Full BIOS setup overrides and updated MRC files to 0.3.1.97
  
  Full BIOS changes + MRC 0.3.1.97
  
  Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1409586900
  Change-Id: I4711e35b9ecec38846cc864a40f8ced7d997f68f
  Original commit hash: 809b998394949ff16a2c661b1de6a1c17840f4ca
  
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MemoryInit.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
  TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  TigerLakeFspPkg/Upd/FspmUpd.dsc
  TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Setup/SaSetup.hfr
  TigerLakePlatSamplePkg/Setup/SaSetup.uni
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 9aef85ff5df31c9bef5f4bc3f3d9df3903e6fea9 
*********************************************************************************

[SiliconPkg], [PCH], [SA], [BoardPkg], [PlatformPkg]

  Resume from S3 Hangs at PC 9AE3 on U_LPDDR4
  
  Cherry-picked https://git-amr-7.devtools.intel.com/gerrit/55483
  and https://git-amr-7.devtools.intel.com/gerrit/56238 from master
  to fix screen not coming up during S3 resume in TGL-U LP4
  
  Hsd-es-id: 2208251228
  Change-Id: Ib1d898dccb6c795f889ee5924d62fc0602f0530d
  Original commit hash: b5d29c0af50ace3202e3c6f65ceefae219f31147
  
  ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
  ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
  ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPostMemSiliconPolicyInitLibDependency.inf
  ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiPreMemSiliconPolicyInitLibDependency.inf
  ClientOneSiliconPkg/Library/PeiSiliconPolicyInitLibDependency/PeiSiliconPolicyInitLibDependency.c
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
  TigerLakeBoardPkg/BoardPkg.dec
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeFspPkg/FspInit/Pei/FspInit.c
  TigerLakeFspPkg/FspInit/Pei/FspInit.inf
  TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.c
  TigerLakeFspPkg/FspInit/Pei/FspInitPreMem.inf
  TigerLakeFspPkg/TigerLakeFspPkg.dsc
  TigerLakeFspPkg/TigerLakeFspPkg.fdf
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
  TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: 95f97921f1b7697796cb87e52e98699f5b5b0d52 
*********************************************************************************

[PCH], [BoardPkg]

  [TGP] Change TGL A2 default BIOS option for PCH-IO->PCIE to enable L1.1
  
  This request is to change the following defaults in BIOS options:
  Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->ASPM = Auto
  Intel Advanced Menu ->PCH-IO->PCI Express Configuration->PCI Express Root Port [i]->L1 Substates = L1.1
  
  Hsd-es-id: https
  Change-Id: I854d9b2ef786d2ae38885328dc7e67490b01d768
  Original commit hash: 25ade2947e5dea4e9fddbf7bfea4215d87ade9eb
  
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: http

*********************************************************************************
Commit: e16ba8fb3b088e52213af98c14c169812c8dd452 
*********************************************************************************

[CPU], [PCH], [SA]

  Remove ClientSiliconPkg dependency in C1S
  
  The reason for this change is ClientSiliconPkg dependency
  in EagleStream BIOS. It is confusing for customers.
  Second think is that C1S package should free for this dependency
  by design. There are only two things that have been done:
  1. Copy ConfigBlock header files to:
  ClientOneSiliconPkg/Include/ConfigBlock.h
  ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
  ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
  ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
  2. Remove ClientSiliconPkg/ClientSiliconPkg.dec from C1S INF files
  
  Hsd-es-id: 1808220583
  Change-Id: I781c930e9f9ea9f81639dd4c2812fe221e4cd10c
  Original commit hash: 18e0335c3170459a1f107f13ebcb98f06a9bf529
  
  ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
  ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/BaseSoftwareGuardLibNull/BaseSoftwareGuardLibNull.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLibDisable/PeiCpuPowerOnConfigLibDisable.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
  ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
  ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
  ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
  ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeJsp.inf
  ClientOneSiliconPkg/Fru/RklCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/PeiIpuInitFruLib/PeiIpuInitFruLib.inf
  ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLib.inf
  ClientOneSiliconPkg/Include/ConfigBlock.h
  ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
  ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
  ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
  ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf
  ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLibNull/DxeAmtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLibNull/PeiAmtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
  ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.inf
  ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
  ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLibNull/PeiBiosGuardLibNull.inf
  ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLibNull/PeiCnviLibNull.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLibNull/PeiCnviPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoLib/PeiDxeSmmCpuPcieInfoLibTgl.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/PeiDxeSmmCpuPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeItbtPcieRpLib/DxeItbtPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeItbtPcieRpLibNull/DxeItbtPcieRpLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/ItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciInitLib/PeiDciInitLib.inf
  ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.inf
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFiaLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gbe/Library/PeiDxeSmmGbeLib/PeiDxeSmmGbeLib.inf
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbeInitLib/PeiGbeInitLib.inf
  ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLib/PeiGnaInitLib.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaInitLibNull/PeiGnaInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsInitLib/DxeGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLibNull/PeiDisplayLibNull.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Hda/Library/DxeHdaNhltLib/DxeHdaNhltLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/Library/HdaLib/HdaLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaLib/PeiHdaLib.inf
  ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLibNull/DxeHybridGraphicsInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInitLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLibNull/PeiHybridGraphicsInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLibNull/PeiIehPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLibNull/PeiIpuInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLibNull/PeiIpuPolicyPrivateLibNull.inf
  ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/Asf/Dxe/AsfDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
  ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
  ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/HwAssetDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/IntegratedTouch/IntegratedTouch.inf
  ClientOneSiliconPkg/IpBlock/Me/Jhi/Dxe/JhiDxe.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfHeciLib/DxeAsfHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMbpDataLib/DxeMbpDataLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/DxeMeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxePttHeciLib/DxePttHeciLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeTypeLib/PeiDxeMeTypeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/DxeBeihaiLib/DxeBeihaiLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
  ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFspRkl.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibRkl.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLibNull/PeiOcInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/PeiOcLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLibNull/PeiOcLibNull.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLibNull/PeiOcPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer1.inf
  ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLibVer3.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/Library/PeiDxeSmmPchDmiAccessLib/PeiDxeSmmPchDmiAccessLib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiWithS3Lib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.inf
  ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/BasePcieHelperLib/BasePcieHelperLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiPcieRpLib/PeiPcieRpLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer1.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
  ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibWithS3.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLib/PeiCpuPsfInitLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiCpuPsfInitLibNull/PeiCpuPsfInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfLib/PeiPsfLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLib.inf
  ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmRtcAccessLib/PeiDxeSmmRtcAccessLib.inf
  ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.inf
  ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.inf
  ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer1.inf
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsLib/PeiScsLibVer2.inf
  ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/SerialIo/Uart/UartDriver/SerialIoUartDriver.inf
  ClientOneSiliconPkg/IpBlock/Smbus/Dxe/SmbusDxe.inf
  ClientOneSiliconPkg/IpBlock/Smbus/Library/PeiDxeSmmSmbusInfoLib/SmbusInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusLib/PeiSmbusLib.inf
  ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Dxe/ITbtDxe.inf
  ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/Smm/ITbtSmm.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLibNull/DxeITbtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/PeiTbtTaskDispatchLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLibNull/PeiITbtInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/PeiTcssInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLib/PeiDxeTelemetryLib.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Thc/Library/PeiDxeSmmThcLib/PeiDxeSmmThcLib.inf
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.inf
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLibNull/PeiThcPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
  ClientOneSiliconPkg/IpBlock/Thermal/Library/PeiDxeSmmThermalAccessLib/PeiDxeSmmThermalAccessLib.inf
  ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.inf
  ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLib/DxeTraceHubInitLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLibNull/PeiCpuTraceHubLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLibNull/PeiCpuTraceHubPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLibNull/PeiPchTraceHubPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLibNull/PeiTsnInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLibNull/PeiTsnPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMbLib.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLibNull/TwoLmPreMemPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/PeiDxeSmmUsbLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbDeviceControllerInitLib/PeiUsbDeviceControllerInitLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
  ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLibNull/PeiVmdPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLibNull/PeiVtdInitLibNull.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLibNull/PeiVtdPolicyLibNull.inf
  ClientOneSiliconPkg/IpBlock/Wdt/Dxe/WdtDxe.inf
  ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiDxeSmmWdtCommonLib/PeiDxeSmmWdtCommonLib.inf
  ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtLib/PeiWdtLib.inf
  ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPolicyLib.inf
  ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.inf
  ClientOneSiliconPkg/Library/DxeSiFviLib/DxeSiFviLib.inf
  ClientOneSiliconPkg/Library/PeiProcessorTraceMemoryAllocationLib/PeiProcessorTraceMemoryAllocationLib.inf
  ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
  ClientOneSiliconPkg/Library/PlatformSecLib/FspMPlatformSecLib.inf
  ClientOneSiliconPkg/Library/PlatformSecLib/FspSPlatformSecLib.inf
  ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
  ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.inf
  ClientOneSiliconPkg/LibraryPrivate/DxeSiFviInitLib/DxeSiFviInitLib.inf
  ClientOneSiliconPkg/LibraryPrivate/PeiPolicyOverrideLib/PeiSiPolicyOverrideLib.inf
  ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.inf
  ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.inf
  ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PeiDxeSmmPchInfoLibJsl.inf
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibEbg.inf
  ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/BaseSiScheduleResetLib/BaseSiScheduleResetLib.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibEbg.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
  ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeEbg.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspIcl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspTgl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
  ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
  ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
  ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcherServer.inf
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Dxe/SiInitDxe.inf
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/RocketLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
  ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/BdatAccessHandler/Dxe/BdatAccessHandler.inf
  ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.inf
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
  ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibFsp.inf
  ClientOneSiliconPkg/SystemAgent/Library/PeiSmmAccessLib/PeiSmmAccessLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmbiosMemoryLib/DxeSmbiosMemoryLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/DxeSmmCpuPcieLib/DxeSmmCpuPcieLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiPcieInitLib/PeiPcieInitLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieDmiLibNull/PeiSaPcieDmiLibNull.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
  ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeFsp.inf
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxeJsp.inf
  ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
  ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.inf
  ClientOneSiliconPkg/SystemAgent/SmmAccess/Dxe/SmmAccess.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: fusing
  --Commit Message Contains Key Word: HW

*********************************************************************************
Commit: bb5a3049fd7b7fc4ffd2b135bd8cafa0afda1ce9 
*********************************************************************************

[SiliconPkg], [ASL]

  Enable TGL VTd A-step workaround by providing memory for tbt driver
  
  Hsd-es-id: 2208198914
  Change-Id: I2f87d86ffbf37a041fff156bd65c485038f964a0
  Original commit hash: 8b83c7fb99d7449a25242e925440e6786a57fb2c
  
  ClientOneSiliconPkg/Fru/RklCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/RklCpu/IncludePrivate/Library/VtdInitFruLib.h
  ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
  ClientOneSiliconPkg/Fru/RklCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
  ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
  ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/VtdInitFruLib.h
  ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
  ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.inf
  ClientOneSiliconPkg/Include/DmaRemappingTable.h
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssDma.asl
  ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInit.c
  ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/DxeTcssInitLib.inf
  ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
  ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.inf
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: 9dac2c0944c6c29b95e6d3ebd8f7eab29f51e5ab 
*********************************************************************************

[BoardPkg], [ASL]

  [TGL] Remove Workaround RTD3 flow broken in recent BIOS versions.
  It might cause side effect of system get into S4 becomes S5.
  Change-Id: I113d14ca60aec001d6e056aaac31f4bc7b333be9
  
  
  TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: b1e4755619b966d51d8c1dec26d1d7b0528cba1e 
*********************************************************************************

[PCH]

  [PCH][TGL][A2]: SUT hangs at 9CAd while performing Restart with EXT FSPWrapper
  Workaround has to be applied - setting ASPM to L1 and L1 Substates to Disabled
  due to warm reset issue
  Change-Id: Ie8c8ec992e3e3aa736e0915756b5a5a01590381c
  
  
  ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: Workaround

*********************************************************************************
Commit: df686c3f84cdec225c4bed69ff57556a3c7fe6e2 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  [Security] Potential BIOS Guard bypass via CpuSetup variable
  Move BiosGuard setup option from CpuSetup to SetupData scope
  Change-Id: I691356f95f6591b12338fe50e819871f2bda024a
  
  
  TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
  TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
  TigerLakePlatSamplePkg/Include/SetupVariable.h
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
  TigerLakePlatSamplePkg/Setup/CpuSetup.c
  TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
  TigerLakePlatSamplePkg/Setup/PchSetup.hfr
  TigerLakePlatSamplePkg/Setup/PlatformSetup.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: bypass
  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 33d7e6f67dd952ceead6ac19ac8f3465f72fc9c5 
*********************************************************************************

[PlatformPkg]

  [Security] SGX SW Controlled enablement not maintained over S4/S5 shutdown
  Update policy only for SGX Enable/Disable and not Software Controlled
  Change-Id: I7895238c1773920bb13aa9a68ca116d88ccf9f41
  
  
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
  TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 1ed48a301a7f84817190c406a16121930949082a 
*********************************************************************************

[BoardPkg]

  TigerLakeBoardPkg: Include BiosInfoChecker module
  - Include BiosInfoChecker module to FDF.
  - Change FV section design and add authorization marks for POST IBB FVs to pass the BiosInfoChecker.
  - Change BiosInfo structure attribute for FvSecurity.
  - Move SectionExtractionPei.inf to FvPreMemory.
  - Increase FvPreMemory size.
  - Increase PcdS3AcpiReservedMemorySize to avoid S3 failed by memory resource error.
  - Sync PcdFlashFvPreMemoryOffset value in postbuild.bat to avoid build error.
  Change-Id: If40a0e6bc1f60c5c187c062db046ef803c6f9de9
  
  
  TigerLakeBoardPkg/BiosInfo/BiosInfo.c
  TigerLakeBoardPkg/BoardPkg.fdf
  TigerLakeBoardPkg/BoardPkgPcd.dsc
  TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
  TigerLakeBoardPkg/postbuild.bat
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: d69f5c5c08705edd384f8b7471c8cdfdd8e3f6da 
*********************************************************************************

[CPU], [ASL], [PCH], [SA], [BoardPkg], [PlatformPkg]

  [TGL][MRC] Update SpineGating settings.
  McMiscSpineGating.EnableSpineGate must remain disabled in ddrioint but should be enabled for LP4 and LP5 post training before
  register save restore.
  Change-Id: Ic6f9a53112262d8cd0d559a735f5876115502d83
  
  
  .gitattributes
  ClientCommonPkg/Override/RoyalParkCommonOverride.md
  ClientCommonPkg/Tools/BpmGen/GNUmakefile
  ClientCommonPkg/Tools/BpmGen/Makefile
  ClientCommonPkg/Tools/KeyEnroll/GNUmakefile
  ClientCommonPkg/Tools/KeyEnroll/Makefile
  ClientCommonPkg/Tools/nasm/Win32/LICENSE
  ClientCommonPkg/Tools/nasm/Win64/LICENSE
  ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
  ClientOneSiliconPkg/Cpu/Include/Txt.inc
  ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.inc
  ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibNasm.inc
  ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/Mmx64.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC16/CpuRc16.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/CpuRc32.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcmacros.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcoem.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e1_80000038.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e3_81000008.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e4_8000000a.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e5_8000000a.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_c0_706e0_80000028.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC16/CpuRc16.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/CpuRc32.mak
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcmacros.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoem.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
  ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
  ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.i
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.i
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/PlatformNasm.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.i
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.inc
  ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
  ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
  ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLibNasm.inc
  ClientOneSiliconPkg/SiPkg.dec
  ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
  ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
  ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
  ClientOneSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.inc
  ClientSiliconPkg/Docs/PackagesRevision.md
  ClientSiliconPkg/Tools/GenNvs/ReadMe.md
  TGL_SIC_TEMP
  TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
  TigerLakeBoardPkg/Acpi/AcpiTables/Ecdt/Ecdt.act
  TigerLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
  TigerLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.1.act
  TigerLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
  TigerLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
  TigerLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
  TigerLakeBoardPkg/BiosId.env
  TigerLakeBoardPkg/BoardPkg.dsc
  TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
  TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupDxe.fdf
  TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
  TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupPei.fdf
  TigerLakeBoardPkg/Include/Fdf/CoreUefiBootInclude.fdf
  TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
  TigerLakeBoardPkg/PrepareBaseTools.cmd
  TigerLakeBoardPkg/ReadMe.md
  TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
  TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
  TigerLakeFspPkg/BuildFv.cmd
  TigerLakeFspPkg/FspBuildSteps.md
  TigerLakeFspPkg/FspHeader/FspHeader.aslc
  TigerLakeFspPkg/Tools/Catalog/build_rule.template_Catalog
  TigerLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
  TigerLakeOpenBoardPkg/PrepareBaseTools.cmd
  TigerLakeOpenBoardPkg/ReadMe.md
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.act
  TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
  TigerLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
  TigerLakePlatSamplePkg/Features/Cmos/Include/CmosMap.equ
  TigerLakePlatSamplePkg/Tools/ChangeBiosRegionSize.ps1
  TigerLakePlatSamplePkg/Tools/Conf/build_rule.template_Catalog
  TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
  branch.txt

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: HP
  --Commit Message Contains Key Word: security
################################################################################

Report Summary: Backstop found 46 suspect commits for review 

Warnings Found:
  Commit: 7cf498a    --Commit Message Contains Key Word: http
  Commit: 7aa1215    --Commit Message Contains Key Word: internal
  Commit: 7aa1215    --Commit Message Contains Key Word: restricted
  Commit: 54125dc    --Commit Message Contains Key Word: Workaround
  Commit: 54125dc    --Commit Message Contains Key Word: http
  Commit: a458799    --Commit Message Contains Key Word: restricted
  Commit: 33a6856    --Commit Message Contains Key Word: internal
  Commit: ebbf504    --Commit Message Contains Key Word: step
  Commit: 39df4be    --Commit Message Contains Key Word: restricted
  Commit: 0090397    --Commit Message Contains Oem: ecs
  Commit: 86f2daf    --Commit Message Contains Key Word: future
  Commit: 6cea040    --Commit Message Contains Key Word: http
  Commit: f84aca1    --Commit Message Contains Key Word: http
  Commit: bb0549b    --Commit Message Contains Key Word: revert
  Commit: 90a3a04    --Commit Message Contains Key Word: security
  Commit: 90a3a04    --Commit Message Contains Key Word: restricted
  Commit: 0d55f74    --Commit Message Contains Key Word: http
  Commit: 604f203    --Commit Message Contains Key Word: http
  Commit: 1176bfb    --Commit Message Contains Key Word: Workaround
  Commit: 1176bfb    --Commit Message Contains Key Word: http
  Commit: ab9c971    --Commit Message Contains Key Word: step
  Commit: ab9c971    --Commit Message Contains Key Word: Workaround
  Commit: d45766f    --Commit Message Contains Key Word: useless
  Commit: aaa3031    --Commit Message Contains Key Word: sku
  Commit: ff50f76    --Commit Message Contains Key Word: http
  Commit: dceb69c    --Commit Message Contains Key Word: revert
  Commit: 8fa643a    --Commit Message Contains Key Word: http
  Commit: 92a1333    --Commit Message Contains Key Word: sku
  Commit: c82cd39    --Commit Message Contains Key Word: revert
  Commit: fe90f4d    --Commit Message Contains Key Word: restricted
  Commit: ec1e10c    --Commit Message Contains Key Word: revert
  Commit: b4a9bda    --Commit Message Contains Key Word: restricted
  Commit: 7173dc5    --Commit Message Contains Key Word: step
  Commit: 2377099    --Commit Message Contains Key Word: internal
  Commit: 6b78e18    --Commit Message Contains Key Word: http
  Commit: a0b1eb2    --Commit Message Contains Key Word: http
  Commit: b069df1    --Commit Message Contains Key Word: work around
  Commit: 358052c    --Commit Message Contains Key Word: revert
  Commit: 1b8511f    --Commit Message Contains Key Word: internal
  Commit: 35668c4    --Commit Message Contains Key Word: step
  Commit: 35668c4    --Commit Message Contains Key Word: stepping
  Commit: 35668c4    --Commit Message Contains Key Word: restricted
  Commit: 440045b    --Commit Message Contains Key Word: http
  Commit: 9aef85f    --Commit Message Contains Key Word: http
  Commit: 95f9792    --Commit Message Contains Key Word: http
  Commit: e16ba8f    --Commit Message Contains Key Word: fusing
  Commit: e16ba8f    --Commit Message Contains Key Word: HW
  Commit: bb5a304    --Commit Message Contains Key Word: step
  Commit: bb5a304    --Commit Message Contains Key Word: Workaround
  Commit: 9dac2c0    --Commit Message Contains Key Word: Workaround
  Commit: b1e4755    --Commit Message Contains Key Word: Workaround
  Commit: df686c3    --Commit Message Contains Key Word: bypass
  Commit: df686c3    --Commit Message Contains Key Word: security
  Commit: 33d7e6f    --Commit Message Contains Key Word: security
  Commit: 1ed48a3    --Commit Message Contains Key Word: security
  Commit: d69f5c5    --Commit Message Contains Oem: HP
  Commit: d69f5c5    --Commit Message Contains Key Word: security
