{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 16:54:30 2019 " "Info: Processing started: Fri Nov 15 16:54:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ONE " "Info: Found design unit 1: ALU-ONE" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-one " "Info: Found design unit 1: reg-one" {  } { { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/reg.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/reg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "YSQ.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file YSQ.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 YSQ " "Info: Found entity 1: YSQ" {  } { { "YSQ.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ALU/YSQ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "YSQ " "Info: Elaborating entity \"YSQ\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "q reg inst1 " "Warning: Port \"q\" of type reg and instance \"inst1\" is missing source signal" {  } { { "YSQ.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ALU/YSQ.bdf" { { 136 624 744 232 "inst1" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "result ALU inst " "Warning: Port \"result\" of type ALU and instance \"inst\" is missing source signal" {  } { { "YSQ.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ALU/YSQ.bdf" { { 152 328 480 248 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "YSQ.bdf" "inst" { Schematic "C:/Documents and Settings/Administrator/桌面/ALU/YSQ.bdf" { { 152 328 480 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(22) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(22): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(23) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(23): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(23) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(24) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(24): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(24) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(24): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(25) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(27) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "ALU.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst1 " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst1\"" {  } { { "YSQ.bdf" "inst1" { Schematic "C:/Documents and Settings/Administrator/桌面/ALU/YSQ.bdf" { { 136 624 744 232 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus51/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus51/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus51/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus51/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus51/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus51/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus51/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus51/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/quartus51/libraries/megafunctions/lpm_mux.tdf" 72 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gdc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_gdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gdc " "Info: Found entity 1: mux_gdc" {  } { { "db/mux_gdc.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ALU/db/mux_gdc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 10 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 16:54:31 2019 " "Info: Processing ended: Fri Nov 15 16:54:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
