//-----------------------------------------
+notimingchecks
+libext+.v
-y $XILINX/verilog/src
-y $XILINX/verilog/src/unisims
-y $XILINX/verilog/src/XilinxCoreLib
//--------------------------------------------------------------------
   $XILINX/verilog/src/glbl.v
//--------------------------------------------------------------------
./sim_define.v
//--------------------------------------------------------------------
-f modelsim_dut.args
-f modelsim_bench.args
//--------------------------------------------------------------------
