.ALIASES
V_V1            V1(+=N01001 -=0 ) CN @I-DECODER-6BITS.TEST(sch_1):INS985@SOURCE.VDC.Normal(chips)
R_R1            R1(1=N01001 2=N0617270 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6623@ANALOG.R.Normal(chips)
R_R2            R2(1=N01001 2=N0617269 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6643@ANALOG.R.Normal(chips)
X_U1            U1(2SB=N0617265 3SB=N0617266 4SB=N0617267 5SB=N0617268 C1=N01001 C2=N01001 C3=N01001 C4=N01001 C5=N01001 C6=N01001
+C7=N01001 C8=N01001 C9=N01001 C10=N01001 C11=N01001 C12=N01001 C13=N01001 C14=N01001 C15=N01001 C16=N01001 C17=N01001 C18=N01001
+C19=N01001 C20=N01001 C21=N01001 C22=N01001 C23=N01001 C24=N01001 C25=N01001 C26=N01001 C27=N01001 C28=N01001 C29=N01001
+C30=N01001 C31=N01001 C32=N01001 C33=N01001 C34=N01001 C35=N01001 C36=N01001 C37=N01001 C38=N01001 C39=N01001 C40=N01001
+C41=N01001 C42=N01001 C43=N01001 C44=N01001 C45=N01001 C46=N01001 C47=N01001 C48=N01001 C49=N01001 C50=N01001 C51=N01001
+C52=N01001 C53=N01001 C54=N01001 C55=N01001 C56=N01001 C57=N01001 C58=N01001 C59=N01001 C60=N01001 C61=N01001 C62=N01001
+C63=N01001 GND=0 LSB=N0617269 MSB=N0617270 VDD=N01001 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6024@COMPUERTAS.S-DECODER.Normal(sch_1)
R_R3            R3(1=N01001 2=N0617268 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6663@ANALOG.R.Normal(chips)
R_R4            R4(1=N01001 2=N0617267 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6683@ANALOG.R.Normal(chips)
R_R5            R5(1=N01001 2=N0617266 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6703@ANALOG.R.Normal(chips)
R_R6            R6(1=N01001 2=N0617265 ) CN @I-DECODER-6BITS.TEST(sch_1):INS6723@ANALOG.R.Normal(chips)
.ENDALIASES
