CORE
smv_netlist1.v
--smv-netlist
^VAR Verilog\.main\.my-bit: boolean;$
^VAR Verilog\.main\.clk: boolean;$
^ASSIGN next\(Verilog\.main\.my-bit\):=!Verilog\.main\.my-bit;$
^INIT !Verilog\.main\.my-bit$
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
