{"Source Block": ["hdl/library/common/up_dac_common.v@120:130@HdlIdDef", "  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_dac_common.v@119:129", "  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n"], ["hdl/library/common/up_dac_common.v@113:123", "  reg     [31:0]  up_scratch = 'd0;\n  reg             up_dac_clk_enb_int = 'd0;\n  reg             up_dac_clk_enb = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n"], ["hdl/library/common/up_dac_common.v@114:124", "  reg             up_dac_clk_enb_int = 'd0;\n  reg             up_dac_clk_enb = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n"], ["hdl/library/common/up_dac_common.v@116:126", "  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n"], ["hdl/library/common/up_adc_common.v@126:136", "  reg                 up_adc_r1_mode = 'd0;\n  reg                 up_adc_ddr_edgesel = 'd0;\n  reg                 up_adc_pin_mode = 'd0;\n  reg                 up_drp_sel_int = 'd0;\n  reg                 up_drp_wr_int = 'd0;\n  reg                 up_drp_status = 'd0;\n  reg                 up_drp_rwn = 'd0;\n  reg         [11:0]  up_drp_addr_int = 'd0;\n  reg         [31:0]  up_drp_wdata_int = 'd0;\n  reg         [31:0]  up_drp_rdata_hold = 'd0;\n  reg                 up_status_ovf = 'd0;\n"], ["hdl/library/common/up_dac_common.v@122:132", "  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [31:0]  up_drp_wdata_int = 'd0;\n  reg     [31:0]  up_drp_rdata_hold = 'd0;\n"], ["hdl/library/common/up_dac_common.v@115:125", "  reg             up_dac_clk_enb = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n"], ["hdl/library/common/up_dac_common.v@118:128", "  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n"], ["hdl/library/common/up_dac_common.v@117:127", "  reg             up_resetn = 'd0;\n  reg             up_dac_sync = 'd0;\n  reg             up_dac_par_type = 'd0;\n  reg             up_dac_par_enb = 'd0;\n  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n"], ["hdl/library/common/up_adc_common.v@127:137", "  reg                 up_adc_ddr_edgesel = 'd0;\n  reg                 up_adc_pin_mode = 'd0;\n  reg                 up_drp_sel_int = 'd0;\n  reg                 up_drp_wr_int = 'd0;\n  reg                 up_drp_status = 'd0;\n  reg                 up_drp_rwn = 'd0;\n  reg         [11:0]  up_drp_addr_int = 'd0;\n  reg         [31:0]  up_drp_wdata_int = 'd0;\n  reg         [31:0]  up_drp_rdata_hold = 'd0;\n  reg                 up_status_ovf = 'd0;\n  reg                 up_status_unf = 'd0;\n"], ["hdl/library/common/up_dac_common.v@123:133", "  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [31:0]  up_drp_wdata_int = 'd0;\n  reg     [31:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n"], ["hdl/library/common/up_dac_common.v@124:134", "  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [31:0]  up_drp_wdata_int = 'd0;\n  reg     [31:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n  reg             up_status_unf = 'd0;\n"], ["hdl/library/common/up_dac_common.v@125:135", "  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [31:0]  up_drp_wdata_int = 'd0;\n  reg     [31:0]  up_drp_rdata_hold = 'd0;\n  reg             up_status_ovf = 'd0;\n  reg             up_status_unf = 'd0;\n  reg     [ 7:0]  up_usr_chanmax_int = 'd0;\n"], ["hdl/library/common/up_dac_common.v@121:131", "  reg             up_dac_r1_mode = 'd0;\n  reg             up_dac_datafmt = 'd0;\n  reg     [15:0]  up_dac_datarate = 'd0;\n  reg             up_dac_frame = 'd0;\n  reg             up_dac_clksel = 'd0;\n  reg             up_drp_sel_int = 'd0;\n  reg             up_drp_wr_int = 'd0;\n  reg             up_drp_status = 'd0;\n  reg             up_drp_rwn = 'd0;\n  reg     [11:0]  up_drp_addr_int = 'd0;\n  reg     [31:0]  up_drp_wdata_int = 'd0;\n"]], "Diff Content": {"Delete": [[125, "  reg             up_dac_clksel = 'd0;\n"]], "Add": [[125, "  reg             up_dac_clksel = CLK_EDGE_SEL;\n"]]}}