[ { "id": "1", "topic": "Binary arithmetic", "question_text": "What is the result of adding the binary numbers 1011 and 110?", "options": { "A": "10001", "B": "10101", "C": "11001", "D": "11101" }, "correct_option": "A", "explanation": "Adding 1011 and 0110: 1+0=1, 1+1=10 (carry 1), 0+1+1=10 (carry 1), 1+0+1=10. The result is 10001." }, { "id": "2", "topic": "Binary arithmetic", "question_text": "Perform the binary addition of 111.011 and 10.000.", "options": { "A": "1001.011", "B": "101.100", "C": "101.011", "D": "1001.100" }, "correct_option": "C", "explanation": "Aligning the binary points: 111.011 + 010.000 = 1001.011." }, { "id": "3", "topic": "Binary arithmetic", "question_text": "Subtract the binary number 010010 from 101101.", "options": { "A": "010011", "B": "011011", "C": "011001", "D": "010101" }, "correct_option": "B", "explanation": "101101 - 010010: Subtracting column by column with borrows yields 011011." }, { "id": "4", "topic": "Binary arithmetic", "question_text": "What is the product of the binary multiplication 1001 x 1011?", "options": { "A": "1101011", "B": "1100011", "C": "1010011", "D": "1000011" }, "correct_option": "B", "explanation": "1001 * 1011 corresponds to 9 * 11 in decimal, which is 99. The binary equivalent of 99 is 1100011." }, { "id": "5", "topic": "Binary arithmetic", "question_text": "In binary division, what is the quotient when 10101 is divided by 11?", "options": { "A": "101", "B": "110", "C": "111", "D": "1001" }, "correct_option": "C", "explanation": "10101 (21 in decimal) divided by 11 (3 in decimal) equals 7, which is 111 in binary." }, { "id": "6", "topic": "Binary arithmetic", "question_text": "When adding two numbers in BCD, what correction factor is applied if the sum of a digit position exceeds 9?", "options": { "A": "0011", "B": "0101", "C": "0110", "D": "1000" }, "correct_option": "C", "explanation": "When a BCD sum exceeds 9 or generates a carry, a correction factor of 6 (0110 in binary) must be added to return to proper BCD form." }, { "id": "7", "topic": "Binary arithmetic", "question_text": "Add the BCD numbers 0110 (6) and 0111 (7) and provide the properly corrected BCD result.", "options": { "A": "1101", "B": "0001 0011", "C": "0001 0101", "D": "0001 0111" }, "correct_option": "B", "explanation": "0110 + 0111 = 1101 (13). Since 13 > 9, add 0110 to get 0001 0011, which is the BCD for 13." }, { "id": "8", "topic": "Binary arithmetic", "question_text": "What does the abbreviation LSD stand for in binary arithmetic operations?", "options": { "A": "Low State Device", "B": "Logical Shift Down", "C": "Least Significant Digit", "D": "Local System Data" }, "correct_option": "C", "explanation": "In arithmetic operations, LSD stands for Least Significant Digit, which is operated on first." }, { "id": "9", "topic": "Binary arithmetic", "question_text": "Evaluate the subtraction of 10001011 - 00110101 in binary.", "options": { "A": "01010110", "B": "01000110", "C": "01110110", "D": "01100110" }, "correct_option": "A", "explanation": "Performing binary subtraction with borrow yields 01010110 (139 - 53 = 86)." }, { "id": "10", "topic": "Binary arithmetic", "question_text": "What is the binary quotient and remainder of dividing 1001 by 11?", "options": { "A": "Quotient 11, Remainder 0", "B": "Quotient 10, Remainder 1", "C": "Quotient 11, Remainder 1", "D": "Quotient 10, Remainder 0" }, "correct_option": "A", "explanation": "1001 (9) divided by 11 (3) is exactly 3 (11 in binary) with a remainder of 0." }, { "id": "11", "topic": "Number systems and base conversions", "question_text": "Convert the decimal fraction 25.375 to binary.", "options": { "A": "11001.011", "B": "11011.010", "C": "11001.101", "D": "10101.011" }, "correct_option": "A", "explanation": "25 in binary is 11001. 0.375 * 2 = 0.75 (0), 0.75 * 2 = 1.5 (1), 0.5 * 2 = 1.0 (1). So, .011. Combined is 11001.011." }, { "id": "12", "topic": "Number systems and base conversions", "question_text": "Convert the hexadecimal number 58 to its decimal equivalent.", "options": { "A": "80", "B": "88", "C": "92", "D": "96" }, "correct_option": "B", "explanation": "5 * 16^1 + 8 * 16^0 = 80 + 8 = 88." }, { "id": "13", "topic": "Number systems and base conversions", "question_text": "What is the decimal equivalent of the binary number 100110?", "options": { "A": "34", "B": "36", "C": "38", "D": "40" }, "correct_option": "C", "explanation": "100110 = 32 + 4 + 2 = 38." }, { "id": "14", "topic": "Number systems and base conversions", "question_text": "Convert the octal number 472 to binary.", "options": { "A": "100111010", "B": "100111001", "C": "010111010", "D": "100110010" }, "correct_option": "A", "explanation": "Converting each digit to 3 bits: 4 (100), 7 (111), 2 (010) = 100111010." }, { "id": "15", "topic": "Number systems and base conversions", "question_text": "Convert the BCD number 1000 0111 0100 to decimal.", "options": { "A": "784", "B": "874", "C": "864", "D": "974" }, "correct_option": "B", "explanation": "1000 is 8, 0111 is 7, and 0100 is 4. Thus, it represents 874." }, { "id": "16", "topic": "Number systems and base conversions", "question_text": "Convert the hex number 2AF to decimal.", "options": { "A": "687", "B": "713", "C": "585", "D": "812" }, "correct_option": "A", "explanation": "2*(256) + 10*(16) + 15*(1) = 512 + 160 + 15 = 687." }, { "id": "17", "topic": "Number systems and base conversions", "question_text": "What is the primary characteristic of the Gray code?", "options": { "A": "It is an unweighted code where only one bit changes between successive numbers.", "B": "It is a weighted code used for arithmetic operations.", "C": "It is an alphanumeric code supporting 128 characters.", "D": "It uses a correction factor of 6 for invalid combinations." }, "correct_option": "A", "explanation": "Gray code belongs to a class of minimum-change codes where only one bit changes when going from one step to the next." }, { "id": "18", "topic": "Number systems and base conversions", "question_text": "How many bits are used in the standard ASCII code to represent characters?", "options": { "A": "6 bits", "B": "7 bits", "C": "8 bits", "D": "9 bits" }, "correct_option": "B", "explanation": "The standard ASCII code is a 7-bit code representing up to 128 different characters." }, { "id": "19", "topic": "Number systems and base conversions", "question_text": "Which base is commonly used in computer memories and machine-language programming as a shorthand for binary?", "options": { "A": "Base 3", "B": "Base 8 (Octal)", "C": "Base 10 (Decimal)", "D": "Base 16 (Hexadecimal)" }, "correct_option": "D", "explanation": "Hex numbers are extensively used in machine-language computer programming and in conjunction with computer memory addresses." }, { "id": "20", "topic": "Number systems and base conversions", "question_text": "Convert decimal 82 to its Excess-3 code equivalent.", "options": { "A": "1000 0010", "B": "1011 0101", "C": "1010 0101", "D": "1011 0110" }, "correct_option": "B", "explanation": "Decimal 82. Add 3 to each digit: 8+3=11 (1011), 2+3=5 (0101). The Excess-3 code is 1011 0101." }, { "id": "21", "topic": "Signed number representations", "question_text": "In the sign-magnitude system, what does a 1 in the sign bit represent?", "options": { "A": "A positive number", "B": "A negative number", "C": "An overflow condition", "D": "A floating point exponent" }, "correct_option": "B", "explanation": "The common convention is that a 0 in the sign bit represents a positive number and a 1 represents a negative number." }, { "id": "22", "topic": "Signed number representations", "question_text": "What is the 1's complement of the binary number 101101?", "options": { "A": "100010", "B": "010011", "C": "010010", "D": "110010" }, "correct_option": "C", "explanation": "The 1's complement is obtained by changing each 0 to a 1 and each 1 to a 0, yielding 010010." }, { "id": "23", "topic": "Signed number representations", "question_text": "Find the 2's complement of the binary number 101101.", "options": { "A": "010010", "B": "010011", "C": "010100", "D": "110011" }, "correct_option": "B", "explanation": "Take the 1's complement (010010) and add 1 to the LSB to get 010011." }, { "id": "24", "topic": "Signed number representations", "question_text": "Represent +45 in an 8-bit 2's complement system.", "options": { "A": "10101101", "B": "00101101", "C": "01011010", "D": "00110011" }, "correct_option": "B", "explanation": "45 is 101101. Extending to 8 bits with a positive sign bit (0) gives 00101101." }, { "id": "25", "topic": "Signed number representations", "question_text": "Represent -45 in an 8-bit 2's complement system.", "options": { "A": "11010011", "B": "10101101", "C": "11100101", "D": "10110011" }, "correct_option": "A", "explanation": "True binary for +45 is 00101101. Its 1's complement is 11010010. Adding 1 yields 11010011." }, { "id": "26", "topic": "Signed number representations", "question_text": "Determine the decimal value of the 5-bit 2's complement number 11010.", "options": { "A": "-6", "B": "-10", "C": "-26", "D": "+26" }, "correct_option": "A", "explanation": "The sign bit is 1 (negative). Negating 11010 gives 00101 + 1 = 00110, which is 6. Thus, the value is -6." }, { "id": "27", "topic": "Signed number representations", "question_text": "What is the complete range of values that can be represented in a 2's complement system having N magnitude bits?", "options": { "A": "-(2^N - 1) to +(2^N - 1)", "B": "-2^N to +(2^N - 1)", "C": "-2^(N-1) to +2^(N-1)", "D": "-2^N to +2^N" }, "correct_option": "B", "explanation": "For N magnitude bits (meaning N+1 total bits including the sign), the sequence spans from -2^N to +(2^N - 1)." }, { "id": "28", "topic": "Signed number representations", "question_text": "In a 2's complement system, what happens when you take the 2's complement of the special maximum negative value 1000 (-8)?", "options": { "A": "It produces +8", "B": "It causes an underflow error", "C": "It produces the value you started with, 1000", "D": "It produces 0111" }, "correct_option": "C", "explanation": "Taking the 2's complement of 1000 (1's comp 0111, add 1) produces 1000, representing the value you started with." }, { "id": "29", "topic": "Signed number representations", "question_text": "If a positive five-bit number is stored in an eight-bit register, you add leading zeros. To properly extend a five-bit negative number (like 10111) to eight bits, what must be appended?", "options": { "A": "Leading 0s", "B": "Leading 1s", "C": "Trailing 0s", "D": "Trailing 1s" }, "correct_option": "B", "explanation": "To maintain the negative value in an extended format, leading 1s must be appended, known as sign extension (e.g., 10111 becomes 11110111)." }, { "id": "30", "topic": "Signed number representations", "question_text": "Why is the 2's complement system universally used to represent signed numbers in digital computers?", "options": { "A": "It allows multiplication using division circuits.", "B": "It eliminates the need for a sign bit entirely.", "C": "It allows subtraction by actually performing addition, realizing hardware savings.", "D": "It provides a larger positive range than negative range." }, "correct_option": "C", "explanation": "It allows a digital computer to use the same circuitry both to add and subtract, saving hardware." }, { "id": "31", "topic": "Logic gates", "question_text": "Which basic logic gate produces a HIGH output if and only if all its inputs are HIGH?", "options": { "A": "OR Gate", "B": "AND Gate", "C": "NOR Gate", "D": "XOR Gate" }, "correct_option": "B", "explanation": "An AND gate output will be 1 only for the case when all inputs are 1; for all other cases, it is 0." }, { "id": "32", "topic": "Logic gates", "question_text": "Which logic gate has an output that is HIGH if any input is HIGH?", "options": { "A": "NAND Gate", "B": "XNOR Gate", "C": "OR Gate", "D": "AND Gate" }, "correct_option": "C", "explanation": "The OR gate operates so that its output is HIGH (logic 1) if either input A or B or both are at a logic 1 level." }, { "id": "33", "topic": "Logic gates", "question_text": "The NOT gate is commonly called an inverter. What is the output if the input is LOW (0)?", "options": { "A": "High-impedance", "B": "LOW (0)", "C": "HIGH (1)", "D": "Undefined" }, "correct_option": "C", "explanation": "If the input to a NOT gate is LOW (0), the logical negation means the output is HIGH (1)." }, { "id": "34", "topic": "Logic gates", "question_text": "Which gate's output is the exact inverse of the AND gate for all possible input conditions?", "options": { "A": "NOR Gate", "B": "XOR Gate", "C": "XNOR Gate", "D": "NAND Gate" }, "correct_option": "D", "explanation": "The NAND gate output is the exact inverse of the AND gate; it goes LOW only when all inputs are HIGH." }, { "id": "35", "topic": "Logic gates", "question_text": "The NOR gate output goes LOW under which condition?", "options": { "A": "Only when all inputs are LOW", "B": "When any input is HIGH", "C": "Only when all inputs are HIGH", "D": "When the number of HIGH inputs is even" }, "correct_option": "B", "explanation": "The NOR gate output is the inverse of the OR gate; it goes LOW when any input is HIGH." }, { "id": "36", "topic": "Logic gates", "question_text": "Which gate gives a HIGH output when the number of HIGH inputs is odd?", "options": { "A": "XOR Gate", "B": "XNOR Gate", "C": "NAND Gate", "D": "NOR Gate" }, "correct_option": "A", "explanation": "An XOR gate implements exclusive OR, giving a true output if one and only one (an odd number) of the inputs is true." }, { "id": "37", "topic": "Logic gates", "question_text": "Which gate gives a HIGH output only if both of its inputs are the same?", "options": { "A": "XOR Gate", "B": "XNOR Gate", "C": "NAND Gate", "D": "OR Gate" }, "correct_option": "B", "explanation": "The Exclusive NOR (XNOR) gate gives a HIGH output if both inputs are the same (both 0 or both 1)." }, { "id": "38", "topic": "Logic gates", "question_text": "What is meant by a Universal Gate?", "options": { "A": "A gate that can be used universally in both TTL and CMOS logic families.", "B": "A gate that accepts any voltage level.", "C": "A gate that can be used to implement any Boolean operation or logic expression.", "D": "A gate with unlimited fan-in." }, "correct_option": "C", "explanation": "A Universal Gate (like NAND or NOR) can implement any logic expression without the need for any other type of gate." }, { "id": "39", "topic": "Logic gates", "question_text": "According to alternative logic symbols, what is the equivalent to an OR gate with bubbles on its inputs?", "options": { "A": "AND gate", "B": "NAND gate", "C": "NOR gate", "D": "XOR gate" }, "correct_option": "B", "explanation": "An OR gate with inverted inputs (bubbles) implements A' + B', which equals (AB)', making it equivalent to a NAND gate." }, { "id": "40", "topic": "Logic gates", "question_text": "What is the equivalent circuit for an AND gate with bubbles on its inputs?", "options": { "A": "NOR gate", "B": "NAND gate", "C": "OR gate", "D": "XNOR gate" }, "correct_option": "A", "explanation": "An AND gate with inverted inputs represents A'B', which by DeMorgan's theorem is equivalent to (A+B)', a NOR gate." }, { "id": "41", "topic": "Boolean algebra and identities", "question_text": "According to the Commutative law of addition, what is A + B equal to?", "options": { "A": "AB", "B": "A(B + 1)", "C": "B + A", "D": "A" }, "correct_option": "C", "explanation": "The Commutative law of addition states that A + B = B + A, meaning the order of ORing two variables is unimportant." }, { "id": "42", "topic": "Boolean algebra and identities", "question_text": "According to the Associative law of multiplication, what is A(BC) equal to?", "options": { "A": "(A+B)C", "B": "(AB)C", "C": "A + B + C", "D": "ABC'" }, "correct_option": "B", "explanation": "The Associative law of multiplication states that variables can be grouped any way, so A(BC) = (AB)C." }, { "id": "43", "topic": "Boolean algebra and identities", "question_text": "What is the Boolean expression A(B + C) equivalent to, based on the Distributive law?", "options": { "A": "AB + C", "B": "A + BC", "C": "AB + AC", "D": "ABC" }, "correct_option": "C", "explanation": "The Distributive law allows expansion: A(B + C) = AB + AC." }, { "id": "44", "topic": "Boolean algebra and identities", "question_text": "According to single variable theorems, what does x + 1 simplify to?", "options": { "A": "x", "B": "1", "C": "0", "D": "x'" }, "correct_option": "B", "explanation": "ORing a variable with 1 always results in 1, regardless of the variable's value." }, { "id": "45", "topic": "Boolean algebra and identities", "question_text": "What is the simplification of x * x'?", "options": { "A": "1", "B": "x", "C": "0", "D": "x'" }, "correct_option": "C", "explanation": "ANDing a variable with its complement always results in 0, as one of them will always be 0." }, { "id": "46", "topic": "Boolean algebra and identities", "question_text": "Simplify the Boolean expression x + xy.", "options": { "A": "y", "B": "1", "C": "x", "D": "x + y" }, "correct_option": "C", "explanation": "Factoring x gives x(1 + y). Since 1 + y = 1, it simplifies to x(1) = x." }, { "id": "47", "topic": "Boolean algebra and identities", "question_text": "Simplify the Boolean expression x + x'y.", "options": { "A": "x", "B": "x + y", "C": "xy", "D": "1" }, "correct_option": "B", "explanation": "This is rule 15a: x + x'y = (x + x')(x + y) = 1 * (x + y) = x + y." }, { "id": "48", "topic": "Boolean algebra and identities", "question_text": "According to DeMorgan's theorems, what is the equivalent of (x + y)'?", "options": { "A": "x' + y'", "B": "x' y'", "C": "x y", "D": "x y'" }, "correct_option": "B", "explanation": "DeMorgan's theorem states that the complement of a sum is the product of the complements: (x+y)' = x'y'." }, { "id": "49", "topic": "Boolean algebra and identities", "question_text": "According to DeMorgan's theorems, what is the equivalent of (xy)'?", "options": { "A": "x' y'", "B": "x' + y'", "C": "x + y", "D": "(x + y)'" }, "correct_option": "B", "explanation": "DeMorgan's theorem states that the complement of a product is the sum of the complements: (xy)' = x' + y'." }, { "id": "50", "topic": "Boolean algebra and identities", "question_text": "Simplify the expression y = AB'D + AB'D'.", "options": { "A": "AB'", "B": "AD", "C": "B'D", "D": "A + B'" }, "correct_option": "A", "explanation": "Factor out AB': AB'(D + D'). Since D + D' = 1, the expression simplifies to AB'." }, { "id": "51", "topic": "Combinational circuit design", "question_text": "Which characteristic correctly describes a combinational logic circuit?", "options": { "A": "It relies on past input states.", "B": "It has no memory characteristic.", "C": "Its output depends on a clock pulse.", "D": "It uses only sequential flip-flops." }, "correct_option": "B", "explanation": "A combinational circuit has no memory characteristic, so its output depends only on the current value of its inputs." }, { "id": "52", "topic": "Canonical forms", "question_text": "What does Sum-of-Products (SOP) consist of?", "options": { "A": "Two or more OR terms ANDed together", "B": "Two or more AND terms ORed together", "C": "Single inverted terms exclusively", "D": "Only exclusive-OR gates" }, "correct_option": "B", "explanation": "SOP consists of two or more AND terms (products) that are ORed together." }, { "id": "53", "topic": "Canonical forms", "question_text": "What does Product-of-Sums (POS) consist of?", "options": { "A": "Two or more OR terms ANDed together", "B": "Two or more AND terms ORed together", "C": "A single NAND gate configuration", "D": "A combination of XOR and XNOR gates" }, "correct_option": "A", "explanation": "POS consists of two or more OR terms (sums) that are ANDed together." }, { "id": "54", "topic": "Karnaugh maps", "question_text": "How many squares (cells) does a three-variable Karnaugh Map have?", "options": { "A": "4", "B": "6", "C": "8", "D": "16" }, "correct_option": "C", "explanation": "A system with n variables has 2^n squares in its K-map. For 3 variables, 2^3 = 8." }, { "id": "55", "topic": "Karnaugh maps", "question_text": "How many squares (cells) does a four-variable Karnaugh Map have?", "options": { "A": "8", "B": "12", "C": "16", "D": "32" }, "correct_option": "C", "explanation": "A four-variable K-map has 2^4 = 16 squares." }, { "id": "56", "topic": "Karnaugh maps", "question_text": "What is the key rule for adjacent squares in a Karnaugh map?", "options": { "A": "They differ by two variables.", "B": "They differ by only one variable.", "C": "They must have the exact same variables.", "D": "They represent the exact same minterm." }, "correct_option": "B", "explanation": "The key to a K-map is that adjacent squares differ by only one variable." }, { "id": "57", "topic": "Karnaugh maps", "question_text": "In a K-map, if a group of 1s covers 4 adjacent squares, how many variables will be eliminated from the resulting product term?", "options": { "A": "1 variable", "B": "2 variables", "C": "3 variables", "D": "0 variables" }, "correct_option": "B", "explanation": "A loop of 4 adjacent squares eliminates 2 variables, leaving a product term with n-2 variables." }, { "id": "58", "topic": "Combinational circuit design", "question_text": "When designing a combinational logic circuit from a truth table using the SOP method, what is the first step?", "options": { "A": "Write the OR term for each case where the output is 0.", "B": "Write the AND (product) term for each case where the output is 1.", "C": "Apply DeMorgan's theorem immediately.", "D": "Draw the Karnaugh map." }, "correct_option": "B", "explanation": "The procedure starts by setting up the truth table and then writing the AND (product) term for each case where the output is 1." }, { "id": "59", "topic": "Canonical forms", "question_text": "A specific product term corresponding to a unique entry in a truth table where the output is 1 and contains all variables is called a:", "options": { "A": "Maxterm", "B": "Minterm", "C": "Sum term", "D": "Don't care condition" }, "correct_option": "B", "explanation": "A minterm is a product term that contains all variables of the function in complemented or uncomplemented form." }, { "id": "60", "topic": "Boolean algebra and identities", "question_text": "Simplify the Boolean expression A'B + AB.", "options": { "A": "A", "B": "B", "C": "A + B", "D": "1" }, "correct_option": "B", "explanation": "Factoring B gives B(A' + A). Since A' + A = 1, the result is B(1) = B." }, { "id": "61", "topic": "Logic gates", "question_text": "How is the propagation delay time (tp) for a logic gate defined mathematically with respect to varying transition delays?", "options": { "A": "tp = tPHL + tPLH", "B": "tp = (tPHL + tPLH) / 2", "C": "tp = tPHL * tPLH", "D": "tp = max(tPHL, tPLH)" }, "correct_option": "B", "explanation": "The average propagation delay time is calculated as the mean of the high-to-low and low-to-high delays: tp = 1/2 (tPHL + tPLH)." }, { "id": "62", "topic": "Logic gates", "question_text": "What does propagation delay define in a logic gate?", "options": { "A": "The amount of power consumed during switching.", "B": "The time it takes for a system to produce the appropriate output after it receives an input.", "C": "The delay introduced by the power supply.", "D": "The maximum frequency of the input signal." }, "correct_option": "B", "explanation": "Propagation delay is the small delay between an input signal change and the resulting output signal change." }, { "id": "63", "topic": "Logic gates", "question_text": "What is the relationship between propagation delay and switching speed?", "options": { "A": "As propagation delay decreases, switching speed decreases.", "B": "As propagation delay decreases, switching speed increases.", "C": "They are directly proportional.", "D": "They are unrelated." }, "correct_option": "B", "explanation": "Propagation delay limits the frequency at which a gate can operate. As propagation delay decreases, the gate can operate at a higher frequency (increased switching speed)." }, { "id": "64", "topic": "Logic gates", "question_text": "What is the general trade-off relationship between propagation delay and power dissipation?", "options": { "A": "As propagation delay decreases, power dissipation decreases.", "B": "As propagation delay decreases, power dissipation increases.", "C": "They remain constant regardless of speed.", "D": "They are directly proportional." }, "correct_option": "B", "explanation": "Generally, as propagation delays decrease (increased speed), the power consumption and related heat generation increase." }, { "id": "65", "topic": "Logic gates", "question_text": "How is average power dissipation (PD) calculated for a logic gate?", "options": { "A": "PD = VCC + ICC", "B": "PD = VCC x 1/2(ICCH + ICCL)", "C": "PD = VCC / ICC", "D": "PD = IOH x VOL" }, "correct_option": "B", "explanation": "Average Power Dissipation PD is calculated using VCC multiplied by the average current: VCC * 1/2 (ICCH + ICCL)." }, { "id": "66", "topic": "Logic gates", "question_text": "What does Fan-In refer to in digital logic circuits?", "options": { "A": "The number of output connections from a gate.", "B": "The number of input signals to a gate.", "C": "The current drawn by the gate.", "D": "The time taken for a signal to arrive." }, "correct_option": "B", "explanation": "The fan-in is simply the number of inputs to a gate. For example, a 3-input AND gate has a Fan-in of 3." }, { "id": "67", "topic": "Logic gates", "question_text": "What does Fan-Out refer to?", "options": { "A": "The number of inputs a gate has.", "B": "The time delay between input and output.", "C": "The number of gate inputs a driver gate output can feed without exceeding limits.", "D": "The heat dissipated by the output node." }, "correct_option": "C", "explanation": "Fan-out is a measure of the ability of the output of one gate to drive the inputs of subsequent load gates." }, { "id": "68", "topic": "Logic gates", "question_text": "How is the overall Fan-Out calculated mathematically?", "options": { "A": "The sum of Fan-out(HIGH) and Fan-out(LOW).", "B": "The higher value of IOH/IIH or IOL/IIL.", "C": "The lower value of IOH(max)/IIH(max) or IOL(max)/IIL(max).", "D": "VOH / VOL" }, "correct_option": "C", "explanation": "The overall fan-out is the minimum (lower value) between the calculated Fan-out(HIGH) and Fan-out(LOW)." }, { "id": "69", "topic": "Logic gates", "question_text": "What is the definition of Noise Margin in logic circuits?", "options": { "A": "The amount of heat a circuit can safely dissipate.", "B": "A measure of a circuit's noise immunity, expressed in volts.", "C": "The extra delay introduced by stray inductance.", "D": "The threshold for clock frequency." }, "correct_option": "B", "explanation": "Noise margin is a measure of a circuit's noise immunity, representing the maximum noise voltage that can be added without causing an incorrect output state." }, { "id": "70", "topic": "Logic gates", "question_text": "When calculating Fan-out, what should you do if the result has a fractional part?", "options": { "A": "Round up to the nearest whole number.", "B": "Keep the fraction as is.", "C": "Round down by dropping the fractional part.", "D": "Multiply by 10 to find a unit load." }, "correct_option": "C", "explanation": "If the fan-out has a fractional part, it should be dropped (always round down) because a gate cannot drive a fraction of an input." }, { "id": "71", "topic": "Logic gates", "question_text": "What is the purpose of a Parity bit?", "options": { "A": "To compress the data being transmitted.", "B": "To dictate the baud rate of transmission.", "C": "To indicate if the total number of 1s in a code group is odd or even for error detection.", "D": "To correct multiple-bit errors." }, "correct_option": "C", "explanation": "A parity bit is attached to a group of bits to make the total number of 1s always even or odd, serving as a simple error detection scheme." }, { "id": "72", "topic": "Logic gates", "question_text": "Given the data 101101, what is the assigned even parity bit?", "options": { "A": "1", "B": "0", "C": "10", "D": "01" }, "correct_option": "B", "explanation": "The data 101101 contains four 1s (an even number). To maintain an even total, the parity bit must be 0." }, { "id": "73", "topic": "Logic gates", "question_text": "A system requires odd parity. What should be attached to the ASCII code for '$' (0100100)?", "options": { "A": "0", "B": "1", "C": "11", "D": "None" }, "correct_option": "B", "explanation": "The code 0100100 has two 1s (even). To make the total number of 1s odd, a 1 must be attached." }, { "id": "74", "topic": "Logic gates", "question_text": "What is a major limitation of the basic parity method?", "options": { "A": "It requires complex polynomial division.", "B": "It cannot detect a single-bit error.", "C": "It cannot detect a double error (or any even number of errors) in a single group.", "D": "It uses too many check bits." }, "correct_option": "C", "explanation": "A parity bit provides detection for a single bit error, but if two errors occur, the total number of 1s remains the same parity, so it goes undetected." }, { "id": "75", "topic": "Logic gates", "question_text": "Which logic gate is primarily used to implement parity generators and checkers?", "options": { "A": "AND gate", "B": "NAND gate", "C": "XOR gate", "D": "OR gate" }, "correct_option": "C", "explanation": "XOR gates are used because a single XOR gate outputs a 1 if an odd number of inputs are 1, mapping perfectly to parity generation/checking." }, { "id": "76", "topic": "Logic gates", "question_text": "What does CRC stand for in digital communication?", "options": { "A": "Circular Redundancy Code", "B": "Cyclic Redundancy Check", "C": "Code Retransmission Check", "D": "Cyclic Recovery Code" }, "correct_option": "B", "explanation": "CRC stands for Cyclic Redundancy Check, a widely used error-detecting code based on polynomial division." }, { "id": "77", "topic": "Logic gates", "question_text": "In CRC, subtraction is done using Modulo-2 operations. Modulo-2 addition/subtraction is equivalent to which logic operation?", "options": { "A": "AND", "B": "OR", "C": "XOR", "D": "NOT" }, "correct_option": "C", "explanation": "Modulo-2 addition (or subtraction) discards carries and outputs 1 if inputs are different, which is exactly the Exclusive-OR (XOR) operation." }, { "id": "78", "topic": "Logic gates", "question_text": "In the CRC process, before dividing by the generator code, what is appended to the data bits?", "options": { "A": "A single parity bit", "B": "A number of 1s equal to the generator code length", "C": "A number of 0s equal to the number of bits in the generator code", "D": "The generator code itself" }, "correct_option": "C", "explanation": "The sender appends a number of 0s equal to the number of bits in the generator code to the data bits before modulo-2 division." }, { "id": "79", "topic": "Logic gates", "question_text": "At the receiving end of a CRC system, how is an error detected?", "options": { "A": "If the division results in a quotient of 0.", "B": "If the division results in a non-zero remainder.", "C": "By checking the parity bit.", "D": "If the data length changes." }, "correct_option": "B", "explanation": "If the remainder of the modulo-2 division at the receiver is not 0, an error has been detected." }, { "id": "80", "topic": "Logic gates", "question_text": "Which code is used not only to detect but also to correct a single-bit error?", "options": { "A": "Parity bit", "B": "BCD code", "C": "CRC", "D": "Hamming code" }, "correct_option": "D", "explanation": "The Hamming code introduces redundancy bits interspersed with data bits to both detect and correct single-bit errors." }, { "id": "81", "topic": "Sequential logic", "question_text": "What is the main difference between combinational and sequential logic circuits?", "options": { "A": "Sequential circuits have no memory.", "B": "Combinational circuits depend on past inputs.", "C": "Sequential circuits have memory; their outputs depend on both present inputs and past inputs.", "D": "Combinational circuits use only flip-flops." }, "correct_option": "C", "explanation": "Unlike combinational logic, sequential logic circuits have memory, so their present state relies on past inputs." }, { "id": "82", "topic": "Flip flops", "question_text": "Which flip-flop operating characteristic refers to the time an input must be stable before the clock edge arrives?", "options": { "A": "Hold time", "B": "Set-up time", "C": "Propagation delay", "D": "Clock width" }, "correct_option": "B", "explanation": "Set-up time is the minimum duration the data input must remain stable prior to the triggering edge of the clock." }, { "id": "83", "topic": "Counters", "question_text": "What distinguishes an asynchronous (ripple) counter from a synchronous counter?", "options": { "A": "Synchronous counters use fewer logic gates.", "B": "In an asynchronous counter, all flip-flops are clocked simultaneously.", "C": "In an asynchronous counter, only the first flip-flop is clocked by the external clock, and subsequent flip-flops are clocked by the preceding outputs.", "D": "Ripple counters are always faster than synchronous counters." }, "correct_option": "C", "explanation": "In an asynchronous (ripple) counter, the clock input only drives the first flip-flop, while subsequent ones trigger off the outputs of preceding stages." }, { "id": "84", "topic": "Counters", "question_text": "How many flip-flops are required to design a MOD-16 synchronous counter?", "options": { "A": "2", "B": "3", "C": "4", "D": "16" }, "correct_option": "C", "explanation": "A MOD-16 counter counts 16 states (0 to 15). Since 2^4 = 16, it requires 4 flip-flops." }, { "id": "85", "topic": "Registers", "question_text": "What operation involves transferring data from a 4-bit flip-flop register bit-by-bit over a single line?", "options": { "A": "Parallel transfer (PIPO)", "B": "Serial transfer (PISO)", "C": "Ripple counting", "D": "Decoding" }, "correct_option": "B", "explanation": "Serial transfer (e.g., PISO) sends bits one at a time over a single wire, unlike parallel transfer which sends all bits simultaneously." }, { "id": "86", "topic": "Registers", "question_text": "What does PIPO stand for in the context of shift registers?", "options": { "A": "Parallel In Parallel Out", "B": "Phase Input Phase Output", "C": "Peripheral In Peripheral Out", "D": "Positive In Positive Out" }, "correct_option": "A", "explanation": "PIPO stands for Parallel In Parallel Out, a type of register transfer method." }, { "id": "87", "topic": "Encoders and decoders", "question_text": "What is the primary function of a decoder circuit?", "options": { "A": "To convert a smaller binary code into a single active output line among many.", "B": "To convert multiple active lines into a smaller binary representation.", "C": "To store binary information temporarily.", "D": "To shift binary data serially." }, "correct_option": "A", "explanation": "A decoder takes a binary input (e.g., n bits) and activates one of 2^n specific output lines." }, { "id": "88", "topic": "Encoders and decoders", "question_text": "What is the primary function of an encoder circuit?", "options": { "A": "To convert a single active input out of multiple lines into a binary code.", "B": "To expand a binary code into singular outputs.", "C": "To act as a memory element.", "D": "To check parity." }, "correct_option": "A", "explanation": "An encoder performs the inverse of a decoder, converting an active input line into a concise binary code." }, { "id": "89", "topic": "Encoders and decoders", "question_text": "Why are 'enable' inputs typically included in decoder designs?", "options": { "A": "To decrease power dissipation.", "B": "To allow for decoder expansion and selectively turn the chip on or off.", "C": "To increase the maximum fan-out.", "D": "To prevent noise on the power lines." }, "correct_option": "B", "explanation": "Enable inputs are used to activate or deactivate the decoder, making it possible to cascade multiple decoders for expansion." }, { "id": "90", "topic": "State machines", "question_text": "Which of the following is a special-purpose CPU register that temporarily holds the results of arithmetic and logical operations?", "options": { "A": "Program Counter (PC)", "B": "Instruction Register (IR)", "C": "Accumulator", "D": "Memory Address Register (MAR)" }, "correct_option": "C", "explanation": "The Accumulator is a special-purpose register used to hold intermediate arithmetic and logic results." }, { "id": "91", "topic": "Binary arithmetic", "question_text": "Evaluate the subtraction of the binary numbers: 101101 - 010010.", "options": { "A": "010011", "B": "011011", "C": "011001", "D": "100011" }, "correct_option": "B", "explanation": "101101 (45) - 010010 (18) = 011011 (27)." }, { "id": "92", "topic": "Signed number representations", "question_text": "When adding two negative numbers (-9 and -4) using 2's complement, what happens to the final carry bit?", "options": { "A": "It is used as the sign bit.", "B": "It causes an overflow error.", "C": "It is discarded.", "D": "It is added to the LSB." }, "correct_option": "C", "explanation": "When adding negative numbers in 2's complement, the generated carry past the sign bit is always disregarded." }, { "id": "93", "topic": "Signed number representations", "question_text": "Represent +45 in an 8-bit sign-magnitude format.", "options": { "A": "10101101", "B": "00101101", "C": "11010011", "D": "01011010" }, "correct_option": "B", "explanation": "The magnitude for 45 is 101101. Extended to 7 bits of magnitude and a sign bit of 0 (positive), it becomes 00101101." }, { "id": "94", "topic": "Logic gates", "question_text": "Given a gate with IOH=0.4mA, IIH=20uA, IOL=8mA, IIL=0.1mA, what is the Fan-out (LOW)?", "options": { "A": "20", "B": "80", "C": "400", "D": "8" }, "correct_option": "B", "explanation": "Fan-out(LOW) = IOL(max) / IIL(max) = 8mA / 0.1mA = 80." }, { "id": "95", "topic": "Logic gates", "question_text": "If a gate draws ICCH = 2 mA and ICCL = 3.6 mA with Vcc = 5V, what is its average power dissipation (assume 50% duty cycle)?", "options": { "A": "5 mW", "B": "10 mW", "C": "14 mW", "D": "28 mW" }, "correct_option": "C", "explanation": "ICC_avg = (2+3.6)/2 = 2.8 mA. Power = Vcc * ICC_avg = 5 * 2.8 = 14 mW." }, { "id": "96", "topic": "Number systems and base conversions", "question_text": "Why is BCD arithmetic often considered slower than straight binary arithmetic?", "options": { "A": "It requires more bits to represent the same value.", "B": "It operates in base 16.", "C": "It is more complicated because of the correction factors and unused code groups.", "D": "It uses negative voltage levels." }, "correct_option": "C", "explanation": "BCD addition requires checking for values over 9 and adding correction factors (0110), requiring more complex and slower circuitry." }, { "id": "97", "topic": "Boolean algebra and identities", "question_text": "Simplify the boolean expression (A+B)(B'+C) mathematically.", "options": { "A": "AB' + BC", "B": "A + BC", "C": "AB + AC", "D": "AC + B" }, "correct_option": "A", "explanation": "Multiplying out: AB' + AC + BB' + BC. Since BB'=0, we have AB' + AC + BC. This can simplify to AB' + AC + BC. Actually, consensus theorem yields AB' + BC." }, { "id": "98", "topic": "State machines", "question_text": "What is the core concept of the von Neumann architecture model?", "options": { "A": "Harvard memory split", "B": "The stored program concept where instructions and data share the same memory", "C": "Only using NAND gates", "D": "Asynchronous counter dependency" }, "correct_option": "B", "explanation": "The defining characteristic of the von Neumann model is the stored program concept, storing both data and instructions in a single memory structure." }, { "id": "99", "topic": "Number systems and base conversions", "question_text": "What is the Excess-3 code representation for the decimal number 8?", "options": { "A": "1000", "B": "1011", "C": "0101", "D": "1001" }, "correct_option": "B", "explanation": "To get Excess-3, add 3 to the decimal digit. 8 + 3 = 11, which is 1011 in binary." }, { "id": "100", "topic": "Number systems and base conversions", "question_text": "How is the decimal fraction 0.375 converted to binary?", "options": { "A": "By repeatedly multiplying the fraction by 2 and taking the integer parts.", "B": "By dividing the fraction by 2 until it reaches zero.", "C": "By using the 2's complement.", "D": "By adding 6." }, "correct_option": "A", "explanation": "Decimal fractions are converted to binary by repeatedly multiplying the fraction by 2 and recording the integer portions (carries), which for 0.375 yields .011." } ]