<stg><name>kernel_mhsa_Pipeline_VITIS_LOOP_27_2</name>


<trans_list>

<trans id="133" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %norm_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm

]]></Node>
<StgValue><ssdm name="norm_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln27_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27

]]></Node>
<StgValue><ssdm name="sext_ln27_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln27_cast = sext i62 %sext_ln27_read

]]></Node>
<StgValue><ssdm name="sext_ln27_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_71, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 16, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:5 %store_ln27 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc16.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc16.i:0 %i_5 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16.i:1 %add_ln27 = add i10 %i_5, i10 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc16.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc16.i:3 %icmp_ln27 = icmp_eq  i10 %i_5, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16.i:4 %br_ln27 = br i1 %icmp_ln27, void %for.inc16.i.split, void %kernel_rmsnorm.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="10">
<![CDATA[
for.inc16.i.split:1 %trunc_ln27 = trunc i10 %i_5

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc16.i.split:5 %lshr_ln3 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_5, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
for.inc16.i.split:6 %zext_ln27 = zext i7 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:7 %current_input_addr = getelementptr i32 %current_input, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:8 %current_input_8_addr = getelementptr i32 %current_input_8, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_8_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:9 %current_input_9_addr = getelementptr i32 %current_input_9, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_9_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:10 %current_input_10_addr = getelementptr i32 %current_input_10, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_10_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:11 %current_input_11_addr = getelementptr i32 %current_input_11, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_11_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:12 %current_input_12_addr = getelementptr i32 %current_input_12, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_12_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:13 %current_input_13_addr = getelementptr i32 %current_input_13, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_13_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:14 %current_input_14_addr = getelementptr i32 %current_input_14, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="current_input_14_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:15 %muxLogicRAMAddr_to_current_input_load = muxlogic i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:16 %current_input_load = load i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="current_input_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:17 %muxLogicRAMAddr_to_current_input_8_load = muxlogic i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_8_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:18 %current_input_8_load = load i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="current_input_8_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:19 %muxLogicRAMAddr_to_current_input_9_load = muxlogic i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_9_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:20 %current_input_9_load = load i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="current_input_9_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:21 %muxLogicRAMAddr_to_current_input_10_load = muxlogic i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_10_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:22 %current_input_10_load = load i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="current_input_10_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:23 %muxLogicRAMAddr_to_current_input_11_load = muxlogic i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_11_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:24 %current_input_11_load = load i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="current_input_11_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:25 %muxLogicRAMAddr_to_current_input_12_load = muxlogic i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_12_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:26 %current_input_12_load = load i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="current_input_12_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:27 %muxLogicRAMAddr_to_current_input_13_load = muxlogic i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_13_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:28 %current_input_13_load = load i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="current_input_13_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:29 %muxLogicRAMAddr_to_current_input_14_load = muxlogic i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_current_input_14_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:30 %current_input_14_load = load i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="current_input_14_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:41 %out_rms_vec_addr = getelementptr i32 %out_rms_vec, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:42 %out_rms_vec_1_addr = getelementptr i32 %out_rms_vec_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:43 %out_rms_vec_2_addr = getelementptr i32 %out_rms_vec_2, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:44 %out_rms_vec_3_addr = getelementptr i32 %out_rms_vec_3, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_3_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:45 %out_rms_vec_4_addr = getelementptr i32 %out_rms_vec_4, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_4_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:46 %out_rms_vec_5_addr = getelementptr i32 %out_rms_vec_5, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_5_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:47 %out_rms_vec_6_addr = getelementptr i32 %out_rms_vec_6, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_6_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i.split:48 %out_rms_vec_7_addr = getelementptr i32 %out_rms_vec_7, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="out_rms_vec_7_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc16.i.split:49 %switch_ln28 = switch i3 %trunc_ln27, void %arrayidx15.i90.case.7, i3 0, void %arrayidx15.i90.case.0, i3 1, void %arrayidx15.i90.case.1, i3 2, void %arrayidx15.i90.case.2, i3 3, void %arrayidx15.i90.case.3, i3 4, void %arrayidx15.i90.case.4, i3 5, void %arrayidx15.i90.case.5, i3 6, void %arrayidx15.i90.case.6

]]></Node>
<StgValue><ssdm name="switch_ln28"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx15.i90.exit:0 %store_ln27 = store i10 %add_ln27, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.exit:1 %br_ln27 = br void %for.inc16.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:16 %current_input_load = load i7 %current_input_addr

]]></Node>
<StgValue><ssdm name="current_input_load"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:18 %current_input_8_load = load i7 %current_input_8_addr

]]></Node>
<StgValue><ssdm name="current_input_8_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:20 %current_input_9_load = load i7 %current_input_9_addr

]]></Node>
<StgValue><ssdm name="current_input_9_load"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:22 %current_input_10_load = load i7 %current_input_10_addr

]]></Node>
<StgValue><ssdm name="current_input_10_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:24 %current_input_11_load = load i7 %current_input_11_addr

]]></Node>
<StgValue><ssdm name="current_input_11_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:26 %current_input_12_load = load i7 %current_input_12_addr

]]></Node>
<StgValue><ssdm name="current_input_12_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:28 %current_input_13_load = load i7 %current_input_13_addr

]]></Node>
<StgValue><ssdm name="current_input_13_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
for.inc16.i.split:30 %current_input_14_load = load i7 %current_input_14_addr

]]></Node>
<StgValue><ssdm name="current_input_14_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc16.i.split:31 %tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %current_input_load, i3 1, i32 %current_input_8_load, i3 2, i32 %current_input_9_load, i3 3, i32 %current_input_10_load, i3 4, i32 %current_input_11_load, i3 5, i32 %current_input_12_load, i3 6, i32 %current_input_13_load, i3 7, i32 %current_input_14_load, i32 <undef>, i3 %trunc_ln27

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:32 %muxLogicI0_to_mul10_i = muxlogic i32 %tmp_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul10_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:33 %muxLogicI1_to_mul10_i = muxlogic i32 %norm_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul10_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="71" st_id="4" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16.i.split:34 %mul10_i = fmul i32 %tmp_2, i32 %norm_read

]]></Node>
<StgValue><ssdm name="mul10_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc16.i.split:0 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln27_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32">
<![CDATA[
for.inc16.i.split:35 %muxLogicAXIMCE_to_gmem1_addr_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_gmem1_addr_read"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc16.i.split:36 %gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:37 %bitcast_ln28 = bitcast i32 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln28"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:38 %muxLogicI0_to_mul13_i = muxlogic i32 %mul10_i

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul13_i"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
for.inc16.i.split:39 %muxLogicI1_to_mul13_i = muxlogic i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul13_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.i.split:2 %specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln27"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc16.i.split:3 %speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln27"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i.split:4 %specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_88

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc16.i.split:40 %mul13_i = fmul i32 %mul10_i, i32 %bitcast_ln28

]]></Node>
<StgValue><ssdm name="mul13_i"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
kernel_rmsnorm.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.6:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.6:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.6:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_6_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.6:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.5:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.5:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.5:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_5_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.5:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.4:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.4:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.4:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_4_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.4:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.3:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.3:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.3:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_3_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.3:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.2:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.2:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.2:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_2_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.2:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.1:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.1:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.1:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_1_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.1:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.0:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.0:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.0:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.0:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32">
<![CDATA[
arrayidx15.i90.case.7:0 %muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln28"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="7">
<![CDATA[
arrayidx15.i90.case.7:1 %muxLogicRAMAddr_to_store_ln28 = muxlogic i7 %out_rms_vec_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln28"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx15.i90.case.7:2 %store_ln28 = store i32 %mul13_i, i7 %out_rms_vec_7_addr

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx15.i90.case.7:3 %br_ln28 = br void %arrayidx15.i90.exit

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="134" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="sext_ln27" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln27"/></StgValue>
</port>
<port id="136" name="out_rms_vec_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="out_rms_vec_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="out_rms_vec_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="out_rms_vec_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="out_rms_vec_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="out_rms_vec_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="out_rms_vec_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="out_rms_vec" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_rms_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="current_input" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="current_input_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="current_input_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="current_input_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="current_input_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="current_input_12" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="current_input_13" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="current_input_14" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="current_input_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="norm" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="154" from="StgValue_153" to="i" fromId="153" toId="10">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_auto.float" to="norm_read" fromId="155" toId="11">
</dataflow>
<dataflow id="157" from="norm" to="norm_read" fromId="152" toId="11">
</dataflow>
<dataflow id="159" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln27_read" fromId="158" toId="12">
</dataflow>
<dataflow id="160" from="sext_ln27" to="sext_ln27_read" fromId="135" toId="12">
</dataflow>
<dataflow id="161" from="sext_ln27_read" to="sext_ln27_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="162" toId="14">
</dataflow>
<dataflow id="164" from="gmem1" to="specinterface_ln0" fromId="134" toId="14">
</dataflow>
<dataflow id="166" from="empty_68" to="specinterface_ln0" fromId="165" toId="14">
</dataflow>
<dataflow id="168" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="14">
</dataflow>
<dataflow id="169" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="14">
</dataflow>
<dataflow id="171" from="empty_115" to="specinterface_ln0" fromId="170" toId="14">
</dataflow>
<dataflow id="172" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="14">
</dataflow>
<dataflow id="173" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="14">
</dataflow>
<dataflow id="175" from="empty_71" to="specinterface_ln0" fromId="174" toId="14">
</dataflow>
<dataflow id="177" from="empty_70" to="specinterface_ln0" fromId="176" toId="14">
</dataflow>
<dataflow id="178" from="empty_115" to="specinterface_ln0" fromId="170" toId="14">
</dataflow>
<dataflow id="180" from="StgValue_179" to="specinterface_ln0" fromId="179" toId="14">
</dataflow>
<dataflow id="181" from="StgValue_179" to="specinterface_ln0" fromId="179" toId="14">
</dataflow>
<dataflow id="183" from="StgValue_182" to="specinterface_ln0" fromId="182" toId="14">
</dataflow>
<dataflow id="184" from="StgValue_179" to="specinterface_ln0" fromId="179" toId="14">
</dataflow>
<dataflow id="185" from="empty_115" to="specinterface_ln0" fromId="170" toId="14">
</dataflow>
<dataflow id="186" from="empty_115" to="specinterface_ln0" fromId="170" toId="14">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specinterface_ln0" fromId="187" toId="14">
</dataflow>
<dataflow id="189" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="14">
</dataflow>
<dataflow id="190" from="StgValue_167" to="specinterface_ln0" fromId="167" toId="14">
</dataflow>
<dataflow id="192" from="StgValue_191" to="store_ln27" fromId="191" toId="15">
</dataflow>
<dataflow id="193" from="i" to="store_ln27" fromId="10" toId="15">
</dataflow>
<dataflow id="194" from="i" to="i_5" fromId="10" toId="17">
</dataflow>
<dataflow id="195" from="i_5" to="add_ln27" fromId="17" toId="18">
</dataflow>
<dataflow id="197" from="StgValue_196" to="add_ln27" fromId="196" toId="18">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="198" toId="19">
</dataflow>
<dataflow id="200" from="gmem1" to="specbitsmap_ln0" fromId="134" toId="19">
</dataflow>
<dataflow id="201" from="i_5" to="icmp_ln27" fromId="17" toId="20">
</dataflow>
<dataflow id="203" from="StgValue_202" to="icmp_ln27" fromId="202" toId="20">
</dataflow>
<dataflow id="204" from="icmp_ln27" to="br_ln27" fromId="20" toId="21">
</dataflow>
<dataflow id="205" from="i_5" to="trunc_ln27" fromId="17" toId="22">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln3" fromId="206" toId="23">
</dataflow>
<dataflow id="208" from="i_5" to="lshr_ln3" fromId="17" toId="23">
</dataflow>
<dataflow id="210" from="StgValue_209" to="lshr_ln3" fromId="209" toId="23">
</dataflow>
<dataflow id="212" from="StgValue_211" to="lshr_ln3" fromId="211" toId="23">
</dataflow>
<dataflow id="213" from="lshr_ln3" to="zext_ln27" fromId="23" toId="24">
</dataflow>
<dataflow id="214" from="current_input" to="current_input_addr" fromId="144" toId="25">
</dataflow>
<dataflow id="216" from="StgValue_215" to="current_input_addr" fromId="215" toId="25">
</dataflow>
<dataflow id="217" from="zext_ln27" to="current_input_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="218" from="current_input_8" to="current_input_8_addr" fromId="145" toId="26">
</dataflow>
<dataflow id="219" from="StgValue_215" to="current_input_8_addr" fromId="215" toId="26">
</dataflow>
<dataflow id="220" from="zext_ln27" to="current_input_8_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="221" from="current_input_9" to="current_input_9_addr" fromId="146" toId="27">
</dataflow>
<dataflow id="222" from="StgValue_215" to="current_input_9_addr" fromId="215" toId="27">
</dataflow>
<dataflow id="223" from="zext_ln27" to="current_input_9_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="224" from="current_input_10" to="current_input_10_addr" fromId="147" toId="28">
</dataflow>
<dataflow id="225" from="StgValue_215" to="current_input_10_addr" fromId="215" toId="28">
</dataflow>
<dataflow id="226" from="zext_ln27" to="current_input_10_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="227" from="current_input_11" to="current_input_11_addr" fromId="148" toId="29">
</dataflow>
<dataflow id="228" from="StgValue_215" to="current_input_11_addr" fromId="215" toId="29">
</dataflow>
<dataflow id="229" from="zext_ln27" to="current_input_11_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="230" from="current_input_12" to="current_input_12_addr" fromId="149" toId="30">
</dataflow>
<dataflow id="231" from="StgValue_215" to="current_input_12_addr" fromId="215" toId="30">
</dataflow>
<dataflow id="232" from="zext_ln27" to="current_input_12_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="233" from="current_input_13" to="current_input_13_addr" fromId="150" toId="31">
</dataflow>
<dataflow id="234" from="StgValue_215" to="current_input_13_addr" fromId="215" toId="31">
</dataflow>
<dataflow id="235" from="zext_ln27" to="current_input_13_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="236" from="current_input_14" to="current_input_14_addr" fromId="151" toId="32">
</dataflow>
<dataflow id="237" from="StgValue_215" to="current_input_14_addr" fromId="215" toId="32">
</dataflow>
<dataflow id="238" from="zext_ln27" to="current_input_14_addr" fromId="24" toId="32">
</dataflow>
<dataflow id="239" from="current_input_addr" to="muxLogicRAMAddr_to_current_input_load" fromId="25" toId="33">
</dataflow>
<dataflow id="240" from="current_input_addr" to="current_input_load" fromId="25" toId="34">
</dataflow>
<dataflow id="241" from="current_input_8_addr" to="muxLogicRAMAddr_to_current_input_8_load" fromId="26" toId="35">
</dataflow>
<dataflow id="242" from="current_input_8_addr" to="current_input_8_load" fromId="26" toId="36">
</dataflow>
<dataflow id="243" from="current_input_9_addr" to="muxLogicRAMAddr_to_current_input_9_load" fromId="27" toId="37">
</dataflow>
<dataflow id="244" from="current_input_9_addr" to="current_input_9_load" fromId="27" toId="38">
</dataflow>
<dataflow id="245" from="current_input_10_addr" to="muxLogicRAMAddr_to_current_input_10_load" fromId="28" toId="39">
</dataflow>
<dataflow id="246" from="current_input_10_addr" to="current_input_10_load" fromId="28" toId="40">
</dataflow>
<dataflow id="247" from="current_input_11_addr" to="muxLogicRAMAddr_to_current_input_11_load" fromId="29" toId="41">
</dataflow>
<dataflow id="248" from="current_input_11_addr" to="current_input_11_load" fromId="29" toId="42">
</dataflow>
<dataflow id="249" from="current_input_12_addr" to="muxLogicRAMAddr_to_current_input_12_load" fromId="30" toId="43">
</dataflow>
<dataflow id="250" from="current_input_12_addr" to="current_input_12_load" fromId="30" toId="44">
</dataflow>
<dataflow id="251" from="current_input_13_addr" to="muxLogicRAMAddr_to_current_input_13_load" fromId="31" toId="45">
</dataflow>
<dataflow id="252" from="current_input_13_addr" to="current_input_13_load" fromId="31" toId="46">
</dataflow>
<dataflow id="253" from="current_input_14_addr" to="muxLogicRAMAddr_to_current_input_14_load" fromId="32" toId="47">
</dataflow>
<dataflow id="254" from="current_input_14_addr" to="current_input_14_load" fromId="32" toId="48">
</dataflow>
<dataflow id="255" from="out_rms_vec" to="out_rms_vec_addr" fromId="143" toId="49">
</dataflow>
<dataflow id="256" from="StgValue_215" to="out_rms_vec_addr" fromId="215" toId="49">
</dataflow>
<dataflow id="257" from="zext_ln27" to="out_rms_vec_addr" fromId="24" toId="49">
</dataflow>
<dataflow id="258" from="out_rms_vec_1" to="out_rms_vec_1_addr" fromId="142" toId="50">
</dataflow>
<dataflow id="259" from="StgValue_215" to="out_rms_vec_1_addr" fromId="215" toId="50">
</dataflow>
<dataflow id="260" from="zext_ln27" to="out_rms_vec_1_addr" fromId="24" toId="50">
</dataflow>
<dataflow id="261" from="out_rms_vec_2" to="out_rms_vec_2_addr" fromId="141" toId="51">
</dataflow>
<dataflow id="262" from="StgValue_215" to="out_rms_vec_2_addr" fromId="215" toId="51">
</dataflow>
<dataflow id="263" from="zext_ln27" to="out_rms_vec_2_addr" fromId="24" toId="51">
</dataflow>
<dataflow id="264" from="out_rms_vec_3" to="out_rms_vec_3_addr" fromId="140" toId="52">
</dataflow>
<dataflow id="265" from="StgValue_215" to="out_rms_vec_3_addr" fromId="215" toId="52">
</dataflow>
<dataflow id="266" from="zext_ln27" to="out_rms_vec_3_addr" fromId="24" toId="52">
</dataflow>
<dataflow id="267" from="out_rms_vec_4" to="out_rms_vec_4_addr" fromId="139" toId="53">
</dataflow>
<dataflow id="268" from="StgValue_215" to="out_rms_vec_4_addr" fromId="215" toId="53">
</dataflow>
<dataflow id="269" from="zext_ln27" to="out_rms_vec_4_addr" fromId="24" toId="53">
</dataflow>
<dataflow id="270" from="out_rms_vec_5" to="out_rms_vec_5_addr" fromId="138" toId="54">
</dataflow>
<dataflow id="271" from="StgValue_215" to="out_rms_vec_5_addr" fromId="215" toId="54">
</dataflow>
<dataflow id="272" from="zext_ln27" to="out_rms_vec_5_addr" fromId="24" toId="54">
</dataflow>
<dataflow id="273" from="out_rms_vec_6" to="out_rms_vec_6_addr" fromId="137" toId="55">
</dataflow>
<dataflow id="274" from="StgValue_215" to="out_rms_vec_6_addr" fromId="215" toId="55">
</dataflow>
<dataflow id="275" from="zext_ln27" to="out_rms_vec_6_addr" fromId="24" toId="55">
</dataflow>
<dataflow id="276" from="out_rms_vec_7" to="out_rms_vec_7_addr" fromId="136" toId="56">
</dataflow>
<dataflow id="277" from="StgValue_215" to="out_rms_vec_7_addr" fromId="215" toId="56">
</dataflow>
<dataflow id="278" from="zext_ln27" to="out_rms_vec_7_addr" fromId="24" toId="56">
</dataflow>
<dataflow id="279" from="trunc_ln27" to="switch_ln28" fromId="22" toId="57">
</dataflow>
<dataflow id="281" from="StgValue_280" to="switch_ln28" fromId="280" toId="57">
</dataflow>
<dataflow id="283" from="StgValue_282" to="switch_ln28" fromId="282" toId="57">
</dataflow>
<dataflow id="285" from="StgValue_284" to="switch_ln28" fromId="284" toId="57">
</dataflow>
<dataflow id="287" from="StgValue_286" to="switch_ln28" fromId="286" toId="57">
</dataflow>
<dataflow id="289" from="StgValue_288" to="switch_ln28" fromId="288" toId="57">
</dataflow>
<dataflow id="291" from="StgValue_290" to="switch_ln28" fromId="290" toId="57">
</dataflow>
<dataflow id="293" from="StgValue_292" to="switch_ln28" fromId="292" toId="57">
</dataflow>
<dataflow id="294" from="add_ln27" to="store_ln27" fromId="18" toId="58">
</dataflow>
<dataflow id="295" from="i" to="store_ln27" fromId="10" toId="58">
</dataflow>
<dataflow id="296" from="current_input_addr" to="current_input_load" fromId="25" toId="60">
</dataflow>
<dataflow id="297" from="current_input_8_addr" to="current_input_8_load" fromId="26" toId="61">
</dataflow>
<dataflow id="298" from="current_input_9_addr" to="current_input_9_load" fromId="27" toId="62">
</dataflow>
<dataflow id="299" from="current_input_10_addr" to="current_input_10_load" fromId="28" toId="63">
</dataflow>
<dataflow id="300" from="current_input_11_addr" to="current_input_11_load" fromId="29" toId="64">
</dataflow>
<dataflow id="301" from="current_input_12_addr" to="current_input_12_load" fromId="30" toId="65">
</dataflow>
<dataflow id="302" from="current_input_13_addr" to="current_input_13_load" fromId="31" toId="66">
</dataflow>
<dataflow id="303" from="current_input_14_addr" to="current_input_14_load" fromId="32" toId="67">
</dataflow>
<dataflow id="305" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp_2" fromId="304" toId="68">
</dataflow>
<dataflow id="306" from="StgValue_280" to="tmp_2" fromId="280" toId="68">
</dataflow>
<dataflow id="307" from="current_input_load" to="tmp_2" fromId="60" toId="68">
</dataflow>
<dataflow id="308" from="StgValue_282" to="tmp_2" fromId="282" toId="68">
</dataflow>
<dataflow id="309" from="current_input_8_load" to="tmp_2" fromId="61" toId="68">
</dataflow>
<dataflow id="310" from="StgValue_284" to="tmp_2" fromId="284" toId="68">
</dataflow>
<dataflow id="311" from="current_input_9_load" to="tmp_2" fromId="62" toId="68">
</dataflow>
<dataflow id="312" from="StgValue_286" to="tmp_2" fromId="286" toId="68">
</dataflow>
<dataflow id="313" from="current_input_10_load" to="tmp_2" fromId="63" toId="68">
</dataflow>
<dataflow id="314" from="StgValue_288" to="tmp_2" fromId="288" toId="68">
</dataflow>
<dataflow id="315" from="current_input_11_load" to="tmp_2" fromId="64" toId="68">
</dataflow>
<dataflow id="316" from="StgValue_290" to="tmp_2" fromId="290" toId="68">
</dataflow>
<dataflow id="317" from="current_input_12_load" to="tmp_2" fromId="65" toId="68">
</dataflow>
<dataflow id="318" from="StgValue_292" to="tmp_2" fromId="292" toId="68">
</dataflow>
<dataflow id="319" from="current_input_13_load" to="tmp_2" fromId="66" toId="68">
</dataflow>
<dataflow id="321" from="StgValue_320" to="tmp_2" fromId="320" toId="68">
</dataflow>
<dataflow id="322" from="current_input_14_load" to="tmp_2" fromId="67" toId="68">
</dataflow>
<dataflow id="324" from="StgValue_323" to="tmp_2" fromId="323" toId="68">
</dataflow>
<dataflow id="325" from="trunc_ln27" to="tmp_2" fromId="22" toId="68">
</dataflow>
<dataflow id="326" from="tmp_2" to="muxLogicI0_to_mul10_i" fromId="68" toId="69">
</dataflow>
<dataflow id="327" from="norm_read" to="muxLogicI1_to_mul10_i" fromId="11" toId="70">
</dataflow>
<dataflow id="328" from="tmp_2" to="mul10_i" fromId="68" toId="71">
</dataflow>
<dataflow id="329" from="norm_read" to="mul10_i" fromId="11" toId="71">
</dataflow>
<dataflow id="330" from="gmem1" to="gmem1_addr" fromId="134" toId="72">
</dataflow>
<dataflow id="331" from="sext_ln27_cast" to="gmem1_addr" fromId="13" toId="72">
</dataflow>
<dataflow id="333" from="_ssdm_op_Read.m_axi.p1i32" to="gmem1_addr_read" fromId="332" toId="74">
</dataflow>
<dataflow id="334" from="gmem1_addr" to="gmem1_addr_read" fromId="72" toId="74">
</dataflow>
<dataflow id="335" from="gmem1_addr_read" to="bitcast_ln28" fromId="74" toId="75">
</dataflow>
<dataflow id="336" from="mul10_i" to="muxLogicI0_to_mul13_i" fromId="71" toId="76">
</dataflow>
<dataflow id="337" from="bitcast_ln28" to="muxLogicI1_to_mul13_i" fromId="75" toId="77">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecPipeline" to="specpipeline_ln27" fromId="338" toId="78">
</dataflow>
<dataflow id="340" from="StgValue_187" to="specpipeline_ln27" fromId="187" toId="78">
</dataflow>
<dataflow id="341" from="StgValue_167" to="specpipeline_ln27" fromId="167" toId="78">
</dataflow>
<dataflow id="342" from="StgValue_167" to="specpipeline_ln27" fromId="167" toId="78">
</dataflow>
<dataflow id="343" from="StgValue_167" to="specpipeline_ln27" fromId="167" toId="78">
</dataflow>
<dataflow id="344" from="empty_115" to="specpipeline_ln27" fromId="170" toId="78">
</dataflow>
<dataflow id="346" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln27" fromId="345" toId="79">
</dataflow>
<dataflow id="348" from="StgValue_347" to="speclooptripcount_ln27" fromId="347" toId="79">
</dataflow>
<dataflow id="349" from="StgValue_347" to="speclooptripcount_ln27" fromId="347" toId="79">
</dataflow>
<dataflow id="350" from="StgValue_347" to="speclooptripcount_ln27" fromId="347" toId="79">
</dataflow>
<dataflow id="352" from="_ssdm_op_SpecLoopName" to="specloopname_ln27" fromId="351" toId="80">
</dataflow>
<dataflow id="354" from="empty_88" to="specloopname_ln27" fromId="353" toId="80">
</dataflow>
<dataflow id="355" from="mul10_i" to="mul13_i" fromId="71" toId="81">
</dataflow>
<dataflow id="356" from="bitcast_ln28" to="mul13_i" fromId="75" toId="81">
</dataflow>
<dataflow id="357" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="82">
</dataflow>
<dataflow id="358" from="out_rms_vec_6_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="55" toId="83">
</dataflow>
<dataflow id="359" from="mul13_i" to="store_ln28" fromId="81" toId="84">
</dataflow>
<dataflow id="360" from="out_rms_vec_6_addr" to="store_ln28" fromId="55" toId="84">
</dataflow>
<dataflow id="361" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="86">
</dataflow>
<dataflow id="362" from="out_rms_vec_5_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="54" toId="87">
</dataflow>
<dataflow id="363" from="mul13_i" to="store_ln28" fromId="81" toId="88">
</dataflow>
<dataflow id="364" from="out_rms_vec_5_addr" to="store_ln28" fromId="54" toId="88">
</dataflow>
<dataflow id="365" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="90">
</dataflow>
<dataflow id="366" from="out_rms_vec_4_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="53" toId="91">
</dataflow>
<dataflow id="367" from="mul13_i" to="store_ln28" fromId="81" toId="92">
</dataflow>
<dataflow id="368" from="out_rms_vec_4_addr" to="store_ln28" fromId="53" toId="92">
</dataflow>
<dataflow id="369" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="94">
</dataflow>
<dataflow id="370" from="out_rms_vec_3_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="52" toId="95">
</dataflow>
<dataflow id="371" from="mul13_i" to="store_ln28" fromId="81" toId="96">
</dataflow>
<dataflow id="372" from="out_rms_vec_3_addr" to="store_ln28" fromId="52" toId="96">
</dataflow>
<dataflow id="373" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="98">
</dataflow>
<dataflow id="374" from="out_rms_vec_2_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="51" toId="99">
</dataflow>
<dataflow id="375" from="mul13_i" to="store_ln28" fromId="81" toId="100">
</dataflow>
<dataflow id="376" from="out_rms_vec_2_addr" to="store_ln28" fromId="51" toId="100">
</dataflow>
<dataflow id="377" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="102">
</dataflow>
<dataflow id="378" from="out_rms_vec_1_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="50" toId="103">
</dataflow>
<dataflow id="379" from="mul13_i" to="store_ln28" fromId="81" toId="104">
</dataflow>
<dataflow id="380" from="out_rms_vec_1_addr" to="store_ln28" fromId="50" toId="104">
</dataflow>
<dataflow id="381" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="106">
</dataflow>
<dataflow id="382" from="out_rms_vec_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="49" toId="107">
</dataflow>
<dataflow id="383" from="mul13_i" to="store_ln28" fromId="81" toId="108">
</dataflow>
<dataflow id="384" from="out_rms_vec_addr" to="store_ln28" fromId="49" toId="108">
</dataflow>
<dataflow id="385" from="mul13_i" to="muxLogicRAMData_to_store_ln28" fromId="81" toId="110">
</dataflow>
<dataflow id="386" from="out_rms_vec_7_addr" to="muxLogicRAMAddr_to_store_ln28" fromId="56" toId="111">
</dataflow>
<dataflow id="387" from="mul13_i" to="store_ln28" fromId="81" toId="112">
</dataflow>
<dataflow id="388" from="out_rms_vec_7_addr" to="store_ln28" fromId="56" toId="112">
</dataflow>
<dataflow id="389" from="icmp_ln27" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="390" from="trunc_ln27" to="StgValue_8" fromId="22" toId="8">
</dataflow>
<dataflow id="391" from="icmp_ln27" to="StgValue_7" fromId="20" toId="7">
</dataflow>
</dataflows>


</stg>
