0.7
2020.2
May 22 2024
19:03:11
D:/Studies/10_Projects/Digital Design Projects/Verilog/1_AND_Gate/1_AND_Gate.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
D:/Studies/10_Projects/Digital Design Projects/Verilog/1_AND_Gate/1_AND_Gate.srcs/sim_1/new/ANDtb.v,1731499917,verilog,,,,ANDtb,,,,,,,,
D:/Studies/10_Projects/Digital Design Projects/Verilog/1_AND_Gate/1_AND_Gate.srcs/sources_1/new/AND.v,1731478623,verilog,,D:/Studies/10_Projects/Digital Design Projects/Verilog/1_AND_Gate/1_AND_Gate.srcs/sim_1/new/ANDtb.v,,AND,,,,,,,,
