m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/simulation/modelsim
Ealtsqrt_unsign54bit_to_usign54bit
Z1 w1447615179
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd
Z5 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd
l0
L43
VEEOF4X1[FgfIW==M]h2Ni1
!s100 S>^H@mR?5bVR<2BnmIF4n3
Z6 OV;C;10.3c;59
31
Z7 !s110 1448750671
!i10b 1
Z8 !s108 1448750671.149000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd|
Z10 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/altsqrt_unsign54bit_to_usign54bit.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1
Asyn
R2
R3
DEx4 work 33 altsqrt_unsign54bit_to_usign54bit 0 22 EEOF4X1[FgfIW==M]h2Ni1
l75
L53
VizWjRDj];LJ6h^:e=1e_23
!s100 Rkjg0lH:]R<Ieb_I7]lmz2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Elpm_add_unsign25bit_to_unsign25bitwithcarry
Z13 w1447615180
R2
R3
R0
Z14 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd
Z15 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd
l0
L43
VDoT]iikcYL3_M=O3iVJ8L0
!s100 V55SUEh=ccMRgPPDJV=3j1
R6
31
Z16 !s110 1448750667
!i10b 1
Z17 !s108 1448750667.518000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd|
Z19 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 43 lpm_add_unsign25bit_to_unsign25bitwithcarry 0 22 DoT]iikcYL3_M=O3iVJ8L0
l77
L54
VMgc?kAQj^gLB1c_?AA[Yl1
!s100 VLLcIMz^ifk>@@abJdnP60
R6
31
R16
!i10b 1
R17
R18
R19
!i113 1
R11
R12
Elpm_add_unsign33bit_to_unsign33bitwithcarry
R13
R2
R3
R0
Z20 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd
Z21 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd
l0
L43
VHd@A[gQ4TGcQjdEEcae`i1
!s100 =TA_o@4Ph]dhUnkmgm1O51
R6
31
Z22 !s110 1448750669
!i10b 1
Z23 !s108 1448750669.087000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd|
Z25 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_add_unsign33bit_to_unsign33bitWithCarry.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 43 lpm_add_unsign33bit_to_unsign33bitwithcarry 0 22 Hd@A[gQ4TGcQjdEEcae`i1
l77
L54
Vo30HjT=iKK]]``5iYk_>;1
!s100 Fmn^z?a`oH]D_U0P9QLm53
R6
31
R22
!i10b 1
R23
R24
R25
!i113 1
R11
R12
Elpm_divide_unsign34bit_unsign10bit_to_unsign34bit
R13
R2
R3
R0
Z26 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd
Z27 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd
l0
L43
V?W>]I;XU;IMn2m5Hc`6Y^0
!s100 IMa19nTe_8eGIhN12a<Uh3
R6
31
Z28 !s110 1448750670
!i10b 1
Z29 !s108 1448750670.114000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd|
Z31 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_divide_unsign34bit_unsign10bit_to_unsign34bit.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 49 lpm_divide_unsign34bit_unsign10bit_to_unsign34bit 0 22 ?W>]I;XU;IMn2m5Hc`6Y^0
l78
L54
VLl1ZI=IGc2O=?VRC1AeYk1
!s100 AI>>f[;GOiCo]e@Qf[Jhz2
R6
31
R28
!i10b 1
R29
R30
R31
!i113 1
R11
R12
Elpm_mult_unsign26bit_unsign26bit_to_unsign52bit
R13
R2
R3
R0
Z32 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd
Z33 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd
l0
L43
VLfizcmDEWh;E5zGg6ZDRB0
!s100 znBPg_W8a^QF`[dSOWQTg2
R6
31
Z34 !s110 1448750668
!i10b 1
Z35 !s108 1448750668.563000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd|
Z37 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_mult_unsign26bit_unsign26bit_to_unsign52bit.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 47 lpm_mult_unsign26bit_unsign26bit_to_unsign52bit 0 22 LfizcmDEWh;E5zGg6ZDRB0
l75
L53
VUlGBl7013a=9?MZV5SIQX3
!s100 mAO8WPXmL`d<WFXb2Koj_3
R6
31
R34
!i10b 1
R35
R36
R37
!i113 1
R11
R12
Elpm_sub_sign53bit_to_sign53bitwithborrow
R13
R2
R3
R0
Z38 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd
Z39 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd
l0
L43
Via1f5Cndc?9R?:86kR?UW0
!s100 9B]WZ<4nYzz;6_j@7UCYC3
R6
31
R28
!i10b 1
Z40 !s108 1448750670.630000
Z41 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd|
Z42 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_sign53bit_to_sign53bitWithBorrow.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 40 lpm_sub_sign53bit_to_sign53bitwithborrow 0 22 ia1f5Cndc?9R?:86kR?UW0
l77
L54
VdW]3FDf:=FUFA8W_G@:e]3
!s100 RjYSDSe;zXDVbB5SSf;3T2
R6
31
R28
!i10b 1
R40
R41
R42
!i113 1
R11
R12
Elpm_sub_unsign26bit_to_unsign26bit
R13
R2
R3
R0
Z43 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd
Z44 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd
l0
L43
V1PLa>nRi33PC5d0W2XZAe2
!s100 zz5EzNmGL0@QoC48c2]2]2
R6
31
R16
!i10b 1
Z45 !s108 1448750666.999000
Z46 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd|
Z47 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 34 lpm_sub_unsign26bit_to_unsign26bit 0 22 1PLa>nRi33PC5d0W2XZAe2
l74
L53
Vj0[Zg?l=ILV<:bF=IedT]1
!s100 6IB0I4LLH3T2TZ9;90E8<2
R6
31
R16
!i10b 1
R45
R46
R47
!i113 1
R11
R12
Elpm_sub_unsign34bit_to_unsign34bit
R13
R2
R3
R0
Z48 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd
Z49 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd
l0
L43
V]aRf:Q2nZPIk252H88SYP2
!s100 BDm[[2?oocg14dZ15HR0:0
R6
31
R22
!i10b 1
Z50 !s108 1448750669.601000
Z51 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd|
Z52 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/lpm_sub_unsign34bit_to_unsign34bit.vhd|
!i113 1
R11
R12
Asyn
R2
R3
DEx4 work 34 lpm_sub_unsign34bit_to_unsign34bit 0 22 ]aRf:Q2nZPIk252H88SYP2
l74
L53
V`H`=?6eWS8:h8MOCPf[eZ3
!s100 XV5Sk4zdZYJk8U<K5EeGR0
R6
31
R22
!i10b 1
R50
R51
R52
!i113 1
R11
R12
Etb_var_norm_calc
R13
Z53 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R2
R3
R0
Z54 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/tb_var_norm_calc.vhd
Z55 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/tb_var_norm_calc.vhd
l0
L5
VdSDRZkj]G2T>?3ZJB56:62
!s100 SMYL]eC_^_TQC]a=dRJP?2
R6
31
R7
!i10b 1
Z56 !s108 1448750671.674000
Z57 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/tb_var_norm_calc.vhd|
Z58 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/tb_var_norm_calc.vhd|
!i113 1
R11
R12
Abehavior
R53
R2
R3
DEx4 work 16 tb_var_norm_calc 0 22 dSDRZkj]G2T>?3ZJB56:62
l33
L8
VQSKAHcOG_C_D;lkW8iNGk1
!s100 TR<YVVLNMmf^6lQLTGm`m0
R6
31
R7
!i10b 1
R56
R57
R58
!i113 1
R11
R12
Evar_norm_calc
R13
R53
R2
R3
R0
Z59 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd
Z60 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd
l0
L5
V701_GH7=C^U4ddlh3@6nY0
!s100 liY_m8ZQ6oMMRQHa=IzZ]2
R6
31
R34
!i10b 1
Z61 !s108 1448750668.030000
Z62 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd|
Z63 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/var_norm_calc/var_norm_calc.vhd|
!i113 1
R11
R12
Abehavior
R53
R2
R3
DEx4 work 13 var_norm_calc 0 22 701_GH7=C^U4ddlh3@6nY0
l117
L19
VjJLDO8E5k@5@]h0g`4Ibl1
!s100 63jgf_1]6BYU[<WjYNb4d0
R6
31
R34
!i10b 1
R61
R62
R63
!i113 1
R11
R12
