{"Source Block": ["hdl/library/axi_dmac/request_arb.v@282:292@HdlIdDef", "wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@285:295", "\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\n"], ["hdl/library/axi_dmac/request_arb.v@286:296", "wire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\n"], ["hdl/library/axi_dmac/request_arb.v@278:288", "wire src_partial_burst;\nwire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@288:298", "wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n\n"], ["hdl/library/axi_dmac/request_arb.v@281:291", "wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\n"], ["hdl/library/axi_dmac/request_arb.v@287:297", "wire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n\nreg src_dest_valid_hs = 1'b0;\nwire src_dest_valid_hs_masked;\nwire src_dest_ready_hs;\n"], ["hdl/library/axi_dmac/request_arb.v@283:293", "wire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\nwire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;\nwire                             dest_burst_info_partial;\nwire [ID_WIDTH-1:0] dest_burst_info_id;\nwire                dest_burst_info_write;\n"], ["hdl/library/axi_dmac/request_arb.v@279:289", "wire block_descr_to_dst;\nwire src_fifo_valid;\nwire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;\nwire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;\nwire src_fifo_last;\nwire src_fifo_partial_burst;\n\nwire                                 src_bl_valid;\nwire                                 src_bl_ready;\nwire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;\n\n"]], "Diff Content": {"Delete": [[287, "wire                                 src_bl_ready;\n"]], "Add": []}}