// Seed: 3485849648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  if (id_4) begin
    wire id_7;
  end else begin : id_8
    wire id_9;
    assign id_8 = 1 > 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2
  );
endmodule
