<stg><name>jpeg2bmp</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="16">
<![CDATA[
entry:7 %call_ln1242 = call void @read_markers.1, i16 %p_jinfo_image_height, i16 %p_jinfo_image_width, i8 %p_jinfo_num_components, i32 %i_get_sos, i8 %p_jinfo_jpeg_data, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %i_get_dht, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln1242"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="8" op_7_bw="32" op_8_bw="8" op_9_bw="32" op_10_bw="16">
<![CDATA[
entry:7 %call_ln1242 = call void @read_markers.1, i16 %p_jinfo_image_height, i16 %p_jinfo_image_width, i8 %p_jinfo_num_components, i32 %i_get_sos, i8 %p_jinfo_jpeg_data, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %i_get_dht, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %i_get_dqt, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln1242"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:8 %p_jinfo_image_height_load = load i16 %p_jinfo_image_height

]]></Node>
<StgValue><ssdm name="p_jinfo_image_height_load"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="16">
<![CDATA[
entry:9 %sext_ln1207 = sext i16 %p_jinfo_image_height_load

]]></Node>
<StgValue><ssdm name="sext_ln1207"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:10 %add_ln1207 = add i17 %sext_ln1207, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1207"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:11 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1207, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:12 %sub_ln1207 = sub i17 1, i17 %sext_ln1207

]]></Node>
<StgValue><ssdm name="sub_ln1207"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %trunc_ln1207_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln1207, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1207_1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="14">
<![CDATA[
entry:14 %sext_ln1207_2 = sext i14 %trunc_ln1207_1

]]></Node>
<StgValue><ssdm name="sext_ln1207_2"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="15">
<![CDATA[
entry:15 %zext_ln1207 = zext i15 %sext_ln1207_2

]]></Node>
<StgValue><ssdm name="zext_ln1207"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:16 %sub_ln1207_1 = sub i16 0, i16 %zext_ln1207

]]></Node>
<StgValue><ssdm name="sub_ln1207_1"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln1207_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln1207, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1207_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="14">
<![CDATA[
entry:18 %sext_ln1207_3 = sext i14 %trunc_ln1207_2

]]></Node>
<StgValue><ssdm name="sext_ln1207_3"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
entry:19 %zext_ln1207_1 = zext i15 %sext_ln1207_3

]]></Node>
<StgValue><ssdm name="zext_ln1207_1"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:20 %select_ln1207 = select i1 %tmp_2, i16 %sub_ln1207_1, i16 %zext_ln1207_1

]]></Node>
<StgValue><ssdm name="select_ln1207"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="16">
<![CDATA[
entry:21 %sext_ln1207_4 = sext i16 %select_ln1207

]]></Node>
<StgValue><ssdm name="sext_ln1207_4"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:22 %add_ln1207_1 = add i17 %sext_ln1207_4, i17 1

]]></Node>
<StgValue><ssdm name="add_ln1207_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
entry:24 %p_jinfo_image_width_load = load i16 %p_jinfo_image_width

]]></Node>
<StgValue><ssdm name="p_jinfo_image_width_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="16">
<![CDATA[
entry:25 %sext_ln1208 = sext i16 %p_jinfo_image_width_load

]]></Node>
<StgValue><ssdm name="sext_ln1208"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:26 %add_ln1208 = add i17 %sext_ln1208, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1208"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
entry:27 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln1208, i32 16

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:28 %sub_ln1208 = sub i17 1, i17 %sext_ln1208

]]></Node>
<StgValue><ssdm name="sub_ln1208"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %trunc_ln1208_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %sub_ln1208, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1208_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="15" op_0_bw="14">
<![CDATA[
entry:30 %sext_ln1208_2 = sext i14 %trunc_ln1208_1

]]></Node>
<StgValue><ssdm name="sext_ln1208_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="15">
<![CDATA[
entry:31 %zext_ln1208 = zext i15 %sext_ln1208_2

]]></Node>
<StgValue><ssdm name="zext_ln1208"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:32 %sub_ln1208_1 = sub i16 0, i16 %zext_ln1208

]]></Node>
<StgValue><ssdm name="sub_ln1208_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln1208_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln1208, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln1208_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="14">
<![CDATA[
entry:34 %sext_ln1208_3 = sext i14 %trunc_ln1208_2

]]></Node>
<StgValue><ssdm name="sext_ln1208_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
entry:35 %zext_ln1208_1 = zext i15 %sext_ln1208_3

]]></Node>
<StgValue><ssdm name="zext_ln1208_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:36 %select_ln1208 = select i1 %tmp_3, i16 %sub_ln1208_1, i16 %zext_ln1208_1

]]></Node>
<StgValue><ssdm name="select_ln1208"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="16">
<![CDATA[
entry:37 %sext_ln1208_4 = sext i16 %select_ln1208

]]></Node>
<StgValue><ssdm name="sext_ln1208_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:38 %add_ln1208_1 = add i17 %sext_ln1208_4, i17 1

]]></Node>
<StgValue><ssdm name="add_ln1208_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:40 %store_ln1208 = store i17 %add_ln1208_1, i17 %p_jinfo_MCUWidth

]]></Node>
<StgValue><ssdm name="store_ln1208"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="1" op_4_bw="11" op_5_bw="1" op_6_bw="11" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:43 %tmp = call i32 @huff_make_dhuff_tb.1, i10 512, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 0, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="17">
<![CDATA[
entry:23 %sext_ln1207_1 = sext i17 %add_ln1207_1

]]></Node>
<StgValue><ssdm name="sext_ln1207_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="17">
<![CDATA[
entry:39 %sext_ln1208_1 = sext i17 %add_ln1208_1

]]></Node>
<StgValue><ssdm name="sext_ln1208_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %mul_ln1209 = mul i32 %sext_ln1208_1, i32 %sext_ln1207_1

]]></Node>
<StgValue><ssdm name="mul_ln1209"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %store_ln1209 = store i32 %mul_ln1209, i32 %p_jinfo_NumMCU

]]></Node>
<StgValue><ssdm name="store_ln1209"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="1" op_4_bw="11" op_5_bw="1" op_6_bw="11" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:43 %tmp = call i32 @huff_make_dhuff_tb.1, i10 512, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 0, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 0, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32">
<![CDATA[
entry:44 %trunc_ln1204 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln1204"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:45 %store_ln1216 = store i7 %trunc_ln1204, i7 %p_jinfo_dc_dhuff_tbl_ml_0

]]></Node>
<StgValue><ssdm name="store_ln1216"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="1" op_4_bw="11" op_5_bw="1" op_6_bw="11" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:46 %empty = call i32 @huff_make_dhuff_tb.1, i10 656, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="1" op_4_bw="11" op_5_bw="1" op_6_bw="11" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:46 %empty = call i32 @huff_make_dhuff_tb.1, i10 656, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_dc_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:47 %tmp_1 = call i7 @huff_make_dhuff_tb.2, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="57" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="11" op_4_bw="11" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:47 %tmp_1 = call i7 @huff_make_dhuff_tb.2, i8 %p_jinfo_dc_xhuff_tbl_bits, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:48 %store_ln1226 = store i7 %tmp_1, i7 %p_jinfo_ac_dhuff_tbl_ml_0

]]></Node>
<StgValue><ssdm name="store_ln1226"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="1" op_4_bw="11" op_5_bw="1" op_6_bw="11" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:49 %empty_53 = call i32 @huff_make_dhuff_tb.1, i10 144, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="60" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="10" op_2_bw="32" op_3_bw="1" op_4_bw="11" op_5_bw="1" op_6_bw="11" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:49 %empty_53 = call i32 @huff_make_dhuff_tb.1, i10 144, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_mincode, i1 1, i11 %p_jinfo_ac_dhuff_tbl_valptr, i1 1, i8 %p_jinfo_dc_xhuff_tbl_bits

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="61" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="16" op_7_bw="16" op_8_bw="17" op_9_bw="7" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="11" op_15_bw="11" op_16_bw="8" op_17_bw="32" op_18_bw="21" op_19_bw="7" op_20_bw="32" op_21_bw="11" op_22_bw="11" op_23_bw="6" op_24_bw="16" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:50 %call_ln1248 = call void @decode.1, i8 %outputVector, i8 %p_jinfo_jpeg_data, i8 %CurHuffReadBuf, i32 %p_jinfo_NumMCU, i8 %rgb_buf, i16 %p_jinfo_image_width, i16 %p_jinfo_image_height, i17 %p_jinfo_MCUWidth, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln1248"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inputVector

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %jpegSize

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %jpegSize, void @empty_7, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %outputVector, void @empty_9, i32 0, i32 0, void @empty_17, i32 4294967295, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outputVector

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="32" op_5_bw="8" op_6_bw="16" op_7_bw="16" op_8_bw="17" op_9_bw="7" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="11" op_15_bw="11" op_16_bw="8" op_17_bw="32" op_18_bw="21" op_19_bw="7" op_20_bw="32" op_21_bw="11" op_22_bw="11" op_23_bw="6" op_24_bw="16" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
entry:50 %call_ln1248 = call void @decode.1, i8 %outputVector, i8 %p_jinfo_jpeg_data, i8 %CurHuffReadBuf, i32 %p_jinfo_NumMCU, i8 %rgb_buf, i16 %p_jinfo_image_width, i16 %p_jinfo_image_height, i17 %p_jinfo_MCUWidth, i7 %p_jinfo_dc_dhuff_tbl_ml_0, i32 %read_position, i32 %current_read_byte, i32 %bit_set_mask, i32 %p_jinfo_dc_dhuff_tbl_maxcode, i11 %p_jinfo_dc_dhuff_tbl_valptr, i11 %p_jinfo_dc_dhuff_tbl_mincode, i8 %p_jinfo_ac_xhuff_tbl_huffval, i32 %lmask, i21 %extend_mask, i7 %p_jinfo_ac_dhuff_tbl_ml_0, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode, i6 %zigzag_index, i16 %p_jinfo_quant_tbl_quantval

]]></Node>
<StgValue><ssdm name="call_ln1248"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
entry:51 %ret_ln22 = ret

]]></Node>
<StgValue><ssdm name="ret_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
