
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003305                       # Number of seconds simulated (Second)
simTicks                                   3304798000                       # Number of ticks simulated (Tick)
finalTick                                  4295062000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     39.93                       # Real time elapsed on the host (Second)
hostTickRate                                 82762695                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681144                       # Number of bytes of host memory used (Byte)
simInsts                                     14158524                       # Number of instructions simulated (Count)
simOps                                       15538011                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   354573                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     389120                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          6609596                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        13661305                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      244                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       13644145                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    327                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                50076                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             60167                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  99                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             6586468                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.071542                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.926031                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   3988419     60.55%     60.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    178193      2.71%     63.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    226942      3.45%     66.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    240063      3.64%     70.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    308345      4.68%     75.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    294246      4.47%     79.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    462408      7.02%     86.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    289995      4.40%     90.92% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    597857      9.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               6586468                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     155      0.02%      0.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    937      0.10%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                 175271     18.42%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     18.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                 72056      7.57%     26.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                559057     58.75%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     84.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 104815     11.02%     95.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 39237      4.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       356028      2.61%      2.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4678765     34.29%     36.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       134779      0.99%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            12      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     37.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd      1605877     11.77%     49.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     49.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     49.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     49.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     49.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc      1606007     11.77%     61.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult      1605894     11.77%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2527522     18.52%     91.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1129261      8.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       13644145                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.064293                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              951528                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.069739                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 21073624                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 7244206                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         7192132                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 13752989                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 6467680                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         6442296                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     7287453                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     6952192                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          13639687                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2526769                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      4458                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                  67                       # Number of nop insts executed (Count)
system.cpu.numRefs                            3655801                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                          28876                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      1129032                       # Number of stores executed (Count)
system.cpu.numRate                           2.063619                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             203                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           23128                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    12501093                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      13611498                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.528721                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.528721                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.891355                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.891355                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   14380971                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7682007                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                   13392344                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                       80769                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      80907                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  12205096                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      144                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        2530999                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1130651                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       500052                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        75032                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                   30932                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             29501                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1250                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                27855                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                  207                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                   27589                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.990451                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     369                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  8                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             559                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              547                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           78                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           49891                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              1539                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      6578802                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.068995                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.208424                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4061371     61.73%     61.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          567298      8.62%     70.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          142030      2.16%     72.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          140710      2.14%     74.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           77163      1.17%     75.83% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           89634      1.36%     77.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          161161      2.45%     79.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          101245      1.54%     81.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1238190     18.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      6578802                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             12501106                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               13611511                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     3642903                       # Number of memory references committed (Count)
system.cpu.commit.loads                       2515969                       # Number of loads committed (Count)
system.cpu.commit.amos                             72                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          72                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                      28023                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          6439758                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    10018007                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   186                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       355560      2.61%      2.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4663498     34.26%     36.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       132635      0.97%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            9      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     37.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd      1605632     11.80%     49.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     49.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     49.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     49.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc      1605642     11.80%     61.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult      1605632     11.80%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2515969     18.48%     91.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1126934      8.28%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     13611511                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1238190                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        3118365                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3118365                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3118365                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3118365                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       116314                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          116314                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       116314                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         116314                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   6716120000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   6716120000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   6716120000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   6716120000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3234679                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3234679                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3234679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3234679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.035958                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.035958                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.035958                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.035958                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 57741.286518                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 57741.286518                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 57741.286518                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 57741.286518                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        11189                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          500                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          162                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      69.067901                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        14574                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             14574                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        51268                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         51268                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        51268                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        51268                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        65046                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        65046                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        65046                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        65046                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3886032500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3886032500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3886032500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3886032500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.020109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.020109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.020109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.020109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59742.835839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59742.835839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59742.835839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59742.835839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  65048                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1991511                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1991511                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       116306                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        116306                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   6715316000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   6715316000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2107817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2107817                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.055178                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.055178                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 57738.345399                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 57738.345399                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        51267                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        51267                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        65039                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        65039                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   3885336500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   3885336500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.030856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.030856                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 59738.564554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 59738.564554                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              70                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       330000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       330000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           72                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.027778                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data       165000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total       165000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       328000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       328000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.027778                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data       164000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total       164000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1126854                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1126854                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data            8                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total            8                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data       804000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total       804000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1126862                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1126862                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000007                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000007                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data       100500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total       100500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data            7                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total            7                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data       696000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total       696000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000006                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000006                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 99428.571429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 99428.571429                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 1024                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3238005                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              66072                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              49.007219                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         1024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          908                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           13004052                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          13004052                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   694323                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4098946                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1678900                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                112440                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   1859                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                27474                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    73                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               13679039                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   261                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             821444                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12574240                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                       30932                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              27970                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5760324                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    3858                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  366                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2405                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    815700                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1128                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            6586468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.079221                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.417665                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4739405     71.96%     71.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    12087      0.18%     72.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    25746      0.39%     72.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    52228      0.79%     73.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                     2287      0.03%     73.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   177840      2.70%     76.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                     1371      0.02%     76.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    36145      0.55%     76.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1539359     23.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              6586468                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.004680                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.902422                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         815389                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            815389                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        815389                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           815389                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          311                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             311                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          311                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            311                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     23616500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     23616500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     23616500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     23616500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       815700                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        815700                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       815700                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       815700                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000381                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000381                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000381                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000381                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75937.299035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75937.299035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75937.299035                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75937.299035                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            2                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs              2                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          248                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               248                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            63                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           63                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          248                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          248                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          248                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          248                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     18908000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     18908000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     18908000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     18908000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76241.935484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76241.935484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76241.935484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76241.935484                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    248                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       815389                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          815389                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          311                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           311                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     23616500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     23616500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       815700                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       815700                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000381                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000381                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75937.299035                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75937.299035                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          248                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          248                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     18908000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     18908000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000304                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76241.935484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 76241.935484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               893794                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                504                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1773.400794                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           87                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           90                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3263048                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3263048                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      1859                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1845116                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    41950                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               13661616                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   50                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2530999                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1130651                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   244                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     17233                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     7693                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            261                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            990                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          630                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1620                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 13637235                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                13634428                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  10728799                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  13174820                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.062823                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.814341                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      417483                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   15030                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 261                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3731                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   46                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    153                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2515969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.514333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            29.741378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                2399866     95.39%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   81      0.00%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                25352      1.01%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                15680      0.62%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    2      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    2      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   58      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   25      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 17      0.00%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 40      0.00%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                108      0.00%     97.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              37923      1.51%     98.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              22035      0.88%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3766      0.15%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4127      0.16%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1814      0.07%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                348      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                195      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                812      0.03%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                586      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                430      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                104      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                156      0.01%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                376      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                178      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                127      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                127      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1625      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              990                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2515969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   1859                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   726104                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 3555012                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           8975                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1743969                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                550549                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               13669182                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   112                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 186158                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 257985                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  75028                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            12973675                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    35219000                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14413676                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  8258936                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              12917822                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    55866                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      27                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    573130                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19000805                       # The number of ROB reads (Count)
system.cpu.rob.writes                        27330462                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12501093                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   13611498                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     1                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     34                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  19878                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     19912                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    34                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 19878                       # number of overall hits (Count)
system.l2.overallHits::total                    19912                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  214                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                45170                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   45384                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 214                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               45170                       # number of overall misses (Count)
system.l2.overallMisses::total                  45384                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        18170000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3566816000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3584986000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       18170000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3566816000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3584986000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                248                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              65048                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 65296                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               248                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             65048                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                65296                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.862903                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.694410                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.695050                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.862903                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.694410                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.695050                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 84906.542056                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78964.268320                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78992.288031                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 84906.542056                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78964.268320                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78992.288031                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                14063                       # number of writebacks (Count)
system.l2.writebacks::total                     14063                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              214                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            45170                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               45384                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             214                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           45170                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              45384                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     16030000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3115116000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3131146000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16030000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3115116000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3131146000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.862903                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.694410                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.695050                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.862903                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.694410                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.695050                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 74906.542056                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68964.268320                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68992.288031                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 74906.542056                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68964.268320                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68992.288031                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          45607                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           34                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             34                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst              34                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 34                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           214                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              214                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     18170000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     18170000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          248                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            248                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.862903                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.862903                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 84906.542056                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 84906.542056                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          214                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          214                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16030000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16030000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.862903                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.862903                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 74906.542056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 74906.542056                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data                9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                   9                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data      1009500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total        1009500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              9                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total                 9                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 112166.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 112166.666667                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data            9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total               9                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data       919500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total       919500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 102166.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 102166.666667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          19878                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             19878                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        45161                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           45161                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   3565806500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   3565806500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        65039                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         65039                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.694368                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.694368                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78957.651513                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78957.651513                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        45161                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        45161                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   3114196500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   3114196500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.694368                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.694368                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68957.651513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68957.651513                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          248                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              248                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          248                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          248                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        14574                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            14574                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        14574                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        14574                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       141697                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      49703                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.850874                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      11.879153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        39.249440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4044.871407                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.009582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.987517                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1376                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1003                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1485                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    1090343                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   1090343                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     14063.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     45170.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000158394500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          844                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          844                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              103989                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              13249                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       45384                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      14063                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     45384                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    14063                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 45384                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                14063                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   26230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   15538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    3530                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    842                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    845                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    846                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          844                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      53.880332                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     42.358437                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     44.918655                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15              2      0.24%      0.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31           306     36.26%     36.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47           179     21.21%     57.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63            91     10.78%     68.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-79           110     13.03%     81.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-95            50      5.92%     87.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-111           52      6.16%     93.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::112-127           11      1.30%     94.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-143            5      0.59%     95.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::144-159           13      1.54%     97.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-175           12      1.42%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::176-191            5      0.59%     99.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::208-223            1      0.12%     99.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::224-239            1      0.12%     99.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::288-303            1      0.12%     99.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      0.12%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::336-351            1      0.12%     99.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-399            1      0.12%     99.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::400-415            1      0.12%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::432-447            1      0.12%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           844                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          844                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.665877                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.641503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.916293                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              523     61.97%     61.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               95     11.26%     73.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              214     25.36%     98.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               10      1.18%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.12%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.12%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           844                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2904576                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               900032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              878896682.94401050                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              272341002.38501722                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3304807500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      55592.50                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2890880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       900224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4144277.501983480062                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 874752405.442027091980                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 272399099.733175814152                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        45170                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        14063                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7194750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1247336500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  79836822250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33620.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27614.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5677083.29                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2890880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2904576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13696                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       900032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       900032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        45170                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           45384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        14063                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          14063                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4144278                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      874752405                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         878896683                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4144278                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4144278                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    272341002                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        272341002                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    272341002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4144278                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     874752405                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1151237685                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                45384                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               14066                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2081                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2547                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         4623                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3115                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         4142                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          510                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          962                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           25                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         1080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         1019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          535                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         1148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               403581250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             226920000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1254531250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8892.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27642.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               41643                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              12440                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            91.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           88.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         5359                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   709.541332                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   545.073638                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   365.428555                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          423      7.89%      7.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          526      9.82%     17.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          361      6.74%     24.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          355      6.62%     31.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          343      6.40%     37.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          274      5.11%     42.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          234      4.37%     46.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          257      4.80%     51.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2586     48.26%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         5359                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2904576                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             900224                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              878.896683                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              272.399100                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    8.99                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                6.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.13                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               90.97                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        16886100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         8948610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      143628240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      30860640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 260607360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1026019950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    405398400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1892349300                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   572.606646                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1042086000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    110240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2153443000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        21484260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        11388795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      180513480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      42563880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 260607360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1223649210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    239037600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1979244585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   598.900322                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    607808000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    110240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2587886500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               45375                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         14063                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             31266                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                  9                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                 9                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          45375                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       136097                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  136097                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      3804608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3804608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              45384                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    45384    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                45384                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           155644500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          235250500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          90713                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        45329                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              65287                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        28637                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          248                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            82018                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq                 9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp                9                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            248                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         65039                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          744                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       195144                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 195888                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31744                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5095808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 5127552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           45607                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    900032                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            110903                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002822                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.053050                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  110590     99.72%     99.72% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     313      0.28%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              110903                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4295062000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           80118000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            372000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          97572000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        130592                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        65297                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             312                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          312                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
