<?xml version="1.0" encoding="UTF-8"?>
<module id="BCP" HW_revision="" XML_version="1" description="">
  <!--  -->
  <register id="M0" offset="0x00c00" width="32" description="M0">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 0 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M1" offset="0x00c04" width="32" description="M1">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 1 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M2" offset="0x00c08" width="32" description="M2">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 2 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M3" offset="0x00c0c" width="32" description="M3">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 3 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M4" offset="0x00c10" width="32" description="M4">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 4 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M5" offset="0x00c14" width="32" description="M5">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 5 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M6" offset="0x00c18" width="32" description="M6">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 6 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M7" offset="0x00c1c" width="32" description="M7">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 7 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M8" offset="0x00c20" width="32" description="M8">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 8 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M9" offset="0x00c24" width="32" description="M9">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 9 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M10" offset="0x00c28" width="32" description="M10">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 10 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M11" offset="0x00c2c" width="32" description="M11">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 11 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="M12" offset="0x00c30" width="32" description="M12">
    <bitfield id="MOD_EN" width="24" begin="23" end="0" description="column 12 of the Reed-Muller table; lsb is row 0" rwaccess="RW" />
  </register>
  <register id="control_register" offset="0x00c34" width="32" description="control register">
    <bitfield id="QPSK_MAPPING_C2k10_C2k0" width="8" begin="7" end="6" description="+1 = 00, +j = 01," rwaccess="RW" />
    <bitfield id="QPSK_MAPPING_C2k10_C2k1" width="254" begin="5" end="4" description="+1 = 00, +j = 01," rwaccess="RW" />
    <bitfield id="QPSK_MAPPING_C2k11_C2k0" width="244" begin="3" end="2" description="+1 = 00, +j = 01," rwaccess="RW" />
    <bitfield id="QPSK_MAPPING_C2k11_C2k1" width="234" begin="1" end="0" description="+1 = 00, +j = 01," rwaccess="RW" />
  </register>
  <register id="COR_Raw_Status_Register" offset="0x00c80" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="data logger Error." rwaccess="R" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: A GT 13." rwaccess="R" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: A EQ zero." rwaccess="R" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: Num Ant GT 8." rwaccess="R" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: Num Ant EQ zero." rwaccess="R" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: Insufficient input data." rwaccess="R" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: Input data size incorrect." rwaccess="R" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: Error code 6 not used." rwaccess="R" />
  </register>
  <register id="COR_Set_Raw_Status_Register" offset="0x00c84" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: Set Err: A GT 13." rwaccess="W" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: Set Err: A EQ zero." rwaccess="W" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: Set Err: Num Ant GT 8." rwaccess="W" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: Set Err: Num Ant EQ zero." rwaccess="W" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: Set Err: Insufficient input data." rwaccess="W" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: Set Err: Input data size incorrect." rwaccess="W" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: Set Err: Error code 6 not used." rwaccess="W" />
  </register>
  <register id="COR_Clear_Raw_Status_Register" offset="0x00c88" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: Clr Err: A GT 13." rwaccess="W" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: Clr Err: A EQ zero." rwaccess="W" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: Clr Err: Num Ant GT 8." rwaccess="W" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: Clr Err: Num Ant EQ zero." rwaccess="W" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: Clr Err: Insufficient input data." rwaccess="W" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: Clr Err: Input data size incorrect." rwaccess="W" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: Clr Err: Error code 6 not used." rwaccess="W" />
  </register>
  <register id="COR_Enable_Register" offset="0x00c8c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enable for Data logger done has ocurred." rwaccess="R" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: En for Int: A GT 13." rwaccess="R" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: En for Int: A EQ zero." rwaccess="R" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: En for Int: Num Ant GT 8." rwaccess="R" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: En for Int: Num Ant EQ zero." rwaccess="R" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: En for Int: Insufficient input data." rwaccess="R" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: En for Int: Input data size incorrect." rwaccess="R" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: En for Int: Error code 6 not used." rwaccess="R" />
  </register>
  <register id="COR_Set_Enable_Register" offset="0x00c90" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: Set En Err: A GT 13." rwaccess="W" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: Set En Err: A EQ zero." rwaccess="W" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: Set En Err: Num Ant GT 8." rwaccess="W" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: Set En Err: Num Ant EQ zero." rwaccess="W" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: Set En Err: Insufficient input data." rwaccess="W" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: Set En Err: Input data size incorrect." rwaccess="W" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: Set En Err: Error code 6 not used." rwaccess="W" />
  </register>
  <register id="COR_Clear_Enable_Register" offset="0x00c94" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: Clr En for Int: A GT 13." rwaccess="W" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: Clr En for Int: A EQ zero." rwaccess="W" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: Clr En for Int: Num Ant GT 8." rwaccess="W" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: Clr En for Int: Num Ant EQ zero." rwaccess="W" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: Clr En for Int: Insufficient input data." rwaccess="W" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: Clr En for Int: Input data size incorrect." rwaccess="W" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: Clr En for Int: Error code 6 not used." rwaccess="W" />
  </register>
  <register id="COR_Enabled_Register" offset="0x00c98" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enable Data logger done has ocurred." rwaccess="R" />
    <bitfield id="cor_E0_COR_A_GT_13" width="1" begin="2" end="2" description="COR: Enabled Int: A GT 13." rwaccess="R" />
    <bitfield id="cor_E1_COR_A_ZERO" width="1" begin="3" end="3" description="COR: Enabled Int: A EQ zero." rwaccess="R" />
    <bitfield id="cor_E2_COR_NR_GT_8" width="1" begin="4" end="4" description="COR: Enabled Int: Num Ant GT 8." rwaccess="R" />
    <bitfield id="cor_E3_COR_NR_ZERO" width="1" begin="5" end="5" description="COR: Enabled Int: Num Ant EQ zero." rwaccess="R" />
    <bitfield id="cor_E4_COR_DATA_SHORT" width="1" begin="6" end="6" description="COR: Enabled Int: Insufficient input data." rwaccess="R" />
    <bitfield id="cor_E5_DSPRD_DATA_SIZE_ERR" width="1" begin="7" end="7" description="DSPRD: Enabled Int: Input data size incorrect." rwaccess="R" />
    <bitfield id="cor_E6_UNUSED" width="1" begin="8" end="8" description="COR: Enabled Int: Error code 6 not used." rwaccess="R" />
  </register>
  <register id="COR_Data_logger_control_Register" offset="0x00cf0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="COR_Datalogger_Status_Register" offset="0x00cf4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="COR_Global_Header_Register" offset="0x00cf8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="COR_Data_logger_Global_Header_Field" offset="0x0b000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="COR_Data_logger_TM_Software_Timestamp" offset="0x0b004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="COR_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x0b008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the COR engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="CRC8_POLY" offset="0x00d00" width="32" description="CRC polynomial">
    <bitfield id="CRC8_POLY" width="32" begin="31" end="24" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC12_POLY" offset="0x00d04" width="32" description="CRC polynomial">
    <bitfield id="CRC12_POLY" width="32" begin="31" end="20" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC16_POLY" offset="0x00d08" width="32" description="CRC polynomial">
    <bitfield id="CRC16_POLY" width="32" begin="31" end="16" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC16W_POLY" offset="0x00d0c" width="32" description="CRC polynomial">
    <bitfield id="CRC16W_POLY" width="32" begin="31" end="16" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC24A_POLY" offset="0x00d10" width="32" description="CRC polynomial">
    <bitfield id="CRC24A_POLY" width="32" begin="31" end="8" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC24B_POLY" offset="0x00d14" width="32" description="CRC polynomial">
    <bitfield id="CRC24B_POLY" width="32" begin="31" end="8" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC32_POLY" offset="0x00d18" width="32" description="CRC polynomial">
    <bitfield id="CRC23_POLY" width="32" begin="31" end="0" description="CRC polynomial" rwaccess="RW" />
  </register>
  <register id="CRC_INIT" offset="0x00d1c" width="32" description="CRC init">
    <bitfield id="CRC8_INIT_VAL" width="1" begin="0" end="0" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
    <bitfield id="CRC12_INIT_VAL" width="250" begin="1" end="1" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
    <bitfield id="CRC16_INIT_VAL" width="243" begin="2" end="2" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
    <bitfield id="CRC16W_INIT_VAL" width="236" begin="3" end="3" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
    <bitfield id="CRC24A_INIT_VAL" width="5" begin="4" end="4" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
    <bitfield id="CRC24B_INIT_VAL" width="6" begin="5" end="5" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
    <bitfield id="CRC32_INIT_VAL" width="7" begin="6" end="6" description="CRC init 1 = allones 0 = all zeros" rwaccess="RW" />
  </register>
  <register id="SCR_POLY1" offset="0x00d20" width="32" description="Scrambler polynomial 1">
    <bitfield id="SCR_POLY1" width="32" begin="31" end="0" description="Scrambler polynomial 1" rwaccess="RW" />
  </register>
  <register id="SCR_POLY2" offset="0x00d24" width="32" description="Scrambler polynomial 2">
    <bitfield id="SCR_POLY2" width="32" begin="31" end="0" description="Scrambler polynomial 2" rwaccess="RW" />
  </register>
  <register id="CRC_Raw_Status_Register" offset="0x00d80" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Engine errors." rwaccess="R" />
  </register>
  <register id="CRC_Set_Raw_Status_Register" offset="0x00d84" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="CRC_Clear_Raw_Status_Register" offset="0x00d88" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="CRC_Enable_Register" offset="0x00d8c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Engine errors." rwaccess="R" />
  </register>
  <register id="CRC_Set_Enable_Register" offset="0x00d90" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="CRC_Clear_Enable_Register" offset="0x00d94" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="CRC_Enabled_Register" offset="0x00d98" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enabled Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enabled Engine errors." rwaccess="R" />
  </register>
  <register id="CRC_Data_logger_control_Register" offset="0x00df0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="CRC_Datalogger_Status_Register" offset="0x00df4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="CRC_Global_Header_Register" offset="0x00df8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="CRC_Data_logger_Global_Header_Field" offset="0x0c000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="CRC_Data_logger_TM_Software_Timestamp" offset="0x0c004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="CRC_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x0c008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="7" begin="31" end="25" description="Current value of the CRC engine errors." rwaccess="R" />
    <bitfield id="ppb_err" width="1" begin="24" end="24" description="Current value of the CRC engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="DIO_Vbusm_Priority" offset="0x00400" width="32" description="BCP DIO Vbusm priority Register">
    <bitfield id="dio_vbusm_priority" width="3" begin="2" end="0" description="Controls priority outputs from the dio core.0x0 is highest priority, 0x7 is lowest priority" rwaccess="RW" />
  </register>
  <register id="DIO_Raw_Status_Register" offset="0x00480" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="PPB Error." rwaccess="R" />
  </register>
  <register id="DIO_Set_Raw_Status_Register" offset="0x00484" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="DIO_Clear_Raw_Status_Register" offset="0x00488" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="DIO_Enable_Register" offset="0x0048c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enable for PPB Error." rwaccess="R" />
  </register>
  <register id="DIO_Set_Enable_Register" offset="0x00490" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="DIO_Clear_Enable_Register" offset="0x00494" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="DIO_Enabled_Register" offset="0x00498" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enabled PPB Error." rwaccess="R" />
  </register>
  <register id="DIO_Data_logger_control_Register" offset="0x004f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="DIO_Datalogger_Status_Register" offset="0x004f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="DIO_Global_Header_Register" offset="0x004f8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="DIO_Data_logger_Global_Header_Field" offset="0x03000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="DIO_Data_logger_TM_Software_Timestamp" offset="0x03004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="DIO_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x03008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the DIO engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="DNT_Raw_Status_Register" offset="0x00980" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Engine errors." rwaccess="R" />
  </register>
  <register id="DNT_Set_Raw_Status_Register" offset="0x00984" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="DNT_Clear_Raw_Status_Register" offset="0x00988" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="DNT_Enable_Register" offset="0x0098c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enable for Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enable for Engine errors." rwaccess="R" />
  </register>
  <register id="DNT_Set_Enable_Register" offset="0x00990" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="DNT_Clear_Enable_Register" offset="0x00994" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="DNT_Enabled_Register" offset="0x00998" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enabled Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enabled Engine errors." rwaccess="R" />
  </register>
  <register id="DNT_Data_logger_control_Register" offset="0x009f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="DNT_Datalogger_Status_Register" offset="0x009f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="DNT_Global_Header_Register" offset="0x009f8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="DNT_Data_logger_Global_Header_Field" offset="0x08000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="DNT_Data_logger_TM_Software_Timestamp" offset="0x08004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="DNT_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x08008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the DNT engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="POLY_COEF1" offset="0x00700" width="32" description="polynomial coefficient set 1">
    <bitfield id="POLYCOEF1" width="24" begin="23" end="0" description="polynomial coefficients in 32-bit word as described in the specification (LSB Justified)" rwaccess="RW" />
  </register>
  <register id="POLY_COEF2" offset="0x00704" width="32" description="polynomial coefficient set 2">
    <bitfield id="POLYCOEF2" width="24" begin="23" end="0" description="polynomial coefficients in 32-bit word as described in the specification (LSB Justified)" rwaccess="RW" />
  </register>
  <register id="POLY_COEF3" offset="0x00708" width="32" description="polynomial coefficient set 3">
    <bitfield id="POLYCOEF3" width="24" begin="23" end="0" description="polynomial coefficients in 32-bit word as described in the specification (LSB Justified)" rwaccess="RW" />
  </register>
  <register id="SCR_INIT_0" offset="0x0070c" width="32" description="scrambler initialization set 0">
    <bitfield id="SCRINIT" width="32" begin="31" end="16" description="Scrambler Initialization (MSB justified)" rwaccess="RW" />
  </register>
  <register id="SCR_POLY_0" offset="0x00710" width="32" description="scrambler Polynomial set 0">
    <bitfield id="SCRPOLY" width="32" begin="31" end="16" description="Scrambler Polynomial (MSB justified)" rwaccess="RW" />
  </register>
  <register id="CRC24_INIT_0" offset="0x00714" width="32" description="CRC-24 Initialization set 0">
    <bitfield id="CRC24INIT" width="32" begin="31" end="8" description="CRC 24 Initialization (MSB justified)" rwaccess="RW" />
  </register>
  <register id="CRC24_POLY_0" offset="0x00718" width="32" description="CRC-24 Polynomial set 0">
    <bitfield id="CRC24POLY" width="32" begin="31" end="8" description="CRC 24 Polynomial (MSB justified)" rwaccess="RW" />
  </register>
  <register id="SCR_INIT_1" offset="0x0071c" width="32" description="scrambler initialization set 1">
    <bitfield id="SCRINIT" width="32" begin="31" end="16" description="Scrambler Initialization (MSB justified)" rwaccess="RW" />
  </register>
  <register id="SCR_POLY_1" offset="0x00720" width="32" description="scrambler Polynomial set 1">
    <bitfield id="SCRPOLY" width="32" begin="31" end="16" description="Scrambler Polynomial (MSB justified)" rwaccess="RW" />
  </register>
  <register id="CRC16_INIT_1" offset="0x00724" width="32" description="CRC-16 Initialization set 1">
    <bitfield id="CRC16INIT" width="32" begin="31" end="16" description="CRC 16 Initialization (MSB justified)" rwaccess="RW" />
  </register>
  <register id="CRC16_POLY_1" offset="0x00728" width="32" description="CRC-16 Polynomial set 1">
    <bitfield id="CRC16POLY" width="32" begin="31" end="16" description="CRC 16 Polynomial (MSB justified)" rwaccess="RW" />
  </register>
  <register id="SCR_INIT_2" offset="0x0072c" width="32" description="scrambler initialization set 2">
    <bitfield id="SCRINIT" width="32" begin="31" end="16" description="Scrambler Initialization (MSB justified)" rwaccess="RW" />
  </register>
  <register id="SCR_POLY_2" offset="0x00730" width="32" description="scrambler Polynomial set 2">
    <bitfield id="SCRPOLY" width="32" begin="31" end="16" description="Scrambler Polynomial (MSB justified)" rwaccess="RW" />
  </register>
  <register id="ENC_Raw_Status_Register" offset="0x00780" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Engine errors." rwaccess="R" />
  </register>
  <register id="ENC_Set_Raw_Status_Register" offset="0x00784" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="ENC_Clear_Raw_Status_Register" offset="0x00788" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="ENC_Enable_Register" offset="0x0078c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enable for Data logger done ." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enable for Engine errors." rwaccess="R" />
  </register>
  <register id="ENC_Set_Enable_Register" offset="0x00790" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="ENC_Clear_Enable_Register" offset="0x00794" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="ENC_Enabled_Register" offset="0x00798" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enabled Data logger done." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enabled Engine errors." rwaccess="R" />
  </register>
  <register id="ENC_Data_logger_control_Register" offset="0x007f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="ENC_Datalogger_Status_Register" offset="0x007f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="ENC_Global_Header_Register" offset="0x007f8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="ENC_Data_logger_Global_Header_Field" offset="0x06000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="ENC_Data_logger_TM_Software_Timestamp" offset="0x06004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="ENC_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x06008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the ENC engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="INT_Raw_Status_Register" offset="0x00580" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Engine errors." rwaccess="R" />
  </register>
  <register id="INT_Set_Raw_Status_Register" offset="0x00584" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="INT_Clear_Raw_Status_Register" offset="0x00588" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="INT_Enable_Register" offset="0x0058c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Enable for Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enable for Engine errors." rwaccess="R" />
  </register>
  <register id="INT_Set_Enable_Register" offset="0x00590" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="INT_Clear_Enable_Register" offset="0x00594" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="INT_Enabled_Register" offset="0x00598" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Enabled Engine errors." rwaccess="R" />
  </register>
  <register id="INT_Data_logger_control_Register" offset="0x005f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="INT_Datalogger_Status_Register" offset="0x005f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="INT_Global_Header_Register" offset="0x005f8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="INT_Data_logger_Global_Header_Field" offset="0x04000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="INT_Data_logger_TM_Software_Timestamp" offset="0x04004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="INT_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x04008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the INT engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="MOD_Raw_Status_Register" offset="0x00880" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="PPB Error." rwaccess="R" />
  </register>
  <register id="MOD_Set_Raw_Status_Register" offset="0x00884" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="MOD_Clear_Raw_Status_Register" offset="0x00888" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="MOD_Enable_Register" offset="0x0088c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enable for PPB Error." rwaccess="R" />
  </register>
  <register id="MOD_Set_Enable_Register" offset="0x00890" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="MOD_Clear_Enable_Register" offset="0x00894" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="MOD_Enabled_Register" offset="0x00898" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enabled PPB Error." rwaccess="R" />
  </register>
  <register id="MOD_Data_logger_control_Register" offset="0x008f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="MOD_Datalogger_Status_Register" offset="0x008f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="MOD_Global_Header_Register" offset="0x008f8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="MOD_Data_logger_Global_Header_Field" offset="0x07000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="MOD_Data_logger_TM_Software_Timestamp" offset="0x07004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="MOD_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x07008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the MOD engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="RD_Vbusm_Priority" offset="0x00b00" width="32" description="BCP RD Vbusm priority Register">
    <bitfield id="dio_vbusm_priority" width="3" begin="2" end="0" description="Controls priority outputs from the dio core." rwaccess="RW" />
  </register>
  <register id="RD_Raw_Status_Register" offset="0x00b80" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="data logger Error." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="ENG Error." rwaccess="R" />
  </register>
  <register id="RD_Set_Raw_Status_Register" offset="0x00b84" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="RD_Clear_Raw_Status_Register" offset="0x00b88" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="RD_Enable_Register" offset="0x00b8c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="R" />
  </register>
  <register id="RD_Set_Enable_Register" offset="0x00b90" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="RD_Clear_Enable_Register" offset="0x00b94" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="RD_Enabled_Register" offset="0x00b98" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="R" />
  </register>
  <register id="RD_Data_logger_control_Register" offset="0x00bf0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="RD_Datalogger_Status_Register" offset="0x00bf4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="RD_Global_Header_Register" offset="0x00bf8" width="32" description="RD Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="RD_Data_logger_Global_Header_Field" offset="0x0a000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="RD_Data_logger_TM_Software_Timestamp" offset="0x0a004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="RD_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x0a008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the RD Hardware Timestamp." rwaccess="R" />
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the TM engine errors." rwaccess="R" />
  </register>
  <register id="RM_Raw_Status_Register" offset="0x00680" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="PPB Error." rwaccess="R" />
  </register>
  <register id="RM_Set_Raw_Status_Register" offset="0x00684" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="RM_Clear_Raw_Status_Register" offset="0x00688" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="RM_Enable_Register" offset="0x0068c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enable for PPB Error." rwaccess="R" />
  </register>
  <register id="RM_Set_Enable_Register" offset="0x00690" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="RM_Clear_Enable_Register" offset="0x00694" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="RM_Enabled_Register" offset="0x00698" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enabled PPB Error." rwaccess="R" />
  </register>
  <register id="RM_Data_logger_control_Register" offset="0x006f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="RM_Datalogger_Status_Register" offset="0x006f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="RM_Global_Header_Register" offset="0x006f8" width="32" description="RM Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="RM_Data_logger_Global_Header_Field" offset="0x05000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="RM_Data_logger_TM_Software_Timestamp" offset="0x05004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="RM_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x05008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the RM engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="SSL_Raw_Status_Register" offset="0x00a80" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="PPB Error." rwaccess="R" />
  </register>
  <register id="SSL_Set_Raw_Status_Register" offset="0x00a84" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="SSL_Clear_Raw_Status_Register" offset="0x00a88" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="SSL_Enable_Register" offset="0x00a8c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enable for PPB Error." rwaccess="R" />
  </register>
  <register id="SSL_Set_Enable_Register" offset="0x00a90" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="SSL_Clear_Enable_Register" offset="0x00a94" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="SSL_Enabled_Register" offset="0x00a98" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="8" begin="7" end="0" description="Enabled PPB Error." rwaccess="R" />
  </register>
  <register id="SSL_Data_logger_control_Register" offset="0x00af0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="SSL_Datalogger_Status_Register" offset="0x00af4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="SSL_Global_Header_Register" offset="0x00af8" width="32" description="Submodule Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="SSL_Data_logger_Global_Header_Field" offset="0x09000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="SSL_Data_logger_TM_Software_Timestamp" offset="0x09004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="SSL_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x09008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the SSL engine errors." rwaccess="R" />
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
  </register>
  <register id="BCP_PID_Register" offset="0x00000" width="32" description="BCP PID register">
    <bitfield id="bcp_pid_minor" width="6" begin="5" end="0" description="BCP PID minor." rwaccess="R" />
    <bitfield id="bcp_pid_custom" width="2" begin="7" end="6" description="BCP PID custom." rwaccess="R" />
    <bitfield id="bcp_pid_major" width="3" begin="10" end="8" description="BCP PID major." rwaccess="R" />
    <bitfield id="bcp_pid_rtl" width="5" begin="15" end="11" description="BCP PID RTL." rwaccess="R" />
    <bitfield id="bcp_pid_func" width="12" begin="27" end="16" description="BCP PID func." rwaccess="R" />
    <bitfield id="bcp_pid_scheme" width="2" begin="31" end="30" description="BCP PID scheme." rwaccess="R" />
  </register>
  <register id="BCP_soft_reset_Register" offset="0x00004" width="32" description="BCP soft reset register">
    <bitfield id="soft_reset" width="1" begin="0" end="0" description="Resets BCP when set to a 1" rwaccess="W" />
    <bitfield id="rx_teardown" width="1" begin="1" end="1" description="RX goes into teardown when set" rwaccess="RW" />
    <bitfield id="tx_teardown" width="1" begin="2" end="2" description="TX goes into teardown when set" rwaccess="RW" />
    <bitfield id="clkgate_disable" width="1" begin="3" end="3" description="Disables PPB clock gating when set" rwaccess="RW" />
  </register>
  <register id="TM_Halt_Ctrl_Register" offset="0x00008" width="32" description="TM halt control register">
    <bitfield id="clear_halt" width="8" begin="7" end="0" description="Clears a halt condition on a channel" rwaccess="W" />
  </register>
  <register id="TM_Halt_status_Register" offset="0x0000c" width="32" description="TM halt status register">
    <bitfield id="halt_status" width="8" begin="7" end="0" description="Status of halt on a channel" rwaccess="R" />
  </register>
  <register id="BCP_emulation_clkstop_control_Register" offset="0x00010" width="32" description="BCP Emulation control register">
    <bitfield id="bcp_emu_freerun" width="1" begin="0" end="0" description="Emulation mode is free running when set" rwaccess="RW" />
    <bitfield id="bcp_emu_rt_sel" width="1" begin="2" end="2" description="Use dbgsusp_rt when high, dbgsusp when low" rwaccess="RW" />
  </register>
  <register id="BCP_emulation_clockstop_status_Register" offset="0x00014" width="32" description="BCP emulation and clockstop status">
    <bitfield id="tm_eng_idle" width="1" begin="0" end="0" description="TM engine is idle when bit is set." rwaccess="R" />
    <bitfield id="dio_eng_idle" width="1" begin="1" end="1" description="DIO engine is idle when bit is set." rwaccess="R" />
    <bitfield id="crc_eng_idle" width="1" begin="2" end="2" description="CRC engine is idle when bit is set." rwaccess="R" />
    <bitfield id="enc_eng_idle" width="1" begin="3" end="3" description="ENC engine is idle when bit is set." rwaccess="R" />
    <bitfield id="rm_eng_idle" width="1" begin="4" end="4" description="RM engine is idle when bit is set." rwaccess="R" />
    <bitfield id="mod_eng_idle" width="1" begin="5" end="5" description="MOD engine is idle when bit is set." rwaccess="R" />
    <bitfield id="int_eng_idle" width="1" begin="6" end="6" description="INT engine is idle when bit is set." rwaccess="R" />
    <bitfield id="cor_eng_idle" width="1" begin="7" end="7" description="COR engine is idle when bit is set." rwaccess="R" />
    <bitfield id="ssl_eng_idle" width="1" begin="8" end="8" description="SSL engine is idle when bit is set." rwaccess="R" />
    <bitfield id="rd_eng_idle" width="1" begin="9" end="9" description="RD engine is idle when bit is set." rwaccess="R" />
    <bitfield id="dnt_eng_idle" width="1" begin="10" end="10" description="DNT engine is idle when bit is set." rwaccess="R" />
    <bitfield id="all_eng_idle" width="1" begin="11" end="11" description="All engines are idle when bit is set." rwaccess="R" />
  </register>
  <register id="BCP_datalogger_SW_timestamp_Register" offset="0x00018" width="32" description="BCP Datalogger Software Timestamp">
    <bitfield id="bcp_dlg_sw_timestamp" width="32" begin="31" end="0" description="Datalogger software timestamp." rwaccess="RW" />
  </register>
  <register id="BCP_datalogger_HW_timestamp_Register" offset="0x0001c" width="32" description="BCP Datalogger Hardware Timestamp">
    <bitfield id="bcp_dlg_hw_timestamp" width="24" begin="23" end="0" description="Datalogger hardware timestamp." rwaccess="R" />
  </register>
  <register id="BCP_datalogger_HW_timestamp_ctrl_Register" offset="0x00020" width="32" description="BCP Datalogger Hardware Timestamp ctrl">
    <bitfield id="bcp_dlg_hw_timestamp_run" width="1" begin="0" end="0" description="Datalogger hardware timestamp ctrl." rwaccess="RW" />
  </register>
  <register id="BCP_DLG_hold_rst_Register" offset="0x00024" width="32" description="BCP DLG hold rst register">
    <bitfield id="tm_dlg_rst" width="1" begin="0" end="0" description="TM Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="dio_dlg_rst" width="1" begin="1" end="1" description="DIO Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="crc_dlg_rst" width="1" begin="2" end="2" description="CRC Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="enc_dlg_rst" width="1" begin="3" end="3" description="ENC Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="rm_dlg_rst" width="1" begin="4" end="4" description="RM Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="mod_dlg_rst" width="1" begin="5" end="5" description="MOD Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="int_dlg_rst" width="1" begin="6" end="6" description="INT Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="cor_dlg_rst" width="1" begin="7" end="7" description="COR Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="ssl_dlg_rst" width="1" begin="8" end="8" description="SSL Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="rd_dlg_rst" width="1" begin="9" end="9" description="RD Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="dnt_dlg_rst" width="1" begin="10" end="10" description="DNT Data logger put into DLG_IDLE state to reset DLG when set" rwaccess="RW" />
    <bitfield id="tm_dlg_hold" width="1" begin="16" end="16" description="TM Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="dio_dlg_hold" width="1" begin="17" end="17" description="DIO Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="crc_dlg_hold" width="1" begin="18" end="18" description="CRC Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="enc_dlg_hold" width="1" begin="19" end="19" description="ENC Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="rm_dlg_hold" width="1" begin="20" end="20" description="RM Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="mod_dlg_hold" width="1" begin="21" end="21" description="MOD Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="int_dlg_hold" width="1" begin="22" end="22" description="INT Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="cor_dlg_hold" width="1" begin="23" end="23" description="COR Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="ssl_dlg_hold" width="1" begin="24" end="24" description="SSL Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="rd_dlg_hold" width="1" begin="25" end="25" description="RD Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
    <bitfield id="dnt_dlg_hold" width="1" begin="26" end="26" description="DNT Data logger put into DLG_HOLD state to hold DLG values when set" rwaccess="RW" />
  </register>
  <register id="TM_Control_Register" offset="0x00028" width="32" description="TM control register">
    <bitfield id="tx_cdmahp_rd_arb_hpriority" width="1" begin="0" end="0" description="Enables increasing tx rd arb priority while that packetis being transferred." rwaccess="RW" />
    <bitfield id="cdmahp_disable" width="1" begin="2" end="2" description="Disables inputs from the CDMAHP when set high." rwaccess="RW" />
    <bitfield id="cdmahp_src_id" width="8" begin="15" end="8" description="SRC_ID to insert into RX INFO word 0." rwaccess="RW" />
  </register>
  <register id="TM_tx_cdmahp_read_priority_Register" offset="0x0002c" width="32" description="TM TX CDMAHP read priority register">
    <bitfield id="tx_cdmahp_rd_arb_priority_0" width="2" begin="1" end="0" description="Sets CDMAHP read priority for channel 0." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_1" width="2" begin="3" end="2" description="Sets CDMAHP read priority for channel 1." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_2" width="2" begin="5" end="4" description="Sets CDMAHP read priority for channel 2." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_3" width="2" begin="7" end="6" description="Sets CDMAHP read priority for channel 3." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_4" width="2" begin="9" end="8" description="Sets CDMAHP read priority for channel 4." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_5" width="2" begin="11" end="10" description="Sets CDMAHP read priority for channel 5." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_6" width="2" begin="13" end="12" description="Sets CDMAHP read priority for channel 6." rwaccess="RW" />
    <bitfield id="tx_cdmahp_rd_arb_priority_7" width="2" begin="15" end="14" description="Sets CDMAHP read priority for channel 7." rwaccess="RW" />
  </register>
  <register id="TM_tx_qfifo_read_dest_sel_Register" offset="0x00030" width="32" description="TM TX QFIFO read dest sel and arbitrtion priority register">
    <bitfield id="tx_qfifo_rd_arb_priority_0" width="2" begin="1" end="0" description="Sets QFIFO read arbitration priority for channel 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_1" width="2" begin="3" end="2" description="Sets QFIFO read arbitration priority for channel 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_2" width="2" begin="5" end="4" description="Sets QFIFO read arbitration priority for channel 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_3" width="2" begin="7" end="6" description="Sets QFIFO read arbitration priority for channel 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_4" width="2" begin="9" end="8" description="Sets QFIFO read arbitration priority for channel 4." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_5" width="2" begin="11" end="10" description="Sets QFIFO read arbitration priority for channel 5." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_6" width="2" begin="13" end="12" description="Sets QFIFO read arbitration priority for channel 6." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_arb_priority_7" width="2" begin="15" end="14" description="Sets QFIFO read arbitration priority for channel 7." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_0" width="2" begin="17" end="16" description="Sets QFIFO read dest select for channel 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_1" width="2" begin="19" end="18" description="Sets QFIFO read dest select for channel 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_2" width="2" begin="21" end="20" description="Sets QFIFO read dest select for channel 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_3" width="2" begin="23" end="22" description="Sets QFIFO read dest select for channel 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_4" width="2" begin="25" end="24" description="Sets QFIFO read dest select for channel 4." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_5" width="2" begin="27" end="26" description="Sets QFIFO read dest select for channel 5." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_6" width="2" begin="29" end="28" description="Sets QFIFO read dest select for channel 6." rwaccess="RW" />
    <bitfield id="tx_qfifo_rd_dest_sel_7" width="2" begin="31" end="30" description="Sets QFIFO read dest select for channel 7." rwaccess="RW" />
  </register>
  <register id="TM_rx_qfifo_wr_arb_priority_3_to_0_Register" offset="0x00034" width="32" description="TM RX QFIFO write arb priority register for channels 0 to 3">
    <bitfield id="tx_qfifo_0_wr_arb_priority_0" width="2" begin="1" end="0" description="Sets QFIFO 0 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_0_wr_arb_priority_1" width="2" begin="3" end="2" description="Sets QFIFO 0 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_0_wr_arb_priority_2" width="2" begin="5" end="4" description="Sets QFIFO 0 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_0_wr_arb_priority_3" width="2" begin="7" end="6" description="Sets QFIFO 0 wr arb priority from PPB 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_1_wr_arb_priority_0" width="2" begin="9" end="8" description="Sets QFIFO 1 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_1_wr_arb_priority_1" width="2" begin="11" end="10" description="Sets QFIFO 1 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_1_wr_arb_priority_2" width="2" begin="13" end="12" description="Sets QFIFO 1 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_1_wr_arb_priority_3" width="2" begin="15" end="14" description="Sets QFIFO 1 wr arb priority from PPB 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_2_wr_arb_priority_0" width="2" begin="17" end="16" description="Sets QFIFO 2 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_2_wr_arb_priority_1" width="2" begin="19" end="18" description="Sets QFIFO 2 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_2_wr_arb_priority_2" width="2" begin="21" end="20" description="Sets QFIFO 2 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_2_wr_arb_priority_3" width="2" begin="23" end="22" description="Sets QFIFO 2 wr arb priority from PPB 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_3_wr_arb_priority_0" width="2" begin="25" end="24" description="Sets QFIFO 3 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_3_wr_arb_priority_1" width="2" begin="27" end="26" description="Sets QFIFO 3 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_3_wr_arb_priority_2" width="2" begin="29" end="28" description="Sets QFIFO 3 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_3_wr_arb_priority_3" width="2" begin="31" end="30" description="Sets QFIFO 3 wr arb priority from PPB 3." rwaccess="RW" />
  </register>
  <register id="TM_rx_qfifo_wr_arb_priority_7_to_4_Register" offset="0x00038" width="32" description="TM RX QFIFO write arb priority register for channels 7 to 4">
    <bitfield id="tx_qfifo_4_wr_arb_priority_0" width="2" begin="1" end="0" description="Sets QFIFO 4 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_4_wr_arb_priority_1" width="2" begin="3" end="2" description="Sets QFIFO 4 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_4_wr_arb_priority_2" width="2" begin="5" end="4" description="Sets QFIFO 4 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_4_wr_arb_priority_3" width="2" begin="7" end="6" description="Sets QFIFO 4 wr arb priority from PPB 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_5_wr_arb_priority_0" width="2" begin="9" end="8" description="Sets QFIFO 5 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_5_wr_arb_priority_1" width="2" begin="11" end="10" description="Sets QFIFO 5 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_5_wr_arb_priority_2" width="2" begin="13" end="12" description="Sets QFIFO 5 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_5_wr_arb_priority_3" width="2" begin="15" end="14" description="Sets QFIFO 5 wr arb priority from PPB 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_6_wr_arb_priority_0" width="2" begin="17" end="16" description="Sets QFIFO 6 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_6_wr_arb_priority_1" width="2" begin="19" end="18" description="Sets QFIFO 6 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_6_wr_arb_priority_2" width="2" begin="21" end="20" description="Sets QFIFO 6 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_6_wr_arb_priority_3" width="2" begin="23" end="22" description="Sets QFIFO 6 wr arb priority from PPB 3." rwaccess="RW" />
    <bitfield id="tx_qfifo_7_wr_arb_priority_0" width="2" begin="25" end="24" description="Sets QFIFO 7 wr arb priority from PPB 0." rwaccess="RW" />
    <bitfield id="tx_qfifo_7_wr_arb_priority_1" width="2" begin="27" end="26" description="Sets QFIFO 7 wr arb priority from PPB 1." rwaccess="RW" />
    <bitfield id="tx_qfifo_7_wr_arb_priority_2" width="2" begin="29" end="28" description="Sets QFIFO 7 wr arb priority from PPB 2." rwaccess="RW" />
    <bitfield id="tx_qfifo_7_wr_arb_priority_3" width="2" begin="31" end="30" description="Sets QFIFO 7 wr arb priority from PPB 3." rwaccess="RW" />
  </register>
  <register id="TM_rx_cdmahp_write_arb_priority_Register" offset="0x0003c" width="32" description="TM RX CDMAHP write arb priority register">
    <bitfield id="rx_cdmahp_wr_arb_priority_0" width="2" begin="1" end="0" description="Sets CDMAHP write priority for channel 0." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_1" width="2" begin="3" end="2" description="Sets CDMAHP write priority for channel 1." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_2" width="2" begin="5" end="4" description="Sets CDMAHP write priority for channel 2." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_3" width="2" begin="7" end="6" description="Sets CDMAHP write priority for channel 3." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_4" width="2" begin="9" end="8" description="Sets CDMAHP write priority for channel 4." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_5" width="2" begin="11" end="10" description="Sets CDMAHP write priority for channel 5." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_6" width="2" begin="13" end="12" description="Sets CDMAHP write priority for channel 6." rwaccess="RW" />
    <bitfield id="rx_cdmahp_wr_arb_priority_7" width="2" begin="15" end="14" description="Sets CDMAHP write priority for channel 7." rwaccess="RW" />
  </register>
  <register id="BCP_interrupt_status_Register" offset="0x00040" width="32" description="(1 of 4, stride 8)">
    <bitfield id="tm_intr_status" width="1" begin="0" end="0" description="TM engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="dio_intr_status" width="1" begin="1" end="1" description="DIO engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="crc_intr_status" width="1" begin="2" end="2" description="CRC engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="enc_intr_status" width="1" begin="3" end="3" description="ENC engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="rm_intr_status" width="1" begin="4" end="4" description="RM engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="mod_intr_status" width="1" begin="5" end="5" description="MOD engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="int_intr_status" width="1" begin="6" end="6" description="INT engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="cor_intr_status" width="1" begin="7" end="7" description="COR engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="ssl_intr_status" width="1" begin="8" end="8" description="SSL engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="rd_intr_status" width="1" begin="9" end="9" description="RD engine is interrupting when bit is set." rwaccess="R" />
    <bitfield id="dnt_intr_status" width="1" begin="10" end="10" description="DNT engine is interrupting when bit is set." rwaccess="R" />
  </register>
  <register id="BCP_halt_on_error_control_Register" offset="0x00044" width="32" description="(1 of 4, stride 8)">
    <bitfield id="tm_halt_on_error" width="1" begin="0" end="0" description="Halts TM on an error from the TM engine." rwaccess="RW" />
    <bitfield id="dio_halt_on_error" width="1" begin="1" end="1" description="Halts TM on an error from the DIO engine." rwaccess="RW" />
    <bitfield id="crc_halt_on_error" width="1" begin="2" end="2" description="Halts TM on an error from the CRC engine." rwaccess="RW" />
    <bitfield id="enc_halt_on_error" width="1" begin="3" end="3" description="Halts TM on an error from the ENC engine." rwaccess="RW" />
    <bitfield id="rm_halt_on_error" width="1" begin="4" end="4" description="Halts TM on an error from the RM engine." rwaccess="RW" />
    <bitfield id="mod_halt_on_error" width="1" begin="5" end="5" description="Halts TM on an error from the MOD engine." rwaccess="RW" />
    <bitfield id="int_halt_on_error" width="1" begin="6" end="6" description="Halts TM on an error from the INT engine." rwaccess="RW" />
    <bitfield id="cor_halt_on_error" width="1" begin="7" end="7" description="Halts TM on an error from the COR engine." rwaccess="RW" />
    <bitfield id="ssl_halt_on_error" width="1" begin="8" end="8" description="Halts TM on an error from the SSL engine." rwaccess="RW" />
    <bitfield id="rd_halt_on_error" width="1" begin="9" end="9" description="Halts TM on an error from the RD engine." rwaccess="RW" />
    <bitfield id="dnt_halt_on_error" width="1" begin="10" end="10" description="Halts TM on an error from the DNT engine." rwaccess="RW" />
    <bitfield id="frc_halt_on_error" width="1" begin="11" end="11" description="Halts TM." rwaccess="RW" />
  </register>
  <register id="BCP_EOI_Register" offset="0x00060" width="32" description="BCP EOI register">
    <bitfield id="bcp_eoi" width="8" begin="7" end="0" description="BCP EOI vector for all interrupts." rwaccess="RW" />
  </register>
  <register id="CDMA_Descriptor_starve_status_Register" offset="0x00064" width="32" description="CDMAHP Descriptor Starve status register">
    <bitfield id="desc_starve_0" width="1" begin="0" end="0" description="CDMAHP descriptor starve indication for queue 0." rwaccess="R" />
    <bitfield id="desc_starve_1" width="1" begin="1" end="1" description="CDMAHP descriptor starve indication for queue 1." rwaccess="R" />
    <bitfield id="desc_starve_2" width="1" begin="2" end="2" description="CDMAHP descriptor starve indication for queue 2." rwaccess="R" />
    <bitfield id="desc_starve_3" width="1" begin="3" end="3" description="CDMAHP descriptor starve indication for queue 3." rwaccess="R" />
    <bitfield id="desc_starve_4" width="1" begin="4" end="4" description="CDMAHP descriptor starve indication for queue 4." rwaccess="R" />
    <bitfield id="desc_starve_5" width="1" begin="5" end="5" description="CDMAHP descriptor starve indication for queue 5." rwaccess="R" />
    <bitfield id="desc_starve_6" width="1" begin="6" end="6" description="CDMAHP descriptor starve indication for queue 6." rwaccess="R" />
    <bitfield id="desc_starve_7" width="1" begin="7" end="7" description="CDMAHP descriptor starve indication for queue 7." rwaccess="R" />
  </register>
  <register id="CDMA_Descriptor_starve_clear_Register" offset="0x00068" width="32" description="CDMAHP Descriptor Starve Clear register">
    <bitfield id="desc_starve_0" width="1" begin="0" end="0" description="CDMAHP descriptor starve clear for queue 0." rwaccess="W" />
    <bitfield id="desc_starve_1" width="1" begin="1" end="1" description="CDMAHP descriptor starve clear for queue 1." rwaccess="W" />
    <bitfield id="desc_starve_2" width="1" begin="2" end="2" description="CDMAHP descriptor starve clear for queue 2." rwaccess="W" />
    <bitfield id="desc_starve_3" width="1" begin="3" end="3" description="CDMAHP descriptor starve clear for queue 3." rwaccess="W" />
    <bitfield id="desc_starve_4" width="1" begin="4" end="4" description="CDMAHP descriptor starve clear for queue 4." rwaccess="W" />
    <bitfield id="desc_starve_5" width="1" begin="5" end="5" description="CDMAHP descriptor starve clear for queue 5." rwaccess="W" />
    <bitfield id="desc_starve_6" width="1" begin="6" end="6" description="CDMAHP descriptor starve clear for queue 6." rwaccess="W" />
    <bitfield id="desc_starve_7" width="1" begin="7" end="7" description="CDMAHP descriptor starve clear for queue 7." rwaccess="W" />
  </register>
  <register id="CDMA_Descriptor_starve_set_Register" offset="0x0006c" width="32" description="CDMAHP Descriptor Starve Set register">
    <bitfield id="desc_starve_0" width="1" begin="0" end="0" description="CDMAHP descriptor starve set for queue 0." rwaccess="W" />
    <bitfield id="desc_starve_1" width="1" begin="1" end="1" description="CDMAHP descriptor starve set for queue 1." rwaccess="W" />
    <bitfield id="desc_starve_2" width="1" begin="2" end="2" description="CDMAHP descriptor starve set for queue 2." rwaccess="W" />
    <bitfield id="desc_starve_3" width="1" begin="3" end="3" description="CDMAHP descriptor starve set for queue 3." rwaccess="W" />
    <bitfield id="desc_starve_4" width="1" begin="4" end="4" description="CDMAHP descriptor starve set for queue 4." rwaccess="W" />
    <bitfield id="desc_starve_5" width="1" begin="5" end="5" description="CDMAHP descriptor starve set for queue 5." rwaccess="W" />
    <bitfield id="desc_starve_6" width="1" begin="6" end="6" description="CDMAHP descriptor starve set for queue 6." rwaccess="W" />
    <bitfield id="desc_starve_7" width="1" begin="7" end="7" description="CDMAHP descriptor starve set for queue 7." rwaccess="W" />
  </register>
  <register id="CDMA_Descriptor_starve_intr_sel_Register" offset="0x00070" width="32" description="CDMAHP Descriptor Starve intr sel register">
    <bitfield id="desc_starve_0" width="4" begin="3" end="0" description="CDMAHP descriptor starve interrupt CPU selection for queue 0." rwaccess="RW" />
    <bitfield id="desc_starve_1" width="4" begin="7" end="4" description="CDMAHP descriptor starve interrupt CPU selection for queue 1." rwaccess="RW" />
    <bitfield id="desc_starve_2" width="4" begin="11" end="8" description="CDMAHP descriptor starve interrupt CPU selection for queue 2." rwaccess="RW" />
    <bitfield id="desc_starve_3" width="4" begin="15" end="12" description="CDMAHP descriptor starve interrupt CPU selection for queue 3." rwaccess="RW" />
    <bitfield id="desc_starve_4" width="4" begin="19" end="16" description="CDMAHP descriptor starve interrupt CPU selection for queue 4." rwaccess="RW" />
    <bitfield id="desc_starve_5" width="4" begin="23" end="20" description="CDMAHP descriptor starve interrupt CPU selection for queue 5." rwaccess="RW" />
    <bitfield id="desc_starve_6" width="4" begin="27" end="24" description="CDMAHP descriptor starve interrupt CPU selection for queue 6." rwaccess="RW" />
    <bitfield id="desc_starve_7" width="4" begin="31" end="28" description="CDMAHP descriptor starve interrupt CPU selection for queue 7." rwaccess="RW" />
  </register>
  <register id="TM_Raw_Status_Register" offset="0x00080" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="data logger Error." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="ENG Error." rwaccess="R" />
  </register>
  <register id="TM_Set_Raw_Status_Register" offset="0x00084" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="W" />
  </register>
  <register id="TM_Clear_Raw_Status_Register" offset="0x00088" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Engine errors." rwaccess="W" />
  </register>
  <register id="TM_Enable_Register" offset="0x0008c" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enable for PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="R" />
  </register>
  <register id="TM_Set_Enable_Register" offset="0x00090" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Set Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Enable Engine errors." rwaccess="W" />
  </register>
  <register id="TM_Clear_Enable_Register" offset="0x00094" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Clear Enable PPB Error." rwaccess="W" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Clear Enable Data logger done has ocurred." rwaccess="W" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Clear Enable Engine errors." rwaccess="W" />
  </register>
  <register id="TM_Enabled_Register" offset="0x00098" width="32" description="(1 of 4, stride 28)">
    <bitfield id="ppb_err" width="1" begin="0" end="0" description="Enabled PPB Error." rwaccess="R" />
    <bitfield id="dlg_done_int" width="1" begin="1" end="1" description="Set Data logger done has ocurred." rwaccess="R" />
    <bitfield id="eng_error" width="7" begin="8" end="2" description="Set Engine errors." rwaccess="R" />
  </register>
  <register id="TM_Data_logger_control_Register" offset="0x000f0" width="32" description="Data logger control Register">
    <bitfield id="dlg_ctl" width="3" begin="2" end="0" description="Selects the mode that DLG is running. Shown in the datalogger write control section." rwaccess="RW" />
    <bitfield id="dlg_err_mask" width="9" begin="24" end="16" description="Masks off the corresponding error field to the DLG when set." rwaccess="RW" />
  </register>
  <register id="TM_Datalogger_Status_Register" offset="0x000f4" width="32" description="Datalogger Status Register">
    <bitfield id="dlg_wr_ptr" width="8" begin="7" end="0" description="Read only passing the current RAM write pointer." rwaccess="R" />
    <bitfield id="dlg_wr_wrap" width="8" begin="15" end="8" description="Number of times writing to memory wrapped to 0. Stops at FF" rwaccess="R" />
    <bitfield id="dlg_mem_has_error" width="1" begin="16" end="16" description="At least one error is stored in memory." rwaccess="R" />
    <bitfield id="dlg_running" width="1" begin="17" end="17" description="Set while capturing data." rwaccess="R" />
  </register>
  <register id="TM_Global_Header_Register" offset="0x000f8" width="32" description="TM Global Header Register">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Read only passing the current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="TM_Flow_ID_Table_Register_0" offset="0x00100" width="32" description="(1 of 64, stride 4)">
    <bitfield id="endian_in" width="2" begin="1" end="0" description="Endian coming in to TX for payload" rwaccess="RW" />
    <bitfield id="format_in" width="3" begin="4" end="2" description="format coming in to TX for payload." rwaccess="RW" />
    <bitfield id="pkt_type" width="5" begin="11" end="7" description="Packet type for RX INFO word 0." rwaccess="RW" />
    <bitfield id="dsp_int_sel" width="4" begin="15" end="12" description="Interrupt Select for which DSP to interrupt on errors." rwaccess="RW" />
    <bitfield id="endian_out" width="2" begin="17" end="16" description="Endian going out of the RX for payload." rwaccess="RW" />
    <bitfield id="format_out" width="3" begin="20" end="18" description="Format going out of the RX for payload." rwaccess="RW" />
    <bitfield id="qfifo_out" width="3" begin="23" end="21" description="Selects which QFIFO in the RX the PPB sends the data through." rwaccess="RW" />
    <bitfield id="ps_flags" width="4" begin="27" end="24" description="PS_FLAGS to set for RX INFO word 0." rwaccess="RW" />
  </register>
  <register id="TM_Data_logger_Global_Header_Field" offset="0x02000" width="32" description="(1 of 256, stride 16)">
    <bitfield id="global_hdr" width="32" begin="31" end="0" description="Current value of the Global Header field." rwaccess="R" />
  </register>
  <register id="TM_Data_logger_TM_Software_Timestamp" offset="0x02004" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_sw_timestamp" width="32" begin="31" end="0" description="Current value of the TM software timestamp." rwaccess="R" />
  </register>
  <register id="TM_Data_logger_HW_Timestamp_and_Engine_Errors" offset="0x02008" width="32" description="(1 of 256, stride 16)">
    <bitfield id="tm_hw_timestamp" width="24" begin="23" end="0" description="Current value of the TM Hardware Timestamp." rwaccess="R" />
    <bitfield id="eng_err" width="8" begin="31" end="24" description="Current value of the tm engine errors." rwaccess="R" />
  </register>
</module>
<!-- KeyStone2 Emupack version __KEYSTONE2_EMUPACK_VERSION__ -->
