================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Oct 13 17:48:18 +0530 2025
    * Version:         2025.1 (Build 6135595 on May 21 2025)
    * Project:         fmm_reduce_kernel
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-3


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  100 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              11317
FF:               11530
DSP:              39
BRAM:             257
URAM:             0
SRL:              375


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 100.000     |
| Post-Synthesis | 8.447       |
| Post-Route     | 21.687      |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-----------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                                                    | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                                                    | 11317 | 11530 | 39  | 257  |      |     |        |      |         |          |        |
|   A_dram_c_U                                                                            |       |       |     |      |      |     |        |      |         |          |        |
|   Block_entry_proc_1_U0                                                                 | 118   | 38    | 4   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_64_1_1_U11                                                              | 92    |       | 2   |      |      |     |        |      |         |          |        |
|   Block_entry_proc_U0                                                                   | 8754  | 8004  | 35  | 256  |      |     |        |      |         |          |        |
|     (Block_entry_proc_U0)                                                               | 13    | 467   |     |      |      |     |        |      |         |          |        |
|     M_e_U                                                                               | 516   | 3     |     | 256  |      |     |        |      |         |          |        |
|     grp_greedy_potential_reduce_with_debug_fu_198                                       | 7254  | 6672  | 19  |      |      |     |        |      |         |          |        |
|       (grp_greedy_potential_reduce_with_debug_fu_198)                                   | 2588  | 3929  | 2   |      |      |     |        |      |         |          |        |
|       mul_31ns_31ns_62_1_1_U127                                                         | 70    |       | 2   |      |      |     |        |      |         |          |        |
|       mul_32ns_34ns_64_1_1_U128                                                         |       |       |     |      |      |     |        |      |         |          |        |
|       mul_32s_32s_32_1_1_U129                                                           |       |       |     |      |      |     |        |      |         |          |        |
|       mul_64ns_31ns_95_3_1_U130                                                         | 127   | 68    | 8   |      |      |     |        |      |         |          |        |
|     grp_load_matrix_from_dram_safe_fu_174                                               | 475   | 471   | 8   |      |      |     |        |      |         |          |        |
|       grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72     | 64    | 56    |     |      |      |     |        |      |         |          |        |
|         (grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72) | 55    | 54    |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                                        |       |       |     |      |      |     |        |      |         |          |        |
|       grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78     | 302   | 375   | 4   |      |      |     |        |      |         |          |        |
|         (grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78) | 192   | 373   | 2   |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                                        |       |       |     |      |      |     |        |      |         |          |        |
|         mul_32s_31ns_62_1_1_U20                                                         | 100   |       | 2   |      |      |     |        |      |         |          |        |
|       mul_31ns_31ns_62_1_1_U28                                                          | 77    |       | 2   |      |      |     |        |      |         |          |        |
|     grp_store_matrix_to_dram_safe_fu_218                                                | 501   | 391   | 8   |      |      |     |        |      |         |          |        |
|       grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40      | 394   | 352   | 4   |      |      |     |        |      |         |          |        |
|         (grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40)  | 286   | 350   | 2   |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                                        |       |       |     |      |      |     |        |      |         |          |        |
|         mul_32s_31ns_62_1_1_U144                                                        | 100   |       | 2   |      |      |     |        |      |         |          |        |
|       mul_31ns_31ns_62_1_1_U151                                                         | 78    |       | 2   |      |      |     |        |      |         |          |        |
|   cols_c_U                                                                              | 24    | 70    |     |      |      |     |        |      |         |          |        |
|   control_r_s_axi_U                                                                     | 109   | 169   |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                                       | 258   | 278   |     |      |      |     |        |      |         |          |        |
|   debug_capacity_c_U                                                                    | 39    | 70    |     |      |      |     |        |      |         |          |        |
|   debug_dram_c_U                                                                        |       |       |     |      |      |     |        |      |         |          |        |
|   gmem2_m_axi_U                                                                         | 677   | 1015  |     |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                                                          | 1142  | 1762  |     | 1    |      |     |        |      |         |          |        |
|   k1_c_U                                                                                |       |       |     |      |      |     |        |      |         |          |        |
|   k2_c_U                                                                                |       |       |     |      |      |     |        |      |         |          |        |
|   p_loc_channel_U                                                                       |       |       |     |      |      |     |        |      |         |          |        |
|   rows_c_U                                                                              | 23    | 70    |     |      |      |     |        |      |         |          |        |
|   spec_select_loc_channel_U                                                             |       |       |     |      |      |     |        |      |         |          |        |
|   t_capacity_c_U                                                                        |       |       |     |      |      |     |        |      |         |          |        |
+-----------------------------------------------------------------------------------------+-------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 21.27% | OK     |
| FD                                                        | 50%       | 10.84% | OK     |
| LUTRAM+SRL                                                | 25%       | 2.16%  | OK     |
| MUXF7                                                     | 15%       | 0.13%  | OK     |
| DSP                                                       | 80%       | 17.73% | OK     |
| RAMB/FIFO                                                 | 80%       | 91.79% | REVIEW |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 54.76% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 275    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.81   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.425ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.298ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+--------+---------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  SLACK | STARTPOINT PIN                                                                        | ENDPOINT PIN                                  | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |        |                                                                                       |                                               |              |            |                |          DELAY |        DELAY |
+-------+--------+---------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 78.313 | Block_entry_proc_U0/M_e_U/ram_reg_2_8/CLKBWRCLK                                       | Block_entry_proc_U0/M_e_U/ram_reg_1_28/WEA[0] |           10 |         52 |         21.179 |          4.016 |       17.163 |
| Path2 | 78.541 | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ap_CS_fsm_reg[46]/C | Block_entry_proc_U0/M_e_U/ram_reg_3_2/ENBWREN |            9 |        208 |         21.040 |          1.770 |       19.270 |
| Path3 | 78.684 | Block_entry_proc_U0/M_e_U/ram_reg_2_8/CLKBWRCLK                                       | Block_entry_proc_U0/M_e_U/ram_reg_0_28/WEA[0] |           10 |         52 |         20.808 |          4.016 |       16.792 |
| Path4 | 78.956 | Block_entry_proc_U0/M_e_U/ram_reg_2_8/CLKBWRCLK                                       | Block_entry_proc_U0/M_e_U/ram_reg_1_27/WEA[0] |           10 |         52 |         20.537 |          4.016 |       16.521 |
| Path5 | 79.130 | Block_entry_proc_U0/M_e_U/ram_reg_2_8/CLKBWRCLK                                       | Block_entry_proc_U0/M_e_U/ram_reg_0_27/WEA[0] |           10 |         52 |         20.363 |          4.016 |       16.347 |
+-------+--------+---------------------------------------------------------------------------------------+-----------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ap_CS_fsm_reg[46]                                                                                         | FLOP_LATCH.flop.FDRE |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_603                                                                                         | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_607                                                                                         | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_429                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_740                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_547 | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_318 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_0_i_156               | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_0_0_i_42                      | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_2_2_i_2                       | LUT.others.LUT2      |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_2                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_26_i_2                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ap_CS_fsm_reg[46]                                                                                         | FLOP_LATCH.flop.FDRE |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_603                                                                                         | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_607                                                                                         | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_429                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_740                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_547 | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_318 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_0_i_156               | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_0_0_i_42                      | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_2_2_i_2                       | LUT.others.LUT2      |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_2                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_26_i_2                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ap_CS_fsm_reg[46]                                                                                         | FLOP_LATCH.flop.FDRE |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_603                                                                                         | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_607                                                                                         | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_429                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_740                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_547 | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_318 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_0_i_156               | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_0_0_i_42                      | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_2_2_i_2                       | LUT.others.LUT2      |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_2                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_26_i_2                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ap_CS_fsm_reg[46]                                                                                         | FLOP_LATCH.flop.FDRE |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_603                                                                                         | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_607                                                                                         | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_429                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_740                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_547 | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_318 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_0_i_156               | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_0_0_i_42                      | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_2_2_i_2                       | LUT.others.LUT2      |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_2                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_26_i_2                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                                                                 | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ap_CS_fsm_reg[46]                                                                                         | FLOP_LATCH.flop.FDRE |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_603                                                                                         | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_607                                                                                         | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_429                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/ram_reg_0_0_i_740                                                                                         | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_547 | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895/ram_reg_0_0_i_318 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_0_i_156               | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_0_0_i_42                      | LUT.others.LUT5      |
    | Block_entry_proc_U0/grp_store_matrix_to_dram_safe_fu_218/grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40/ram_reg_2_2_i_2                       | LUT.others.LUT2      |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_2                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_28                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_1_27_i_1                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_1_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_2_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/ram_reg_3_8                                                                                                                                       | BMEM.bram.RAMB36E1   |
    | Block_entry_proc_U0/M_e_U/M_e_load_reg_450[8]_i_1                                                                                                                           | LUT.others.LUT3      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227[0]_i_13                                                                                                                        | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_7                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_3                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/M_e_U/icmp_ln141_reg_227_reg[0]_i_2                                                                                                                     | CARRY.others.CARRY4  |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925/ram_reg_0_0_i_523                 | LUT.others.LUT5      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_0_i_291                                                                                                                                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968/ram_reg_0_0_i_138                 | LUT.others.LUT6      |
    | Block_entry_proc_U0/grp_greedy_potential_reduce_with_debug_fu_198/grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032/ram_reg_0_26_i_2                | LUT.others.LUT6      |
    | Block_entry_proc_U0/M_e_U/ram_reg_0_27                                                                                                                                      | BMEM.bram.RAMB36E1   |
    +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------------+
| Report Type              | Report Location                                                           |
+--------------------------+---------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fmm_reduce_kernel_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fmm_reduce_kernel_failfast_routed.rpt                 |
| power                    | impl/verilog/report/fmm_reduce_kernel_power_routed.rpt                    |
| status                   | impl/verilog/report/fmm_reduce_kernel_status_routed.rpt                   |
| timing                   | impl/verilog/report/fmm_reduce_kernel_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fmm_reduce_kernel_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fmm_reduce_kernel_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fmm_reduce_kernel_utilization_hierarchical_routed.rpt |
+--------------------------+---------------------------------------------------------------------------+


