# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--MMD --build --cc -O3 --x-assign fast --x-initial fast --noassert --top-module alu /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/MuxKeyInternal.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/addr_4.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/MuxKey.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_and.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/sub_4.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_or.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/alu.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_equ.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/seg.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_xor.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_max.v /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/csrc/alu_nvb.cpp /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/build/auto_bind.cpp /home/mike/project/ysyx-workbench/npc/nvboard/build/nvboard.a -CFLAGS -I -CFLAGS /home/mike/project/ysyx-workbench/npc/nvboard/usr/include -CFLAGS -DTOP_NAME=_Valu_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/obj_dir --exe -o /home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/build/alu"
T      3184  4869457  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu.cpp"
T      2839  4869456  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu.h"
T      2576  4869487  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu.mk"
T       306  4869455  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu__ConstPool_0.cpp"
T       738  4869453  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu__Syms.cpp"
T       921  4869454  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu__Syms.h"
T      1745  4869463  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu___024root.h"
T      1840  4869484  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu___024root__DepSet_h7172bd91__0.cpp"
T       833  4869482  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu___024root__DepSet_h7172bd91__0__Slow.cpp"
T     18741  4869485  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu___024root__DepSet_ha59b247d__0.cpp"
T     20826  4869483  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu___024root__DepSet_ha59b247d__0__Slow.cpp"
T       614  4869464  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu___024root__Slow.cpp"
T      1539  4869488  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu__ver.d"
T         0        0  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu__verFiles.dat"
T      1642  4869486  1721193397   965534930  1721193397   965534930 "./build/obj_dir/Valu_classes.mk"
S       259  4591541  1720627984   110690758  1720627984   110690758 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/MuxKey.v"
S      1355  4591540  1720627971   826681417  1720627971   826681417 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/MuxKeyInternal.v"
S      1070  4598582  1721015919   378466497  1721015919   378466497 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/addr_4.v"
S      1651  4587837  1721193231   348415831  1721193231   348415831 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/alu.v"
S       103  4591542  1720628752   749236777  1720628752   749236777 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_and.v"
S       111  4591205  1721187955   409102831  1721187955   405102821 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_equ.v"
S        85  4591480  1721187121   832235386  1721187121   832235386 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_max.v"
S        95  4596393  1721186933   489545281  1721186933   489545281 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_or.v"
S       101  4591545  1720629066   841821638  1720629066   841821638 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/log_xor.v"
S      1285  4591539  1720872470   402822886  1720872470   402822886 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/seg.v"
S       452  4591251  1721187342   386353358  1721187342   382353327 "/home/mike/project/ysyx-workbench/npc/nvboard-verilog-pratice/alu/vsrc/sub_4.v"
S  20358144  3149425  1718856055   960441649  1718856055   960441649 "/usr/local/bin/verilator_bin"
S      3275  3278458  1720511468   638316148  1720511468   638316148 "/usr/local/share/verilator/include/verilated_std.sv"
