# Parity Generator

## RTL code


## Utilization of Verilog Design
![](https://hackmd.io/_uploads/HJ8FnfR6n.png)


