---
name: Cadence Xcelium Logic Simulation
vendor: Cadence
category: EDA
description: The Cadence Xcelium Logic Simulator is a high-performance verification platform for SystemVerilog, VHDL, SystemC, UVM, mixed-signal, and low-power designs. It accelerates IP and SoC verification through domain-specific apps, including ML-based test compression and functional safety.
product_url: https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html
works_on_arm: true
release_date_on_arm: 2018/10/25


optional_info:
    homepage_url: https://www.cadence.com/en_US/home/tools/system-design-and-verification/simulation-and-testbench-verification/xcelium-simulator.html
    support_caveats:
    alternative_options:
    getting_started_resources:
        arm_content: https://community.arm.com/arm-community-blogs/b/servers-and-cloud-computing-blog/posts/increasing-the-pace-of-innovation-with-arm-and-aws-for-silicon-design-using-eda-software
        vendor_announcement: https://community.cadence.com/cadence_blogs_8/b/fv/posts/cadence-announces-full-cadence-verification-suite-compatibility-for-arm-based-high-performance-computing-servers
        official_docs: https://www.cadence.com/content/dam/cadence-www/global/en_US/documents/tools/system-design-verification/secured/xcelium-logic-simulator-ds.pdf


optional_hidden_info:
    other_info: 

---
