{"vcs1":{"timestamp_begin":1746046914.192423369, "rt":6.69, "ut":6.37, "st":0.25}}
{"vcselab":{"timestamp_begin":1746046920.958657740, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746046921.293035651, "rt":0.28, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746046913.888328982}
{"VCS_COMP_START_TIME": 1746046913.888328982}
{"VCS_COMP_END_TIME": 1746046921.640362843}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379400}}
{"vcselab": {"peak_mem": 174920}}
