##--------------------------------------------------------------------------------
## INTEL CONFIDENTIAL
##
## Copyright (June 2005)2 (May 2008)3 Intel Corporation All Rights Reserved.
## The source code contained or described herein and all documents related to the
## source code ("Material") are owned by Intel Corporation or its suppliers or
## licensors. Title to the Material remains with Intel Corporation or its
## suppliers and licensors. The Material contains trade secrets and proprietary
## and confidential information of Intel or its suppliers and licensors. The
## Material is protected by worldwide copyright and trade secret laws and treaty
## provisions. No part of the Material may be used, copied, reproduced, modified,
## published, uploaded, posted, transmitted, distributed, or disclosed in any way
## without Intels prior express written permission.
##
## No license under any patent, copyright, trade secret or other intellectual
## property right is granted to or conferred upon you by disclosure or delivery
## of the Materials, either expressly, by implication, inducement, estoppel or
## otherwise. Any license under such intellectual property rights must be express
## and approved by Intel in writing.
##
##--------------------------------------------------------------------------------


    $hdl_spec = {
      '-vlog_files' => [
                         'subIP/ip-stap/source/rtl/stap/stap.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_fsm.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_irreg.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_irdecoder.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_drreg.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_tdomux.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_data_reg.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_remote_data_reg.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_decoder.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_tapnw.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_bscan.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_glue.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_wtapnw.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_visa.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_visa_reg.sv',
                         'subIP/ip-stap/source/rtl/stap/stap_dfxsecure.sv',
                         'subIP/ip-stap/source/rtl/ctech_lib/sipstap_map.sv',
      ],
      '-vlog_lib_dirs' => [
      ],
      '-vlog_lib_files' => [
      ],
      '-vlog_incdirs' => [
                         'subIP/ip-stap/source/rtl/include',
                         'subIP/ip-stap/source/rtl/include/assertions',
                         'subIP/ip-stap/source/rtl/common',
      ],
      '-vlog_opts' => '+define+VCS +libext+.v+.sv -sverilog -ntb_opts pcs -timescale=1ps/1ps',
      '-vhdl_files' => [
      ],
    '-vcom_opts' => '-xlrm ',
    '-hdl_spec' => [
     ],

    };
