(S (NP (NML (NN Matrix) (HYPH -) (NN matrix)) (NN multiplication)) (VP (VBZ is) (NP (NP (DT a) (JJ key) (JJ computational) (NN kernel)) (PP (IN for) (NP (NP (JJ numerous) (NNS applications)) (PP (IN in) (NP (NN science) (CC and) (NN engineering)))))) (, ,) (PP (IN with) (NP (NP (JJ ample) (NML (NN parallelism) (CC and) (NNS data)) (NN locality)) (SBAR (WHNP (WDT that)) (S (VP (VBZ lends) (NP (PRP itself)) (ADVP (RB well)) (PP (IN to) (NP (NML (JJ high) (HYPH -) (NN performance)) (NNS implementations))))))))) (. .))
(S (NP (JJ Many) (ADJP (NP (NN matrix) (NN multiplication)) (HYPH -) (JJ dependent)) (NNS applications)) (VP (MD can) (VP (VB use) (NP (NP (NML (VBN reduced) (HYPH -) (NN precision)) (NN integer)) (CC or) (NP (NML (VBN fixed) (HYPH -) (NN point)) (NNS representations))) (S (VP (TO to) (VP (VB increase) (NP (PRP$ their) (NML (NN performance) (CC and) (NN energy)) (NN efficiency)) (PP (IN while) (S (ADVP (RB still)) (VP (VBG offering) (NP (NP (JJ adequate) (NN quality)) (PP (IN of) (NP (NNS results)))))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (NN precision) (NNS requirements)) (VP (MD may) (VP (VP (VB vary) (PP (IN between) (NP (JJ different) (NN application) (NNS phases)))) (CC or) (VP (VB depend) (PP (IN on) (NP (NN input) (NNS data))) (, ,) (S (VP (VBG rendering) (S (NP (NP (JJ constant) (HYPH -) (NN precision)) (NP (NNS solutions))) (ADJP (JJ ineffective)))))))) (. .))
(S (NP (NP (NNP BISMO)) (, ,) (NP (NP (DT a) (VBN vectorized) (NML (NML (NN bit)) (HYPH -) (NML (JJ serial) (NN matrix))) (NN multiplication) (NN overlay)) (PP (IN for) (NP (JJ reconfigurable) (NN computing)))) (, ,)) (ADVP (RB previously)) (VP (VBN utilized) (S (NP (NP (DT the) (JJ excellent) (NML (NN binary) (HYPH -) (NN operation)) (NN performance)) (PP (IN of) (NP (NNS FPGAs)))) (VP (TO to) (VP (VB offer) (NP (NP (DT a) (NML (NN matrix) (NN multiplication)) (NN performance)) (SBAR (WHNP (WDT that)) (S (VP (VBZ scales) (PP (IN with) (NP (VBN required) (NN precision) (CC and) (NN parallelism))))))))))) (. .))
(S (NP (PRP We)) (VP (VBP show) (SBAR (WHADVP (WRB how)) (S (NP (NNP BISMO)) (VP (MD can) (VP (VB be) (VP (VBN scaled) (PRT (RP up)) (PP (IN on) (NP (NNP Xilinx) (NNS FPGAs))) (S (VP (VBG using) (NP (NP (DT an) (NN arithmetic) (NN architecture)) (SBAR (WHNP (WDT that)) (S (ADVP (JJR better)) (VP (VBZ utilizes) (NP (CD 6) (HYPH -) (NNS LUTs)))))))))))))) (. .))
(S (NP (DT The) (VBN improved) (NNP BISMO)) (VP (VBZ achieves) (NP (NP (DT a) (NN peak) (NN performance)) (PP (IN of) (NP (NP (CD 15.4) (JJ binary) (NNS TOPS)) (PP (IN on) (NP (DT the) (NNP Ultra96) (NN board)))))) (PP (IN with) (NP (DT a) (NNP Xilinx) (NNP UltraScale) (SYM +) (NNP MPSoC)))) (. .))
