$date
	Fri Sep 12 00:57:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_case_compare $end
$var wire 1 ! y_casez $end
$var wire 1 " y_casex $end
$var wire 1 # y_case $end
$var reg 2 $ sel [1:0] $end
$scope module u1 $end
$var wire 2 % sel [1:0] $end
$var reg 1 # y $end
$upscope $end
$scope module u2 $end
$var wire 2 & sel [1:0] $end
$var reg 1 " y $end
$upscope $end
$scope module u3 $end
$var wire 2 ' sel [1:0] $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
0#
0"
0!
$end
#10
1#
b1 $
b1 %
b1 &
b1 '
#20
1!
1"
0#
b10 $
b10 %
b10 &
b10 '
#30
1#
b11 $
b11 %
b11 &
b11 '
#40
0!
0"
x#
b0x $
b0x %
b0x &
b0x '
#50
1"
1!
b1x $
b1x %
b1x &
b1x '
#60
0!
0"
bz0 $
bz0 %
bz0 &
bz0 '
#70
bz1 $
bz1 %
bz1 &
bz1 '
#80
