

================================================================
== Vitis HLS Report for 'bicg_Pipeline_lp3'
================================================================
* Date:           Fri Feb 21 05:22:05 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.021 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      390|      390|  1.950 us|  1.950 us|  390|  390|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3     |      388|      388|       326|          1|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 326


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 326
* Pipeline : 1
  Pipeline-0 : II = 1, D = 326, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 291 
291 --> 292 
292 --> 293 
293 --> 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 301 
301 --> 302 
302 --> 303 
303 --> 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 311 
311 --> 312 
312 --> 313 
313 --> 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 321 
321 --> 322 
322 --> 323 
323 --> 324 
324 --> 325 
325 --> 326 
326 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 329 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%buff_p_load_63_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_63"   --->   Operation 330 'read' 'buff_p_load_63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%buff_p_load_62_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_62"   --->   Operation 331 'read' 'buff_p_load_62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%buff_p_load_61_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_61"   --->   Operation 332 'read' 'buff_p_load_61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%buff_p_load_60_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_60"   --->   Operation 333 'read' 'buff_p_load_60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%buff_p_load_59_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_59"   --->   Operation 334 'read' 'buff_p_load_59_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%buff_p_load_58_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_58"   --->   Operation 335 'read' 'buff_p_load_58_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%buff_p_load_57_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_57"   --->   Operation 336 'read' 'buff_p_load_57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%buff_p_load_56_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_56"   --->   Operation 337 'read' 'buff_p_load_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%buff_p_load_55_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_55"   --->   Operation 338 'read' 'buff_p_load_55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%buff_p_load_54_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_54"   --->   Operation 339 'read' 'buff_p_load_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%buff_p_load_53_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_53"   --->   Operation 340 'read' 'buff_p_load_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%buff_p_load_52_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_52"   --->   Operation 341 'read' 'buff_p_load_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%buff_p_load_51_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_51"   --->   Operation 342 'read' 'buff_p_load_51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%buff_p_load_50_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_50"   --->   Operation 343 'read' 'buff_p_load_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%buff_p_load_49_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_49"   --->   Operation 344 'read' 'buff_p_load_49_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%buff_p_load_48_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_48"   --->   Operation 345 'read' 'buff_p_load_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%buff_p_load_47_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_47"   --->   Operation 346 'read' 'buff_p_load_47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%buff_p_load_46_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_46"   --->   Operation 347 'read' 'buff_p_load_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%buff_p_load_45_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_45"   --->   Operation 348 'read' 'buff_p_load_45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%buff_p_load_44_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_44"   --->   Operation 349 'read' 'buff_p_load_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%buff_p_load_43_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_43"   --->   Operation 350 'read' 'buff_p_load_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%buff_p_load_42_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_42"   --->   Operation 351 'read' 'buff_p_load_42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%buff_p_load_41_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_41"   --->   Operation 352 'read' 'buff_p_load_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%buff_p_load_40_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_40"   --->   Operation 353 'read' 'buff_p_load_40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%buff_p_load_39_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_39"   --->   Operation 354 'read' 'buff_p_load_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%buff_p_load_38_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_38"   --->   Operation 355 'read' 'buff_p_load_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%buff_p_load_37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_37"   --->   Operation 356 'read' 'buff_p_load_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%buff_p_load_36_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_36"   --->   Operation 357 'read' 'buff_p_load_36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%buff_p_load_35_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_35"   --->   Operation 358 'read' 'buff_p_load_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%buff_p_load_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_34"   --->   Operation 359 'read' 'buff_p_load_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%buff_p_load_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_33"   --->   Operation 360 'read' 'buff_p_load_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%buff_p_load_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_32"   --->   Operation 361 'read' 'buff_p_load_32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%buff_p_load_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_31"   --->   Operation 362 'read' 'buff_p_load_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%buff_p_load_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_30"   --->   Operation 363 'read' 'buff_p_load_30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%buff_p_load_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_29"   --->   Operation 364 'read' 'buff_p_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%buff_p_load_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_28"   --->   Operation 365 'read' 'buff_p_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%buff_p_load_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_27"   --->   Operation 366 'read' 'buff_p_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%buff_p_load_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_26"   --->   Operation 367 'read' 'buff_p_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%buff_p_load_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_25"   --->   Operation 368 'read' 'buff_p_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%buff_p_load_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_24"   --->   Operation 369 'read' 'buff_p_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%buff_p_load_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_23"   --->   Operation 370 'read' 'buff_p_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%buff_p_load_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_22"   --->   Operation 371 'read' 'buff_p_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%buff_p_load_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_21"   --->   Operation 372 'read' 'buff_p_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%buff_p_load_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_20"   --->   Operation 373 'read' 'buff_p_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%buff_p_load_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_19"   --->   Operation 374 'read' 'buff_p_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%buff_p_load_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_18"   --->   Operation 375 'read' 'buff_p_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%buff_p_load_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_17"   --->   Operation 376 'read' 'buff_p_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%buff_p_load_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_16"   --->   Operation 377 'read' 'buff_p_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%buff_p_load_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_15"   --->   Operation 378 'read' 'buff_p_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%buff_p_load_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_14"   --->   Operation 379 'read' 'buff_p_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%buff_p_load_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_13"   --->   Operation 380 'read' 'buff_p_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%buff_p_load_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_12"   --->   Operation 381 'read' 'buff_p_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%buff_p_load_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_11"   --->   Operation 382 'read' 'buff_p_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%buff_p_load_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_10"   --->   Operation 383 'read' 'buff_p_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%buff_p_load_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_9"   --->   Operation 384 'read' 'buff_p_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%buff_p_load_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_8"   --->   Operation 385 'read' 'buff_p_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%buff_p_load_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_7"   --->   Operation 386 'read' 'buff_p_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%buff_p_load_6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_6"   --->   Operation 387 'read' 'buff_p_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%buff_p_load_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_5"   --->   Operation 388 'read' 'buff_p_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%buff_p_load_4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_4"   --->   Operation 389 'read' 'buff_p_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%buff_p_load_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_3"   --->   Operation 390 'read' 'buff_p_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%buff_p_load_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_2"   --->   Operation 391 'read' 'buff_p_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%buff_p_load_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load_1"   --->   Operation 392 'read' 'buff_p_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%buff_p_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %buff_p_load"   --->   Operation 393 'read' 'buff_p_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i_2"   --->   Operation 394 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lp4"   --->   Operation 395 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%i = load i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 396 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 397 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i7 %i, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 398 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 399 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.70ns)   --->   "%add_ln29 = add i7 %i, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 400 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %lp4.split, void %for.inc82.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 401 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 402 'zext' 'i_2_cast' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%buff_A_0_addr = getelementptr i32 %buff_A_0, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 403 'getelementptr' 'buff_A_0_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 404 [2/2] (0.69ns)   --->   "%buff_A_0_load = load i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 404 'load' 'buff_A_0_load' <Predicate = (!icmp_ln29)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 405 [1/1] (0.38ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 405 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.02>
ST_2 : Operation 406 [1/2] (0.69ns)   --->   "%buff_A_0_load = load i6 %buff_A_0_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 406 'load' 'buff_A_0_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 407 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %buff_p_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 407 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 408 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %buff_p_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 408 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 409 [1/1] (0.00ns)   --->   "%buff_q_out_addr = getelementptr i32 %buff_q_out, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 409 'getelementptr' 'buff_q_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 410 [2/2] (0.69ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 410 'load' 'buff_q_out_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 411 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %buff_p_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 411 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 412 [1/2] (0.69ns)   --->   "%buff_q_out_load = load i6 %buff_q_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 412 'load' 'buff_q_out_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 413 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %buff_A_0_load, i32 %buff_p_load_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 413 'fmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.97>
ST_6 : Operation 414 [5/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_q_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 414 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 415 'getelementptr' 'buff_A_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [2/2] (0.69ns)   --->   "%buff_A_1_load = load i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 416 'load' 'buff_A_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 3.02>
ST_7 : Operation 417 [4/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_q_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 417 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/2] (0.69ns)   --->   "%buff_A_1_load = load i6 %buff_A_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 418 'load' 'buff_A_1_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 419 [4/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %buff_p_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 419 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.97>
ST_8 : Operation 420 [3/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_q_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 420 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 421 [3/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %buff_p_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 421 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.97>
ST_9 : Operation 422 [2/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_q_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 422 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 423 [2/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %buff_p_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 423 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.97>
ST_10 : Operation 424 [1/5] (2.97ns)   --->   "%add1 = fadd i32 %buff_q_out_load, i32 %mul1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 424 'fadd' 'add1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [1/4] (2.32ns)   --->   "%mul1_1 = fmul i32 %buff_A_1_load, i32 %buff_p_load_1_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 425 'fmul' 'mul1_1' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.97>
ST_11 : Operation 426 [5/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 426 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 427 [1/1] (0.00ns)   --->   "%buff_A_2_addr = getelementptr i32 %buff_A_2, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 427 'getelementptr' 'buff_A_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 428 [2/2] (0.69ns)   --->   "%buff_A_2_load = load i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 428 'load' 'buff_A_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 3.02>
ST_12 : Operation 429 [4/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 429 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 430 [1/2] (0.69ns)   --->   "%buff_A_2_load = load i6 %buff_A_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 430 'load' 'buff_A_2_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 431 [4/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %buff_p_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 431 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.97>
ST_13 : Operation 432 [3/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 432 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [3/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %buff_p_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 433 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.97>
ST_14 : Operation 434 [2/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 434 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 435 [2/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %buff_p_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 435 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.97>
ST_15 : Operation 436 [1/5] (2.97ns)   --->   "%add1_1 = fadd i32 %add1, i32 %mul1_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 436 'fadd' 'add1_1' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 437 [1/4] (2.32ns)   --->   "%mul1_2 = fmul i32 %buff_A_2_load, i32 %buff_p_load_2_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 437 'fmul' 'mul1_2' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.97>
ST_16 : Operation 438 [5/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 438 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 439 [1/1] (0.00ns)   --->   "%buff_A_3_addr = getelementptr i32 %buff_A_3, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 439 'getelementptr' 'buff_A_3_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 440 [2/2] (0.69ns)   --->   "%buff_A_3_load = load i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 440 'load' 'buff_A_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 3.02>
ST_17 : Operation 441 [4/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 441 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 442 [1/2] (0.69ns)   --->   "%buff_A_3_load = load i6 %buff_A_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 442 'load' 'buff_A_3_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 443 [4/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %buff_p_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 443 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.97>
ST_18 : Operation 444 [3/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 444 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 445 [3/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %buff_p_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 445 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.97>
ST_19 : Operation 446 [2/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 446 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 447 [2/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %buff_p_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 447 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.97>
ST_20 : Operation 448 [1/5] (2.97ns)   --->   "%add1_2 = fadd i32 %add1_1, i32 %mul1_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 448 'fadd' 'add1_2' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 449 [1/4] (2.32ns)   --->   "%mul1_3 = fmul i32 %buff_A_3_load, i32 %buff_p_load_3_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 449 'fmul' 'mul1_3' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.97>
ST_21 : Operation 450 [5/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 450 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 451 [1/1] (0.00ns)   --->   "%buff_A_4_addr = getelementptr i32 %buff_A_4, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 451 'getelementptr' 'buff_A_4_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 452 [2/2] (0.69ns)   --->   "%buff_A_4_load = load i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 452 'load' 'buff_A_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 3.02>
ST_22 : Operation 453 [4/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 453 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 454 [1/2] (0.69ns)   --->   "%buff_A_4_load = load i6 %buff_A_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 454 'load' 'buff_A_4_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 455 [4/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %buff_p_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 455 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.97>
ST_23 : Operation 456 [3/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 456 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 457 [3/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %buff_p_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 457 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.97>
ST_24 : Operation 458 [2/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 458 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [2/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %buff_p_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 459 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.97>
ST_25 : Operation 460 [1/5] (2.97ns)   --->   "%add1_3 = fadd i32 %add1_2, i32 %mul1_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 460 'fadd' 'add1_3' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [1/4] (2.32ns)   --->   "%mul1_4 = fmul i32 %buff_A_4_load, i32 %buff_p_load_4_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 461 'fmul' 'mul1_4' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.97>
ST_26 : Operation 462 [5/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 462 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 463 [1/1] (0.00ns)   --->   "%buff_A_5_addr = getelementptr i32 %buff_A_5, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 463 'getelementptr' 'buff_A_5_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 464 [2/2] (0.69ns)   --->   "%buff_A_5_load = load i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 464 'load' 'buff_A_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 3.02>
ST_27 : Operation 465 [4/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 465 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 466 [1/2] (0.69ns)   --->   "%buff_A_5_load = load i6 %buff_A_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 466 'load' 'buff_A_5_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 467 [4/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %buff_p_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 467 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.97>
ST_28 : Operation 468 [3/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 468 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 469 [3/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %buff_p_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 469 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.97>
ST_29 : Operation 470 [2/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 470 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [2/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %buff_p_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 471 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.97>
ST_30 : Operation 472 [1/5] (2.97ns)   --->   "%add1_4 = fadd i32 %add1_3, i32 %mul1_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 472 'fadd' 'add1_4' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 473 [1/4] (2.32ns)   --->   "%mul1_5 = fmul i32 %buff_A_5_load, i32 %buff_p_load_5_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 473 'fmul' 'mul1_5' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.97>
ST_31 : Operation 474 [5/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 474 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 475 [1/1] (0.00ns)   --->   "%buff_A_6_addr = getelementptr i32 %buff_A_6, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 475 'getelementptr' 'buff_A_6_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 476 [2/2] (0.69ns)   --->   "%buff_A_6_load = load i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 476 'load' 'buff_A_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 3.02>
ST_32 : Operation 477 [4/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 477 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 478 [1/2] (0.69ns)   --->   "%buff_A_6_load = load i6 %buff_A_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 478 'load' 'buff_A_6_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 479 [4/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %buff_p_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 479 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.97>
ST_33 : Operation 480 [3/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 480 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 481 [3/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %buff_p_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 481 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.97>
ST_34 : Operation 482 [2/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 482 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 483 [2/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %buff_p_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 483 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.97>
ST_35 : Operation 484 [1/5] (2.97ns)   --->   "%add1_5 = fadd i32 %add1_4, i32 %mul1_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 484 'fadd' 'add1_5' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 485 [1/4] (2.32ns)   --->   "%mul1_6 = fmul i32 %buff_A_6_load, i32 %buff_p_load_6_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 485 'fmul' 'mul1_6' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.97>
ST_36 : Operation 486 [5/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 486 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 487 [1/1] (0.00ns)   --->   "%buff_A_7_addr = getelementptr i32 %buff_A_7, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 487 'getelementptr' 'buff_A_7_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 488 [2/2] (0.69ns)   --->   "%buff_A_7_load = load i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 488 'load' 'buff_A_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 3.02>
ST_37 : Operation 489 [4/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 489 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 490 [1/2] (0.69ns)   --->   "%buff_A_7_load = load i6 %buff_A_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 490 'load' 'buff_A_7_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 491 [4/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %buff_p_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 491 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.97>
ST_38 : Operation 492 [3/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 492 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 493 [3/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %buff_p_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 493 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.97>
ST_39 : Operation 494 [2/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 494 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 495 [2/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %buff_p_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 495 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.97>
ST_40 : Operation 496 [1/5] (2.97ns)   --->   "%add1_6 = fadd i32 %add1_5, i32 %mul1_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 496 'fadd' 'add1_6' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 497 [1/4] (2.32ns)   --->   "%mul1_7 = fmul i32 %buff_A_7_load, i32 %buff_p_load_7_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 497 'fmul' 'mul1_7' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.97>
ST_41 : Operation 498 [5/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 498 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 499 [1/1] (0.00ns)   --->   "%buff_A_8_addr = getelementptr i32 %buff_A_8, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 499 'getelementptr' 'buff_A_8_addr' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 500 [2/2] (0.69ns)   --->   "%buff_A_8_load = load i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 500 'load' 'buff_A_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 3.02>
ST_42 : Operation 501 [4/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 501 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 502 [1/2] (0.69ns)   --->   "%buff_A_8_load = load i6 %buff_A_8_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 502 'load' 'buff_A_8_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 503 [4/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %buff_p_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 503 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.97>
ST_43 : Operation 504 [3/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 504 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 505 [3/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %buff_p_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 505 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.97>
ST_44 : Operation 506 [2/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 506 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 507 [2/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %buff_p_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 507 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.97>
ST_45 : Operation 508 [1/5] (2.97ns)   --->   "%add1_7 = fadd i32 %add1_6, i32 %mul1_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 508 'fadd' 'add1_7' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [1/4] (2.32ns)   --->   "%mul1_8 = fmul i32 %buff_A_8_load, i32 %buff_p_load_8_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 509 'fmul' 'mul1_8' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.97>
ST_46 : Operation 510 [5/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 510 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 511 [1/1] (0.00ns)   --->   "%buff_A_9_addr = getelementptr i32 %buff_A_9, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 511 'getelementptr' 'buff_A_9_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 512 [2/2] (0.69ns)   --->   "%buff_A_9_load = load i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 512 'load' 'buff_A_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 3.02>
ST_47 : Operation 513 [4/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 513 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 514 [1/2] (0.69ns)   --->   "%buff_A_9_load = load i6 %buff_A_9_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 514 'load' 'buff_A_9_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 515 [4/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %buff_p_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 515 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.97>
ST_48 : Operation 516 [3/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 516 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 517 [3/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %buff_p_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 517 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.97>
ST_49 : Operation 518 [2/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 518 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 519 [2/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %buff_p_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 519 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.97>
ST_50 : Operation 520 [1/5] (2.97ns)   --->   "%add1_8 = fadd i32 %add1_7, i32 %mul1_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 520 'fadd' 'add1_8' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 521 [1/4] (2.32ns)   --->   "%mul1_9 = fmul i32 %buff_A_9_load, i32 %buff_p_load_9_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 521 'fmul' 'mul1_9' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.97>
ST_51 : Operation 522 [5/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 522 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 523 [1/1] (0.00ns)   --->   "%buff_A_10_addr = getelementptr i32 %buff_A_10, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 523 'getelementptr' 'buff_A_10_addr' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 524 [2/2] (0.69ns)   --->   "%buff_A_10_load = load i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 524 'load' 'buff_A_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 3.02>
ST_52 : Operation 525 [4/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 525 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 526 [1/2] (0.69ns)   --->   "%buff_A_10_load = load i6 %buff_A_10_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 526 'load' 'buff_A_10_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 527 [4/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %buff_p_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 527 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.97>
ST_53 : Operation 528 [3/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 528 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 529 [3/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %buff_p_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 529 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.97>
ST_54 : Operation 530 [2/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 530 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 531 [2/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %buff_p_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 531 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.97>
ST_55 : Operation 532 [1/5] (2.97ns)   --->   "%add1_9 = fadd i32 %add1_8, i32 %mul1_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 532 'fadd' 'add1_9' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 533 [1/4] (2.32ns)   --->   "%mul1_s = fmul i32 %buff_A_10_load, i32 %buff_p_load_10_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 533 'fmul' 'mul1_s' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.97>
ST_56 : Operation 534 [5/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 534 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 535 [1/1] (0.00ns)   --->   "%buff_A_11_addr = getelementptr i32 %buff_A_11, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 535 'getelementptr' 'buff_A_11_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 536 [2/2] (0.69ns)   --->   "%buff_A_11_load = load i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 536 'load' 'buff_A_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 3.02>
ST_57 : Operation 537 [4/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 537 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 538 [1/2] (0.69ns)   --->   "%buff_A_11_load = load i6 %buff_A_11_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 538 'load' 'buff_A_11_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 539 [4/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %buff_p_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 539 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.97>
ST_58 : Operation 540 [3/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 540 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 541 [3/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %buff_p_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 541 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.97>
ST_59 : Operation 542 [2/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 542 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 543 [2/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %buff_p_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 543 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.97>
ST_60 : Operation 544 [1/5] (2.97ns)   --->   "%add1_s = fadd i32 %add1_9, i32 %mul1_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 544 'fadd' 'add1_s' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 545 [1/4] (2.32ns)   --->   "%mul1_10 = fmul i32 %buff_A_11_load, i32 %buff_p_load_11_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 545 'fmul' 'mul1_10' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.97>
ST_61 : Operation 546 [5/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 546 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 547 [1/1] (0.00ns)   --->   "%buff_A_12_addr = getelementptr i32 %buff_A_12, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 547 'getelementptr' 'buff_A_12_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 548 [2/2] (0.69ns)   --->   "%buff_A_12_load = load i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 548 'load' 'buff_A_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 62 <SV = 61> <Delay = 3.02>
ST_62 : Operation 549 [4/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 549 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 550 [1/2] (0.69ns)   --->   "%buff_A_12_load = load i6 %buff_A_12_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 550 'load' 'buff_A_12_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 551 [4/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %buff_p_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 551 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.97>
ST_63 : Operation 552 [3/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 552 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 553 [3/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %buff_p_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 553 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.97>
ST_64 : Operation 554 [2/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 554 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 555 [2/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %buff_p_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 555 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.97>
ST_65 : Operation 556 [1/5] (2.97ns)   --->   "%add1_10 = fadd i32 %add1_s, i32 %mul1_10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 556 'fadd' 'add1_10' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 557 [1/4] (2.32ns)   --->   "%mul1_11 = fmul i32 %buff_A_12_load, i32 %buff_p_load_12_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 557 'fmul' 'mul1_11' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.97>
ST_66 : Operation 558 [5/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 558 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 559 [1/1] (0.00ns)   --->   "%buff_A_13_addr = getelementptr i32 %buff_A_13, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 559 'getelementptr' 'buff_A_13_addr' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 560 [2/2] (0.69ns)   --->   "%buff_A_13_load = load i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 560 'load' 'buff_A_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 67 <SV = 66> <Delay = 3.02>
ST_67 : Operation 561 [4/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 561 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 562 [1/2] (0.69ns)   --->   "%buff_A_13_load = load i6 %buff_A_13_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 562 'load' 'buff_A_13_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 563 [4/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %buff_p_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 563 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.97>
ST_68 : Operation 564 [3/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 564 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 565 [3/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %buff_p_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 565 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.97>
ST_69 : Operation 566 [2/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 566 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 567 [2/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %buff_p_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 567 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.97>
ST_70 : Operation 568 [1/5] (2.97ns)   --->   "%add1_11 = fadd i32 %add1_10, i32 %mul1_11" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 568 'fadd' 'add1_11' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 569 [1/4] (2.32ns)   --->   "%mul1_12 = fmul i32 %buff_A_13_load, i32 %buff_p_load_13_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 569 'fmul' 'mul1_12' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.97>
ST_71 : Operation 570 [5/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 570 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 571 [1/1] (0.00ns)   --->   "%buff_A_14_addr = getelementptr i32 %buff_A_14, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 571 'getelementptr' 'buff_A_14_addr' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 572 [2/2] (0.69ns)   --->   "%buff_A_14_load = load i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 572 'load' 'buff_A_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 72 <SV = 71> <Delay = 3.02>
ST_72 : Operation 573 [4/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 573 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 574 [1/2] (0.69ns)   --->   "%buff_A_14_load = load i6 %buff_A_14_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 574 'load' 'buff_A_14_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 575 [4/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %buff_p_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 575 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.97>
ST_73 : Operation 576 [3/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 576 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 577 [3/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %buff_p_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 577 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.97>
ST_74 : Operation 578 [2/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 578 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 579 [2/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %buff_p_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 579 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.97>
ST_75 : Operation 580 [1/5] (2.97ns)   --->   "%add1_12 = fadd i32 %add1_11, i32 %mul1_12" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 580 'fadd' 'add1_12' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 581 [1/4] (2.32ns)   --->   "%mul1_13 = fmul i32 %buff_A_14_load, i32 %buff_p_load_14_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 581 'fmul' 'mul1_13' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.97>
ST_76 : Operation 582 [5/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 582 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 583 [1/1] (0.00ns)   --->   "%buff_A_15_addr = getelementptr i32 %buff_A_15, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 583 'getelementptr' 'buff_A_15_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 584 [2/2] (0.69ns)   --->   "%buff_A_15_load = load i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 584 'load' 'buff_A_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 77 <SV = 76> <Delay = 3.02>
ST_77 : Operation 585 [4/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 585 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 586 [1/2] (0.69ns)   --->   "%buff_A_15_load = load i6 %buff_A_15_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 586 'load' 'buff_A_15_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 587 [4/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %buff_p_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 587 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.97>
ST_78 : Operation 588 [3/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 588 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 589 [3/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %buff_p_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 589 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.97>
ST_79 : Operation 590 [2/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 590 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 591 [2/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %buff_p_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 591 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.97>
ST_80 : Operation 592 [1/5] (2.97ns)   --->   "%add1_13 = fadd i32 %add1_12, i32 %mul1_13" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 592 'fadd' 'add1_13' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 593 [1/4] (2.32ns)   --->   "%mul1_14 = fmul i32 %buff_A_15_load, i32 %buff_p_load_15_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 593 'fmul' 'mul1_14' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 2.97>
ST_81 : Operation 594 [5/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 594 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 595 [1/1] (0.00ns)   --->   "%buff_A_16_addr = getelementptr i32 %buff_A_16, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 595 'getelementptr' 'buff_A_16_addr' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 596 [2/2] (0.69ns)   --->   "%buff_A_16_load = load i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 596 'load' 'buff_A_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 82 <SV = 81> <Delay = 3.02>
ST_82 : Operation 597 [4/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 597 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 598 [1/2] (0.69ns)   --->   "%buff_A_16_load = load i6 %buff_A_16_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 598 'load' 'buff_A_16_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 599 [4/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %buff_p_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 599 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 2.97>
ST_83 : Operation 600 [3/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 600 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 601 [3/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %buff_p_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 601 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 2.97>
ST_84 : Operation 602 [2/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 602 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 603 [2/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %buff_p_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 603 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 2.97>
ST_85 : Operation 604 [1/5] (2.97ns)   --->   "%add1_14 = fadd i32 %add1_13, i32 %mul1_14" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 604 'fadd' 'add1_14' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 605 [1/4] (2.32ns)   --->   "%mul1_15 = fmul i32 %buff_A_16_load, i32 %buff_p_load_16_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 605 'fmul' 'mul1_15' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 2.97>
ST_86 : Operation 606 [5/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 606 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 607 [1/1] (0.00ns)   --->   "%buff_A_17_addr = getelementptr i32 %buff_A_17, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 607 'getelementptr' 'buff_A_17_addr' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 608 [2/2] (0.69ns)   --->   "%buff_A_17_load = load i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 608 'load' 'buff_A_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 87 <SV = 86> <Delay = 3.02>
ST_87 : Operation 609 [4/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 609 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 610 [1/2] (0.69ns)   --->   "%buff_A_17_load = load i6 %buff_A_17_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 610 'load' 'buff_A_17_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 611 [4/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %buff_p_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 611 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 2.97>
ST_88 : Operation 612 [3/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 612 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 613 [3/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %buff_p_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 613 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 2.97>
ST_89 : Operation 614 [2/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 614 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 615 [2/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %buff_p_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 615 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 2.97>
ST_90 : Operation 616 [1/5] (2.97ns)   --->   "%add1_15 = fadd i32 %add1_14, i32 %mul1_15" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 616 'fadd' 'add1_15' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 617 [1/4] (2.32ns)   --->   "%mul1_16 = fmul i32 %buff_A_17_load, i32 %buff_p_load_17_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 617 'fmul' 'mul1_16' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 2.97>
ST_91 : Operation 618 [5/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 618 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 619 [1/1] (0.00ns)   --->   "%buff_A_18_addr = getelementptr i32 %buff_A_18, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 619 'getelementptr' 'buff_A_18_addr' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 620 [2/2] (0.69ns)   --->   "%buff_A_18_load = load i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 620 'load' 'buff_A_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 92 <SV = 91> <Delay = 3.02>
ST_92 : Operation 621 [4/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 621 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 622 [1/2] (0.69ns)   --->   "%buff_A_18_load = load i6 %buff_A_18_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 622 'load' 'buff_A_18_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 623 [4/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %buff_p_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 623 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 2.97>
ST_93 : Operation 624 [3/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 624 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 625 [3/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %buff_p_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 625 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 2.97>
ST_94 : Operation 626 [2/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 626 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 627 [2/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %buff_p_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 627 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 2.97>
ST_95 : Operation 628 [1/5] (2.97ns)   --->   "%add1_16 = fadd i32 %add1_15, i32 %mul1_16" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 628 'fadd' 'add1_16' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 629 [1/4] (2.32ns)   --->   "%mul1_17 = fmul i32 %buff_A_18_load, i32 %buff_p_load_18_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 629 'fmul' 'mul1_17' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 2.97>
ST_96 : Operation 630 [5/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 630 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 631 [1/1] (0.00ns)   --->   "%buff_A_19_addr = getelementptr i32 %buff_A_19, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 631 'getelementptr' 'buff_A_19_addr' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 632 [2/2] (0.69ns)   --->   "%buff_A_19_load = load i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 632 'load' 'buff_A_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 97 <SV = 96> <Delay = 3.02>
ST_97 : Operation 633 [4/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 633 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 634 [1/2] (0.69ns)   --->   "%buff_A_19_load = load i6 %buff_A_19_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 634 'load' 'buff_A_19_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_97 : Operation 635 [4/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %buff_p_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 635 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 2.97>
ST_98 : Operation 636 [3/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 636 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 637 [3/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %buff_p_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 637 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 2.97>
ST_99 : Operation 638 [2/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 638 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 639 [2/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %buff_p_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 639 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 2.97>
ST_100 : Operation 640 [1/5] (2.97ns)   --->   "%add1_17 = fadd i32 %add1_16, i32 %mul1_17" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 640 'fadd' 'add1_17' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 641 [1/4] (2.32ns)   --->   "%mul1_18 = fmul i32 %buff_A_19_load, i32 %buff_p_load_19_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 641 'fmul' 'mul1_18' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 2.97>
ST_101 : Operation 642 [5/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 642 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 643 [1/1] (0.00ns)   --->   "%buff_A_20_addr = getelementptr i32 %buff_A_20, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 643 'getelementptr' 'buff_A_20_addr' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 644 [2/2] (0.69ns)   --->   "%buff_A_20_load = load i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 644 'load' 'buff_A_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 102 <SV = 101> <Delay = 3.02>
ST_102 : Operation 645 [4/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 645 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 646 [1/2] (0.69ns)   --->   "%buff_A_20_load = load i6 %buff_A_20_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 646 'load' 'buff_A_20_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_102 : Operation 647 [4/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %buff_p_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 647 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 2.97>
ST_103 : Operation 648 [3/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 648 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 649 [3/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %buff_p_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 649 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 2.97>
ST_104 : Operation 650 [2/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 650 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 651 [2/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %buff_p_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 651 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 2.97>
ST_105 : Operation 652 [1/5] (2.97ns)   --->   "%add1_18 = fadd i32 %add1_17, i32 %mul1_18" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 652 'fadd' 'add1_18' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 653 [1/4] (2.32ns)   --->   "%mul1_19 = fmul i32 %buff_A_20_load, i32 %buff_p_load_20_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 653 'fmul' 'mul1_19' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 2.97>
ST_106 : Operation 654 [5/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 654 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 655 [1/1] (0.00ns)   --->   "%buff_A_21_addr = getelementptr i32 %buff_A_21, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 655 'getelementptr' 'buff_A_21_addr' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 656 [2/2] (0.69ns)   --->   "%buff_A_21_load = load i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 656 'load' 'buff_A_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 107 <SV = 106> <Delay = 3.02>
ST_107 : Operation 657 [4/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 657 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 658 [1/2] (0.69ns)   --->   "%buff_A_21_load = load i6 %buff_A_21_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 658 'load' 'buff_A_21_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_107 : Operation 659 [4/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %buff_p_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 659 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 2.97>
ST_108 : Operation 660 [3/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 660 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 661 [3/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %buff_p_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 661 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 2.97>
ST_109 : Operation 662 [2/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 662 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 663 [2/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %buff_p_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 663 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 2.97>
ST_110 : Operation 664 [1/5] (2.97ns)   --->   "%add1_19 = fadd i32 %add1_18, i32 %mul1_19" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 664 'fadd' 'add1_19' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 665 [1/4] (2.32ns)   --->   "%mul1_20 = fmul i32 %buff_A_21_load, i32 %buff_p_load_21_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 665 'fmul' 'mul1_20' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 2.97>
ST_111 : Operation 666 [5/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 666 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 667 [1/1] (0.00ns)   --->   "%buff_A_22_addr = getelementptr i32 %buff_A_22, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 667 'getelementptr' 'buff_A_22_addr' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 668 [2/2] (0.69ns)   --->   "%buff_A_22_load = load i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 668 'load' 'buff_A_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 112 <SV = 111> <Delay = 3.02>
ST_112 : Operation 669 [4/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 669 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 670 [1/2] (0.69ns)   --->   "%buff_A_22_load = load i6 %buff_A_22_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 670 'load' 'buff_A_22_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_112 : Operation 671 [4/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %buff_p_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 671 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 2.97>
ST_113 : Operation 672 [3/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 672 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 673 [3/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %buff_p_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 673 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 2.97>
ST_114 : Operation 674 [2/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 674 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 675 [2/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %buff_p_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 675 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 2.97>
ST_115 : Operation 676 [1/5] (2.97ns)   --->   "%add1_20 = fadd i32 %add1_19, i32 %mul1_20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 676 'fadd' 'add1_20' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 677 [1/4] (2.32ns)   --->   "%mul1_21 = fmul i32 %buff_A_22_load, i32 %buff_p_load_22_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 677 'fmul' 'mul1_21' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 2.97>
ST_116 : Operation 678 [5/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 678 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 679 [1/1] (0.00ns)   --->   "%buff_A_23_addr = getelementptr i32 %buff_A_23, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 679 'getelementptr' 'buff_A_23_addr' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 680 [2/2] (0.69ns)   --->   "%buff_A_23_load = load i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 680 'load' 'buff_A_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 117 <SV = 116> <Delay = 3.02>
ST_117 : Operation 681 [4/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 681 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 682 [1/2] (0.69ns)   --->   "%buff_A_23_load = load i6 %buff_A_23_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 682 'load' 'buff_A_23_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_117 : Operation 683 [4/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %buff_p_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 683 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 2.97>
ST_118 : Operation 684 [3/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 684 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 685 [3/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %buff_p_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 685 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 2.97>
ST_119 : Operation 686 [2/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 686 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 687 [2/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %buff_p_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 687 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 2.97>
ST_120 : Operation 688 [1/5] (2.97ns)   --->   "%add1_21 = fadd i32 %add1_20, i32 %mul1_21" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 688 'fadd' 'add1_21' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 689 [1/4] (2.32ns)   --->   "%mul1_22 = fmul i32 %buff_A_23_load, i32 %buff_p_load_23_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 689 'fmul' 'mul1_22' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 2.97>
ST_121 : Operation 690 [5/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 690 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 691 [1/1] (0.00ns)   --->   "%buff_A_24_addr = getelementptr i32 %buff_A_24, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 691 'getelementptr' 'buff_A_24_addr' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 692 [2/2] (0.69ns)   --->   "%buff_A_24_load = load i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 692 'load' 'buff_A_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 122 <SV = 121> <Delay = 3.02>
ST_122 : Operation 693 [4/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 693 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 694 [1/2] (0.69ns)   --->   "%buff_A_24_load = load i6 %buff_A_24_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 694 'load' 'buff_A_24_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_122 : Operation 695 [4/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %buff_p_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 695 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 2.97>
ST_123 : Operation 696 [3/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 696 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 697 [3/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %buff_p_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 697 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 2.97>
ST_124 : Operation 698 [2/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 698 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 699 [2/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %buff_p_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 699 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 2.97>
ST_125 : Operation 700 [1/5] (2.97ns)   --->   "%add1_22 = fadd i32 %add1_21, i32 %mul1_22" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 700 'fadd' 'add1_22' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 701 [1/4] (2.32ns)   --->   "%mul1_23 = fmul i32 %buff_A_24_load, i32 %buff_p_load_24_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 701 'fmul' 'mul1_23' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 2.97>
ST_126 : Operation 702 [5/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 702 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 703 [1/1] (0.00ns)   --->   "%buff_A_25_addr = getelementptr i32 %buff_A_25, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 703 'getelementptr' 'buff_A_25_addr' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 704 [2/2] (0.69ns)   --->   "%buff_A_25_load = load i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 704 'load' 'buff_A_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 127 <SV = 126> <Delay = 3.02>
ST_127 : Operation 705 [4/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 705 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 706 [1/2] (0.69ns)   --->   "%buff_A_25_load = load i6 %buff_A_25_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 706 'load' 'buff_A_25_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_127 : Operation 707 [4/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %buff_p_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 707 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 2.97>
ST_128 : Operation 708 [3/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 708 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 709 [3/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %buff_p_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 709 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 2.97>
ST_129 : Operation 710 [2/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 710 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 711 [2/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %buff_p_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 711 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 2.97>
ST_130 : Operation 712 [1/5] (2.97ns)   --->   "%add1_23 = fadd i32 %add1_22, i32 %mul1_23" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 712 'fadd' 'add1_23' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 713 [1/4] (2.32ns)   --->   "%mul1_24 = fmul i32 %buff_A_25_load, i32 %buff_p_load_25_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 713 'fmul' 'mul1_24' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 2.97>
ST_131 : Operation 714 [5/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 714 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 715 [1/1] (0.00ns)   --->   "%buff_A_26_addr = getelementptr i32 %buff_A_26, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 715 'getelementptr' 'buff_A_26_addr' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 716 [2/2] (0.69ns)   --->   "%buff_A_26_load = load i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 716 'load' 'buff_A_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 132 <SV = 131> <Delay = 3.02>
ST_132 : Operation 717 [4/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 717 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 718 [1/2] (0.69ns)   --->   "%buff_A_26_load = load i6 %buff_A_26_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 718 'load' 'buff_A_26_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_132 : Operation 719 [4/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %buff_p_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 719 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 2.97>
ST_133 : Operation 720 [3/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 720 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 721 [3/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %buff_p_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 721 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 2.97>
ST_134 : Operation 722 [2/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 722 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 723 [2/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %buff_p_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 723 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 2.97>
ST_135 : Operation 724 [1/5] (2.97ns)   --->   "%add1_24 = fadd i32 %add1_23, i32 %mul1_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 724 'fadd' 'add1_24' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 725 [1/4] (2.32ns)   --->   "%mul1_25 = fmul i32 %buff_A_26_load, i32 %buff_p_load_26_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 725 'fmul' 'mul1_25' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 2.97>
ST_136 : Operation 726 [5/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 726 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 727 [1/1] (0.00ns)   --->   "%buff_A_27_addr = getelementptr i32 %buff_A_27, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 727 'getelementptr' 'buff_A_27_addr' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 728 [2/2] (0.69ns)   --->   "%buff_A_27_load = load i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 728 'load' 'buff_A_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 137 <SV = 136> <Delay = 3.02>
ST_137 : Operation 729 [4/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 729 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 730 [1/2] (0.69ns)   --->   "%buff_A_27_load = load i6 %buff_A_27_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 730 'load' 'buff_A_27_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_137 : Operation 731 [4/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %buff_p_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 731 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 2.97>
ST_138 : Operation 732 [3/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 732 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 733 [3/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %buff_p_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 733 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 2.97>
ST_139 : Operation 734 [2/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 734 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 735 [2/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %buff_p_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 735 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 2.97>
ST_140 : Operation 736 [1/5] (2.97ns)   --->   "%add1_25 = fadd i32 %add1_24, i32 %mul1_25" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 736 'fadd' 'add1_25' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 737 [1/4] (2.32ns)   --->   "%mul1_26 = fmul i32 %buff_A_27_load, i32 %buff_p_load_27_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 737 'fmul' 'mul1_26' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 2.97>
ST_141 : Operation 738 [5/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 738 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 739 [1/1] (0.00ns)   --->   "%buff_A_28_addr = getelementptr i32 %buff_A_28, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 739 'getelementptr' 'buff_A_28_addr' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 740 [2/2] (0.69ns)   --->   "%buff_A_28_load = load i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 740 'load' 'buff_A_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 142 <SV = 141> <Delay = 3.02>
ST_142 : Operation 741 [4/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 741 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 742 [1/2] (0.69ns)   --->   "%buff_A_28_load = load i6 %buff_A_28_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 742 'load' 'buff_A_28_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_142 : Operation 743 [4/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %buff_p_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 743 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 2.97>
ST_143 : Operation 744 [3/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 744 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 745 [3/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %buff_p_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 745 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 2.97>
ST_144 : Operation 746 [2/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 746 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 747 [2/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %buff_p_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 747 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 2.97>
ST_145 : Operation 748 [1/5] (2.97ns)   --->   "%add1_26 = fadd i32 %add1_25, i32 %mul1_26" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 748 'fadd' 'add1_26' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 749 [1/4] (2.32ns)   --->   "%mul1_27 = fmul i32 %buff_A_28_load, i32 %buff_p_load_28_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 749 'fmul' 'mul1_27' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 2.97>
ST_146 : Operation 750 [5/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 750 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 751 [1/1] (0.00ns)   --->   "%buff_A_29_addr = getelementptr i32 %buff_A_29, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 751 'getelementptr' 'buff_A_29_addr' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 752 [2/2] (0.69ns)   --->   "%buff_A_29_load = load i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 752 'load' 'buff_A_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 147 <SV = 146> <Delay = 3.02>
ST_147 : Operation 753 [4/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 753 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 754 [1/2] (0.69ns)   --->   "%buff_A_29_load = load i6 %buff_A_29_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 754 'load' 'buff_A_29_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_147 : Operation 755 [4/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %buff_p_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 755 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 2.97>
ST_148 : Operation 756 [3/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 756 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 757 [3/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %buff_p_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 757 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 2.97>
ST_149 : Operation 758 [2/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 758 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 759 [2/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %buff_p_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 759 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 2.97>
ST_150 : Operation 760 [1/5] (2.97ns)   --->   "%add1_27 = fadd i32 %add1_26, i32 %mul1_27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 760 'fadd' 'add1_27' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 761 [1/4] (2.32ns)   --->   "%mul1_28 = fmul i32 %buff_A_29_load, i32 %buff_p_load_29_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 761 'fmul' 'mul1_28' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 2.97>
ST_151 : Operation 762 [5/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 762 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 763 [1/1] (0.00ns)   --->   "%buff_A_30_addr = getelementptr i32 %buff_A_30, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 763 'getelementptr' 'buff_A_30_addr' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 764 [2/2] (0.69ns)   --->   "%buff_A_30_load = load i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 764 'load' 'buff_A_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 152 <SV = 151> <Delay = 3.02>
ST_152 : Operation 765 [4/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 765 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 766 [1/2] (0.69ns)   --->   "%buff_A_30_load = load i6 %buff_A_30_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 766 'load' 'buff_A_30_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_152 : Operation 767 [4/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %buff_p_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 767 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 2.97>
ST_153 : Operation 768 [3/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 768 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 769 [3/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %buff_p_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 769 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 2.97>
ST_154 : Operation 770 [2/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 770 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 771 [2/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %buff_p_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 771 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 2.97>
ST_155 : Operation 772 [1/5] (2.97ns)   --->   "%add1_28 = fadd i32 %add1_27, i32 %mul1_28" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 772 'fadd' 'add1_28' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 773 [1/4] (2.32ns)   --->   "%mul1_29 = fmul i32 %buff_A_30_load, i32 %buff_p_load_30_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 773 'fmul' 'mul1_29' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 2.97>
ST_156 : Operation 774 [5/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 774 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 775 [1/1] (0.00ns)   --->   "%buff_A_31_addr = getelementptr i32 %buff_A_31, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 775 'getelementptr' 'buff_A_31_addr' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 776 [2/2] (0.69ns)   --->   "%buff_A_31_load = load i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 776 'load' 'buff_A_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 157 <SV = 156> <Delay = 3.02>
ST_157 : Operation 777 [4/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 777 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 778 [1/2] (0.69ns)   --->   "%buff_A_31_load = load i6 %buff_A_31_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 778 'load' 'buff_A_31_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_157 : Operation 779 [4/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %buff_p_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 779 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 2.97>
ST_158 : Operation 780 [3/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 780 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 781 [3/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %buff_p_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 781 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 2.97>
ST_159 : Operation 782 [2/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 782 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 783 [2/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %buff_p_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 783 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 2.97>
ST_160 : Operation 784 [1/5] (2.97ns)   --->   "%add1_29 = fadd i32 %add1_28, i32 %mul1_29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 784 'fadd' 'add1_29' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 785 [1/4] (2.32ns)   --->   "%mul1_30 = fmul i32 %buff_A_31_load, i32 %buff_p_load_31_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 785 'fmul' 'mul1_30' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 2.97>
ST_161 : Operation 786 [5/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 786 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 787 [1/1] (0.00ns)   --->   "%buff_A_32_addr = getelementptr i32 %buff_A_32, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 787 'getelementptr' 'buff_A_32_addr' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 788 [2/2] (0.69ns)   --->   "%buff_A_32_load = load i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 788 'load' 'buff_A_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 162 <SV = 161> <Delay = 3.02>
ST_162 : Operation 789 [4/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 789 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 790 [1/2] (0.69ns)   --->   "%buff_A_32_load = load i6 %buff_A_32_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 790 'load' 'buff_A_32_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_162 : Operation 791 [4/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %buff_p_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 791 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 2.97>
ST_163 : Operation 792 [3/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 792 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 793 [3/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %buff_p_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 793 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 2.97>
ST_164 : Operation 794 [2/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 794 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 795 [2/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %buff_p_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 795 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 2.97>
ST_165 : Operation 796 [1/5] (2.97ns)   --->   "%add1_30 = fadd i32 %add1_29, i32 %mul1_30" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 796 'fadd' 'add1_30' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 797 [1/4] (2.32ns)   --->   "%mul1_31 = fmul i32 %buff_A_32_load, i32 %buff_p_load_32_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 797 'fmul' 'mul1_31' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 2.97>
ST_166 : Operation 798 [5/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 798 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 799 [1/1] (0.00ns)   --->   "%buff_A_33_addr = getelementptr i32 %buff_A_33, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 799 'getelementptr' 'buff_A_33_addr' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 800 [2/2] (0.69ns)   --->   "%buff_A_33_load = load i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 800 'load' 'buff_A_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 167 <SV = 166> <Delay = 3.02>
ST_167 : Operation 801 [4/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 801 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 802 [1/2] (0.69ns)   --->   "%buff_A_33_load = load i6 %buff_A_33_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 802 'load' 'buff_A_33_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_167 : Operation 803 [4/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %buff_p_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 803 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 2.97>
ST_168 : Operation 804 [3/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 804 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 805 [3/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %buff_p_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 805 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 2.97>
ST_169 : Operation 806 [2/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 806 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 807 [2/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %buff_p_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 807 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 2.97>
ST_170 : Operation 808 [1/5] (2.97ns)   --->   "%add1_31 = fadd i32 %add1_30, i32 %mul1_31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 808 'fadd' 'add1_31' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 809 [1/4] (2.32ns)   --->   "%mul1_32 = fmul i32 %buff_A_33_load, i32 %buff_p_load_33_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 809 'fmul' 'mul1_32' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 2.97>
ST_171 : Operation 810 [5/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 810 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 811 [1/1] (0.00ns)   --->   "%buff_A_34_addr = getelementptr i32 %buff_A_34, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 811 'getelementptr' 'buff_A_34_addr' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 812 [2/2] (0.69ns)   --->   "%buff_A_34_load = load i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 812 'load' 'buff_A_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 172 <SV = 171> <Delay = 3.02>
ST_172 : Operation 813 [4/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 813 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 814 [1/2] (0.69ns)   --->   "%buff_A_34_load = load i6 %buff_A_34_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 814 'load' 'buff_A_34_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_172 : Operation 815 [4/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %buff_p_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 815 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 172> <Delay = 2.97>
ST_173 : Operation 816 [3/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 816 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 817 [3/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %buff_p_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 817 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 173> <Delay = 2.97>
ST_174 : Operation 818 [2/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 818 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 819 [2/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %buff_p_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 819 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 174> <Delay = 2.97>
ST_175 : Operation 820 [1/5] (2.97ns)   --->   "%add1_32 = fadd i32 %add1_31, i32 %mul1_32" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 820 'fadd' 'add1_32' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 821 [1/4] (2.32ns)   --->   "%mul1_33 = fmul i32 %buff_A_34_load, i32 %buff_p_load_34_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 821 'fmul' 'mul1_33' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 175> <Delay = 2.97>
ST_176 : Operation 822 [5/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 822 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 823 [1/1] (0.00ns)   --->   "%buff_A_35_addr = getelementptr i32 %buff_A_35, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 823 'getelementptr' 'buff_A_35_addr' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 824 [2/2] (0.69ns)   --->   "%buff_A_35_load = load i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 824 'load' 'buff_A_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 177 <SV = 176> <Delay = 3.02>
ST_177 : Operation 825 [4/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 825 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 826 [1/2] (0.69ns)   --->   "%buff_A_35_load = load i6 %buff_A_35_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 826 'load' 'buff_A_35_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_177 : Operation 827 [4/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %buff_p_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 827 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 177> <Delay = 2.97>
ST_178 : Operation 828 [3/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 828 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 829 [3/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %buff_p_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 829 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 178> <Delay = 2.97>
ST_179 : Operation 830 [2/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 830 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 831 [2/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %buff_p_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 831 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 179> <Delay = 2.97>
ST_180 : Operation 832 [1/5] (2.97ns)   --->   "%add1_33 = fadd i32 %add1_32, i32 %mul1_33" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 832 'fadd' 'add1_33' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 833 [1/4] (2.32ns)   --->   "%mul1_34 = fmul i32 %buff_A_35_load, i32 %buff_p_load_35_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 833 'fmul' 'mul1_34' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 180> <Delay = 2.97>
ST_181 : Operation 834 [5/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 834 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 835 [1/1] (0.00ns)   --->   "%buff_A_36_addr = getelementptr i32 %buff_A_36, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 835 'getelementptr' 'buff_A_36_addr' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 836 [2/2] (0.69ns)   --->   "%buff_A_36_load = load i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 836 'load' 'buff_A_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 182 <SV = 181> <Delay = 3.02>
ST_182 : Operation 837 [4/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 837 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 838 [1/2] (0.69ns)   --->   "%buff_A_36_load = load i6 %buff_A_36_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 838 'load' 'buff_A_36_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_182 : Operation 839 [4/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %buff_p_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 839 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 182> <Delay = 2.97>
ST_183 : Operation 840 [3/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 840 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 841 [3/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %buff_p_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 841 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 183> <Delay = 2.97>
ST_184 : Operation 842 [2/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 842 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 843 [2/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %buff_p_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 843 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 184> <Delay = 2.97>
ST_185 : Operation 844 [1/5] (2.97ns)   --->   "%add1_34 = fadd i32 %add1_33, i32 %mul1_34" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 844 'fadd' 'add1_34' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 845 [1/4] (2.32ns)   --->   "%mul1_35 = fmul i32 %buff_A_36_load, i32 %buff_p_load_36_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 845 'fmul' 'mul1_35' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 185> <Delay = 2.97>
ST_186 : Operation 846 [5/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 846 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 847 [1/1] (0.00ns)   --->   "%buff_A_37_addr = getelementptr i32 %buff_A_37, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 847 'getelementptr' 'buff_A_37_addr' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 848 [2/2] (0.69ns)   --->   "%buff_A_37_load = load i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 848 'load' 'buff_A_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 187 <SV = 186> <Delay = 3.02>
ST_187 : Operation 849 [4/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 849 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 850 [1/2] (0.69ns)   --->   "%buff_A_37_load = load i6 %buff_A_37_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 850 'load' 'buff_A_37_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_187 : Operation 851 [4/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %buff_p_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 851 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 187> <Delay = 2.97>
ST_188 : Operation 852 [3/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 852 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 853 [3/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %buff_p_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 853 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 188> <Delay = 2.97>
ST_189 : Operation 854 [2/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 854 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 855 [2/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %buff_p_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 855 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 189> <Delay = 2.97>
ST_190 : Operation 856 [1/5] (2.97ns)   --->   "%add1_35 = fadd i32 %add1_34, i32 %mul1_35" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 856 'fadd' 'add1_35' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 857 [1/4] (2.32ns)   --->   "%mul1_36 = fmul i32 %buff_A_37_load, i32 %buff_p_load_37_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 857 'fmul' 'mul1_36' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 190> <Delay = 2.97>
ST_191 : Operation 858 [5/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 858 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 859 [1/1] (0.00ns)   --->   "%buff_A_38_addr = getelementptr i32 %buff_A_38, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 859 'getelementptr' 'buff_A_38_addr' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 860 [2/2] (0.69ns)   --->   "%buff_A_38_load = load i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 860 'load' 'buff_A_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 192 <SV = 191> <Delay = 3.02>
ST_192 : Operation 861 [4/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 861 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 862 [1/2] (0.69ns)   --->   "%buff_A_38_load = load i6 %buff_A_38_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 862 'load' 'buff_A_38_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_192 : Operation 863 [4/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %buff_p_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 863 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 192> <Delay = 2.97>
ST_193 : Operation 864 [3/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 864 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 865 [3/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %buff_p_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 865 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 193> <Delay = 2.97>
ST_194 : Operation 866 [2/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 866 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 867 [2/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %buff_p_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 867 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 194> <Delay = 2.97>
ST_195 : Operation 868 [1/5] (2.97ns)   --->   "%add1_36 = fadd i32 %add1_35, i32 %mul1_36" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 868 'fadd' 'add1_36' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 869 [1/4] (2.32ns)   --->   "%mul1_37 = fmul i32 %buff_A_38_load, i32 %buff_p_load_38_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 869 'fmul' 'mul1_37' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 195> <Delay = 2.97>
ST_196 : Operation 870 [5/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 870 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 871 [1/1] (0.00ns)   --->   "%buff_A_39_addr = getelementptr i32 %buff_A_39, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 871 'getelementptr' 'buff_A_39_addr' <Predicate = true> <Delay = 0.00>
ST_196 : Operation 872 [2/2] (0.69ns)   --->   "%buff_A_39_load = load i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 872 'load' 'buff_A_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 197 <SV = 196> <Delay = 3.02>
ST_197 : Operation 873 [4/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 873 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 874 [1/2] (0.69ns)   --->   "%buff_A_39_load = load i6 %buff_A_39_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 874 'load' 'buff_A_39_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_197 : Operation 875 [4/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %buff_p_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 875 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 197> <Delay = 2.97>
ST_198 : Operation 876 [3/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 876 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 877 [3/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %buff_p_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 877 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 198> <Delay = 2.97>
ST_199 : Operation 878 [2/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 878 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 879 [2/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %buff_p_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 879 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 199> <Delay = 2.97>
ST_200 : Operation 880 [1/5] (2.97ns)   --->   "%add1_37 = fadd i32 %add1_36, i32 %mul1_37" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 880 'fadd' 'add1_37' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 881 [1/4] (2.32ns)   --->   "%mul1_38 = fmul i32 %buff_A_39_load, i32 %buff_p_load_39_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 881 'fmul' 'mul1_38' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 200> <Delay = 2.97>
ST_201 : Operation 882 [5/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 882 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 883 [1/1] (0.00ns)   --->   "%buff_A_40_addr = getelementptr i32 %buff_A_40, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 883 'getelementptr' 'buff_A_40_addr' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 884 [2/2] (0.69ns)   --->   "%buff_A_40_load = load i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 884 'load' 'buff_A_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 202 <SV = 201> <Delay = 3.02>
ST_202 : Operation 885 [4/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 885 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 886 [1/2] (0.69ns)   --->   "%buff_A_40_load = load i6 %buff_A_40_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 886 'load' 'buff_A_40_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_202 : Operation 887 [4/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %buff_p_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 887 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 202> <Delay = 2.97>
ST_203 : Operation 888 [3/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 888 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 889 [3/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %buff_p_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 889 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 203> <Delay = 2.97>
ST_204 : Operation 890 [2/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 890 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 891 [2/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %buff_p_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 891 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 204> <Delay = 2.97>
ST_205 : Operation 892 [1/5] (2.97ns)   --->   "%add1_38 = fadd i32 %add1_37, i32 %mul1_38" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 892 'fadd' 'add1_38' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 893 [1/4] (2.32ns)   --->   "%mul1_39 = fmul i32 %buff_A_40_load, i32 %buff_p_load_40_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 893 'fmul' 'mul1_39' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 205> <Delay = 2.97>
ST_206 : Operation 894 [5/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 894 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 895 [1/1] (0.00ns)   --->   "%buff_A_41_addr = getelementptr i32 %buff_A_41, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 895 'getelementptr' 'buff_A_41_addr' <Predicate = true> <Delay = 0.00>
ST_206 : Operation 896 [2/2] (0.69ns)   --->   "%buff_A_41_load = load i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 896 'load' 'buff_A_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 207 <SV = 206> <Delay = 3.02>
ST_207 : Operation 897 [4/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 897 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 898 [1/2] (0.69ns)   --->   "%buff_A_41_load = load i6 %buff_A_41_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 898 'load' 'buff_A_41_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_207 : Operation 899 [4/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %buff_p_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 899 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 207> <Delay = 2.97>
ST_208 : Operation 900 [3/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 900 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 901 [3/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %buff_p_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 901 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 208> <Delay = 2.97>
ST_209 : Operation 902 [2/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 902 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 903 [2/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %buff_p_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 903 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 209> <Delay = 2.97>
ST_210 : Operation 904 [1/5] (2.97ns)   --->   "%add1_39 = fadd i32 %add1_38, i32 %mul1_39" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 904 'fadd' 'add1_39' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 905 [1/4] (2.32ns)   --->   "%mul1_40 = fmul i32 %buff_A_41_load, i32 %buff_p_load_41_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 905 'fmul' 'mul1_40' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 210> <Delay = 2.97>
ST_211 : Operation 906 [5/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 906 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 907 [1/1] (0.00ns)   --->   "%buff_A_42_addr = getelementptr i32 %buff_A_42, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 907 'getelementptr' 'buff_A_42_addr' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 908 [2/2] (0.69ns)   --->   "%buff_A_42_load = load i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 908 'load' 'buff_A_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 212 <SV = 211> <Delay = 3.02>
ST_212 : Operation 909 [4/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 909 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 910 [1/2] (0.69ns)   --->   "%buff_A_42_load = load i6 %buff_A_42_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 910 'load' 'buff_A_42_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_212 : Operation 911 [4/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %buff_p_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 911 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 212> <Delay = 2.97>
ST_213 : Operation 912 [3/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 912 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 913 [3/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %buff_p_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 913 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 213> <Delay = 2.97>
ST_214 : Operation 914 [2/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 914 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 915 [2/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %buff_p_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 915 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 214> <Delay = 2.97>
ST_215 : Operation 916 [1/5] (2.97ns)   --->   "%add1_40 = fadd i32 %add1_39, i32 %mul1_40" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 916 'fadd' 'add1_40' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 917 [1/4] (2.32ns)   --->   "%mul1_41 = fmul i32 %buff_A_42_load, i32 %buff_p_load_42_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 917 'fmul' 'mul1_41' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 215> <Delay = 2.97>
ST_216 : Operation 918 [5/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 918 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 919 [1/1] (0.00ns)   --->   "%buff_A_43_addr = getelementptr i32 %buff_A_43, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 919 'getelementptr' 'buff_A_43_addr' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 920 [2/2] (0.69ns)   --->   "%buff_A_43_load = load i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 920 'load' 'buff_A_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 217 <SV = 216> <Delay = 3.02>
ST_217 : Operation 921 [4/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 921 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 922 [1/2] (0.69ns)   --->   "%buff_A_43_load = load i6 %buff_A_43_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 922 'load' 'buff_A_43_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_217 : Operation 923 [4/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %buff_p_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 923 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 217> <Delay = 2.97>
ST_218 : Operation 924 [3/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 924 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 925 [3/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %buff_p_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 925 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 218> <Delay = 2.97>
ST_219 : Operation 926 [2/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 926 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 927 [2/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %buff_p_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 927 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 219> <Delay = 2.97>
ST_220 : Operation 928 [1/5] (2.97ns)   --->   "%add1_41 = fadd i32 %add1_40, i32 %mul1_41" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 928 'fadd' 'add1_41' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 929 [1/4] (2.32ns)   --->   "%mul1_42 = fmul i32 %buff_A_43_load, i32 %buff_p_load_43_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 929 'fmul' 'mul1_42' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 220> <Delay = 2.97>
ST_221 : Operation 930 [5/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 930 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 931 [1/1] (0.00ns)   --->   "%buff_A_44_addr = getelementptr i32 %buff_A_44, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 931 'getelementptr' 'buff_A_44_addr' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 932 [2/2] (0.69ns)   --->   "%buff_A_44_load = load i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 932 'load' 'buff_A_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 222 <SV = 221> <Delay = 3.02>
ST_222 : Operation 933 [4/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 933 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 934 [1/2] (0.69ns)   --->   "%buff_A_44_load = load i6 %buff_A_44_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 934 'load' 'buff_A_44_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_222 : Operation 935 [4/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %buff_p_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 935 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 222> <Delay = 2.97>
ST_223 : Operation 936 [3/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 936 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 937 [3/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %buff_p_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 937 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 223> <Delay = 2.97>
ST_224 : Operation 938 [2/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 938 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 939 [2/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %buff_p_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 939 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 224> <Delay = 2.97>
ST_225 : Operation 940 [1/5] (2.97ns)   --->   "%add1_42 = fadd i32 %add1_41, i32 %mul1_42" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 940 'fadd' 'add1_42' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 941 [1/4] (2.32ns)   --->   "%mul1_43 = fmul i32 %buff_A_44_load, i32 %buff_p_load_44_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 941 'fmul' 'mul1_43' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 225> <Delay = 2.97>
ST_226 : Operation 942 [5/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 942 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 943 [1/1] (0.00ns)   --->   "%buff_A_45_addr = getelementptr i32 %buff_A_45, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 943 'getelementptr' 'buff_A_45_addr' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 944 [2/2] (0.69ns)   --->   "%buff_A_45_load = load i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 944 'load' 'buff_A_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 227 <SV = 226> <Delay = 3.02>
ST_227 : Operation 945 [4/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 945 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 946 [1/2] (0.69ns)   --->   "%buff_A_45_load = load i6 %buff_A_45_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 946 'load' 'buff_A_45_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_227 : Operation 947 [4/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %buff_p_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 947 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 227> <Delay = 2.97>
ST_228 : Operation 948 [3/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 948 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 949 [3/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %buff_p_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 949 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 228> <Delay = 2.97>
ST_229 : Operation 950 [2/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 950 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 951 [2/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %buff_p_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 951 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 229> <Delay = 2.97>
ST_230 : Operation 952 [1/5] (2.97ns)   --->   "%add1_43 = fadd i32 %add1_42, i32 %mul1_43" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 952 'fadd' 'add1_43' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 953 [1/4] (2.32ns)   --->   "%mul1_44 = fmul i32 %buff_A_45_load, i32 %buff_p_load_45_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 953 'fmul' 'mul1_44' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 230> <Delay = 2.97>
ST_231 : Operation 954 [5/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 954 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 955 [1/1] (0.00ns)   --->   "%buff_A_46_addr = getelementptr i32 %buff_A_46, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 955 'getelementptr' 'buff_A_46_addr' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 956 [2/2] (0.69ns)   --->   "%buff_A_46_load = load i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 956 'load' 'buff_A_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 232 <SV = 231> <Delay = 3.02>
ST_232 : Operation 957 [4/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 957 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 958 [1/2] (0.69ns)   --->   "%buff_A_46_load = load i6 %buff_A_46_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 958 'load' 'buff_A_46_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_232 : Operation 959 [4/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %buff_p_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 959 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 232> <Delay = 2.97>
ST_233 : Operation 960 [3/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 960 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 961 [3/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %buff_p_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 961 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 233> <Delay = 2.97>
ST_234 : Operation 962 [2/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 962 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 963 [2/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %buff_p_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 963 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 234> <Delay = 2.97>
ST_235 : Operation 964 [1/5] (2.97ns)   --->   "%add1_44 = fadd i32 %add1_43, i32 %mul1_44" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 964 'fadd' 'add1_44' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 965 [1/4] (2.32ns)   --->   "%mul1_45 = fmul i32 %buff_A_46_load, i32 %buff_p_load_46_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 965 'fmul' 'mul1_45' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 236 <SV = 235> <Delay = 2.97>
ST_236 : Operation 966 [5/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 966 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 967 [1/1] (0.00ns)   --->   "%buff_A_47_addr = getelementptr i32 %buff_A_47, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 967 'getelementptr' 'buff_A_47_addr' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 968 [2/2] (0.69ns)   --->   "%buff_A_47_load = load i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 968 'load' 'buff_A_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 237 <SV = 236> <Delay = 3.02>
ST_237 : Operation 969 [4/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 969 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 970 [1/2] (0.69ns)   --->   "%buff_A_47_load = load i6 %buff_A_47_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 970 'load' 'buff_A_47_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_237 : Operation 971 [4/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %buff_p_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 971 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 237> <Delay = 2.97>
ST_238 : Operation 972 [3/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 972 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 973 [3/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %buff_p_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 973 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 238> <Delay = 2.97>
ST_239 : Operation 974 [2/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 974 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 975 [2/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %buff_p_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 975 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 239> <Delay = 2.97>
ST_240 : Operation 976 [1/5] (2.97ns)   --->   "%add1_45 = fadd i32 %add1_44, i32 %mul1_45" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 976 'fadd' 'add1_45' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 977 [1/4] (2.32ns)   --->   "%mul1_46 = fmul i32 %buff_A_47_load, i32 %buff_p_load_47_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 977 'fmul' 'mul1_46' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 240> <Delay = 2.97>
ST_241 : Operation 978 [5/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 978 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 979 [1/1] (0.00ns)   --->   "%buff_A_48_addr = getelementptr i32 %buff_A_48, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 979 'getelementptr' 'buff_A_48_addr' <Predicate = true> <Delay = 0.00>
ST_241 : Operation 980 [2/2] (0.69ns)   --->   "%buff_A_48_load = load i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 980 'load' 'buff_A_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 242 <SV = 241> <Delay = 3.02>
ST_242 : Operation 981 [4/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 981 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 982 [1/2] (0.69ns)   --->   "%buff_A_48_load = load i6 %buff_A_48_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 982 'load' 'buff_A_48_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_242 : Operation 983 [4/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %buff_p_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 983 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 243 <SV = 242> <Delay = 2.97>
ST_243 : Operation 984 [3/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 984 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 985 [3/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %buff_p_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 985 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 243> <Delay = 2.97>
ST_244 : Operation 986 [2/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 986 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 987 [2/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %buff_p_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 987 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 245 <SV = 244> <Delay = 2.97>
ST_245 : Operation 988 [1/5] (2.97ns)   --->   "%add1_46 = fadd i32 %add1_45, i32 %mul1_46" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 988 'fadd' 'add1_46' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 989 [1/4] (2.32ns)   --->   "%mul1_47 = fmul i32 %buff_A_48_load, i32 %buff_p_load_48_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 989 'fmul' 'mul1_47' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 246 <SV = 245> <Delay = 2.97>
ST_246 : Operation 990 [5/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 990 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 991 [1/1] (0.00ns)   --->   "%buff_A_49_addr = getelementptr i32 %buff_A_49, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 991 'getelementptr' 'buff_A_49_addr' <Predicate = true> <Delay = 0.00>
ST_246 : Operation 992 [2/2] (0.69ns)   --->   "%buff_A_49_load = load i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 992 'load' 'buff_A_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 247 <SV = 246> <Delay = 3.02>
ST_247 : Operation 993 [4/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 993 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 994 [1/2] (0.69ns)   --->   "%buff_A_49_load = load i6 %buff_A_49_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 994 'load' 'buff_A_49_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_247 : Operation 995 [4/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %buff_p_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 995 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 247> <Delay = 2.97>
ST_248 : Operation 996 [3/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 996 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 997 [3/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %buff_p_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 997 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 248> <Delay = 2.97>
ST_249 : Operation 998 [2/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 998 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 999 [2/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %buff_p_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 999 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 249> <Delay = 2.97>
ST_250 : Operation 1000 [1/5] (2.97ns)   --->   "%add1_47 = fadd i32 %add1_46, i32 %mul1_47" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1000 'fadd' 'add1_47' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 1001 [1/4] (2.32ns)   --->   "%mul1_48 = fmul i32 %buff_A_49_load, i32 %buff_p_load_49_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1001 'fmul' 'mul1_48' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 251 <SV = 250> <Delay = 2.97>
ST_251 : Operation 1002 [5/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1002 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 1003 [1/1] (0.00ns)   --->   "%buff_A_50_addr = getelementptr i32 %buff_A_50, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1003 'getelementptr' 'buff_A_50_addr' <Predicate = true> <Delay = 0.00>
ST_251 : Operation 1004 [2/2] (0.69ns)   --->   "%buff_A_50_load = load i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1004 'load' 'buff_A_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 252 <SV = 251> <Delay = 3.02>
ST_252 : Operation 1005 [4/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1005 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 1006 [1/2] (0.69ns)   --->   "%buff_A_50_load = load i6 %buff_A_50_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1006 'load' 'buff_A_50_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_252 : Operation 1007 [4/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %buff_p_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1007 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 253 <SV = 252> <Delay = 2.97>
ST_253 : Operation 1008 [3/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1008 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 1009 [3/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %buff_p_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1009 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 254 <SV = 253> <Delay = 2.97>
ST_254 : Operation 1010 [2/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1010 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 1011 [2/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %buff_p_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1011 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 255 <SV = 254> <Delay = 2.97>
ST_255 : Operation 1012 [1/5] (2.97ns)   --->   "%add1_48 = fadd i32 %add1_47, i32 %mul1_48" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1012 'fadd' 'add1_48' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 1013 [1/4] (2.32ns)   --->   "%mul1_49 = fmul i32 %buff_A_50_load, i32 %buff_p_load_50_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1013 'fmul' 'mul1_49' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 256 <SV = 255> <Delay = 2.97>
ST_256 : Operation 1014 [5/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1014 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 1015 [1/1] (0.00ns)   --->   "%buff_A_51_addr = getelementptr i32 %buff_A_51, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1015 'getelementptr' 'buff_A_51_addr' <Predicate = true> <Delay = 0.00>
ST_256 : Operation 1016 [2/2] (0.69ns)   --->   "%buff_A_51_load = load i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1016 'load' 'buff_A_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 257 <SV = 256> <Delay = 3.02>
ST_257 : Operation 1017 [4/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1017 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 1018 [1/2] (0.69ns)   --->   "%buff_A_51_load = load i6 %buff_A_51_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1018 'load' 'buff_A_51_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_257 : Operation 1019 [4/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %buff_p_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1019 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 257> <Delay = 2.97>
ST_258 : Operation 1020 [3/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1020 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 1021 [3/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %buff_p_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1021 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 258> <Delay = 2.97>
ST_259 : Operation 1022 [2/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1022 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 1023 [2/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %buff_p_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1023 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 259> <Delay = 2.97>
ST_260 : Operation 1024 [1/5] (2.97ns)   --->   "%add1_49 = fadd i32 %add1_48, i32 %mul1_49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1024 'fadd' 'add1_49' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 1025 [1/4] (2.32ns)   --->   "%mul1_50 = fmul i32 %buff_A_51_load, i32 %buff_p_load_51_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1025 'fmul' 'mul1_50' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 261 <SV = 260> <Delay = 2.97>
ST_261 : Operation 1026 [5/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1026 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 1027 [1/1] (0.00ns)   --->   "%buff_A_52_addr = getelementptr i32 %buff_A_52, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1027 'getelementptr' 'buff_A_52_addr' <Predicate = true> <Delay = 0.00>
ST_261 : Operation 1028 [2/2] (0.69ns)   --->   "%buff_A_52_load = load i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1028 'load' 'buff_A_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 262 <SV = 261> <Delay = 3.02>
ST_262 : Operation 1029 [4/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1029 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 1030 [1/2] (0.69ns)   --->   "%buff_A_52_load = load i6 %buff_A_52_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1030 'load' 'buff_A_52_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_262 : Operation 1031 [4/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %buff_p_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1031 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 263 <SV = 262> <Delay = 2.97>
ST_263 : Operation 1032 [3/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1032 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 1033 [3/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %buff_p_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1033 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 264 <SV = 263> <Delay = 2.97>
ST_264 : Operation 1034 [2/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1034 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 1035 [2/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %buff_p_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1035 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 265 <SV = 264> <Delay = 2.97>
ST_265 : Operation 1036 [1/5] (2.97ns)   --->   "%add1_50 = fadd i32 %add1_49, i32 %mul1_50" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1036 'fadd' 'add1_50' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 1037 [1/4] (2.32ns)   --->   "%mul1_51 = fmul i32 %buff_A_52_load, i32 %buff_p_load_52_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1037 'fmul' 'mul1_51' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 266 <SV = 265> <Delay = 2.97>
ST_266 : Operation 1038 [5/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1038 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 1039 [1/1] (0.00ns)   --->   "%buff_A_53_addr = getelementptr i32 %buff_A_53, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1039 'getelementptr' 'buff_A_53_addr' <Predicate = true> <Delay = 0.00>
ST_266 : Operation 1040 [2/2] (0.69ns)   --->   "%buff_A_53_load = load i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1040 'load' 'buff_A_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 267 <SV = 266> <Delay = 3.02>
ST_267 : Operation 1041 [4/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1041 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 1042 [1/2] (0.69ns)   --->   "%buff_A_53_load = load i6 %buff_A_53_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1042 'load' 'buff_A_53_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_267 : Operation 1043 [4/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %buff_p_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1043 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 267> <Delay = 2.97>
ST_268 : Operation 1044 [3/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1044 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 1045 [3/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %buff_p_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1045 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 268> <Delay = 2.97>
ST_269 : Operation 1046 [2/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1046 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 1047 [2/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %buff_p_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1047 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 269> <Delay = 2.97>
ST_270 : Operation 1048 [1/5] (2.97ns)   --->   "%add1_51 = fadd i32 %add1_50, i32 %mul1_51" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1048 'fadd' 'add1_51' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 1049 [1/4] (2.32ns)   --->   "%mul1_52 = fmul i32 %buff_A_53_load, i32 %buff_p_load_53_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1049 'fmul' 'mul1_52' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 271 <SV = 270> <Delay = 2.97>
ST_271 : Operation 1050 [5/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1050 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 1051 [1/1] (0.00ns)   --->   "%buff_A_54_addr = getelementptr i32 %buff_A_54, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1051 'getelementptr' 'buff_A_54_addr' <Predicate = true> <Delay = 0.00>
ST_271 : Operation 1052 [2/2] (0.69ns)   --->   "%buff_A_54_load = load i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1052 'load' 'buff_A_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 272 <SV = 271> <Delay = 3.02>
ST_272 : Operation 1053 [4/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1053 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 1054 [1/2] (0.69ns)   --->   "%buff_A_54_load = load i6 %buff_A_54_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1054 'load' 'buff_A_54_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_272 : Operation 1055 [4/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %buff_p_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1055 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 273 <SV = 272> <Delay = 2.97>
ST_273 : Operation 1056 [3/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1056 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 1057 [3/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %buff_p_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1057 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 274 <SV = 273> <Delay = 2.97>
ST_274 : Operation 1058 [2/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1058 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 1059 [2/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %buff_p_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1059 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 275 <SV = 274> <Delay = 2.97>
ST_275 : Operation 1060 [1/5] (2.97ns)   --->   "%add1_52 = fadd i32 %add1_51, i32 %mul1_52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1060 'fadd' 'add1_52' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 1061 [1/4] (2.32ns)   --->   "%mul1_53 = fmul i32 %buff_A_54_load, i32 %buff_p_load_54_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1061 'fmul' 'mul1_53' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 276 <SV = 275> <Delay = 2.97>
ST_276 : Operation 1062 [5/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1062 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 1063 [1/1] (0.00ns)   --->   "%buff_A_55_addr = getelementptr i32 %buff_A_55, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1063 'getelementptr' 'buff_A_55_addr' <Predicate = true> <Delay = 0.00>
ST_276 : Operation 1064 [2/2] (0.69ns)   --->   "%buff_A_55_load = load i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1064 'load' 'buff_A_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 277 <SV = 276> <Delay = 3.02>
ST_277 : Operation 1065 [4/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1065 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 1066 [1/2] (0.69ns)   --->   "%buff_A_55_load = load i6 %buff_A_55_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1066 'load' 'buff_A_55_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_277 : Operation 1067 [4/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %buff_p_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1067 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 277> <Delay = 2.97>
ST_278 : Operation 1068 [3/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1068 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 1069 [3/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %buff_p_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1069 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 278> <Delay = 2.97>
ST_279 : Operation 1070 [2/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1070 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 1071 [2/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %buff_p_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1071 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 279> <Delay = 2.97>
ST_280 : Operation 1072 [1/5] (2.97ns)   --->   "%add1_53 = fadd i32 %add1_52, i32 %mul1_53" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1072 'fadd' 'add1_53' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 1073 [1/4] (2.32ns)   --->   "%mul1_54 = fmul i32 %buff_A_55_load, i32 %buff_p_load_55_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1073 'fmul' 'mul1_54' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 281 <SV = 280> <Delay = 2.97>
ST_281 : Operation 1074 [5/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1074 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 1075 [1/1] (0.00ns)   --->   "%buff_A_56_addr = getelementptr i32 %buff_A_56, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1075 'getelementptr' 'buff_A_56_addr' <Predicate = true> <Delay = 0.00>
ST_281 : Operation 1076 [2/2] (0.69ns)   --->   "%buff_A_56_load = load i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1076 'load' 'buff_A_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 282 <SV = 281> <Delay = 3.02>
ST_282 : Operation 1077 [4/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1077 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 1078 [1/2] (0.69ns)   --->   "%buff_A_56_load = load i6 %buff_A_56_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1078 'load' 'buff_A_56_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_282 : Operation 1079 [4/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %buff_p_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1079 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 283 <SV = 282> <Delay = 2.97>
ST_283 : Operation 1080 [3/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1080 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 1081 [3/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %buff_p_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1081 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 284 <SV = 283> <Delay = 2.97>
ST_284 : Operation 1082 [2/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1082 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 1083 [2/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %buff_p_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1083 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 284> <Delay = 2.97>
ST_285 : Operation 1084 [1/5] (2.97ns)   --->   "%add1_54 = fadd i32 %add1_53, i32 %mul1_54" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1084 'fadd' 'add1_54' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 1085 [1/4] (2.32ns)   --->   "%mul1_55 = fmul i32 %buff_A_56_load, i32 %buff_p_load_56_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1085 'fmul' 'mul1_55' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 286 <SV = 285> <Delay = 2.97>
ST_286 : Operation 1086 [5/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1086 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 1087 [1/1] (0.00ns)   --->   "%buff_A_57_addr = getelementptr i32 %buff_A_57, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1087 'getelementptr' 'buff_A_57_addr' <Predicate = true> <Delay = 0.00>
ST_286 : Operation 1088 [2/2] (0.69ns)   --->   "%buff_A_57_load = load i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1088 'load' 'buff_A_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 287 <SV = 286> <Delay = 3.02>
ST_287 : Operation 1089 [4/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1089 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 1090 [1/2] (0.69ns)   --->   "%buff_A_57_load = load i6 %buff_A_57_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1090 'load' 'buff_A_57_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_287 : Operation 1091 [4/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %buff_p_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1091 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 287> <Delay = 2.97>
ST_288 : Operation 1092 [3/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1092 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 1093 [3/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %buff_p_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1093 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 288> <Delay = 2.97>
ST_289 : Operation 1094 [2/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1094 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_289 : Operation 1095 [2/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %buff_p_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1095 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 289> <Delay = 2.97>
ST_290 : Operation 1096 [1/5] (2.97ns)   --->   "%add1_55 = fadd i32 %add1_54, i32 %mul1_55" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1096 'fadd' 'add1_55' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 1097 [1/4] (2.32ns)   --->   "%mul1_56 = fmul i32 %buff_A_57_load, i32 %buff_p_load_57_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1097 'fmul' 'mul1_56' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 290> <Delay = 2.97>
ST_291 : Operation 1098 [5/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1098 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 1099 [1/1] (0.00ns)   --->   "%buff_A_58_addr = getelementptr i32 %buff_A_58, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1099 'getelementptr' 'buff_A_58_addr' <Predicate = true> <Delay = 0.00>
ST_291 : Operation 1100 [2/2] (0.69ns)   --->   "%buff_A_58_load = load i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1100 'load' 'buff_A_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 292 <SV = 291> <Delay = 3.02>
ST_292 : Operation 1101 [4/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1101 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 1102 [1/2] (0.69ns)   --->   "%buff_A_58_load = load i6 %buff_A_58_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1102 'load' 'buff_A_58_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_292 : Operation 1103 [4/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %buff_p_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1103 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 293 <SV = 292> <Delay = 2.97>
ST_293 : Operation 1104 [3/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1104 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 1105 [3/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %buff_p_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1105 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 294 <SV = 293> <Delay = 2.97>
ST_294 : Operation 1106 [2/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1106 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 1107 [2/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %buff_p_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1107 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 295 <SV = 294> <Delay = 2.97>
ST_295 : Operation 1108 [1/5] (2.97ns)   --->   "%add1_56 = fadd i32 %add1_55, i32 %mul1_56" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1108 'fadd' 'add1_56' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 1109 [1/4] (2.32ns)   --->   "%mul1_57 = fmul i32 %buff_A_58_load, i32 %buff_p_load_58_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1109 'fmul' 'mul1_57' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 296 <SV = 295> <Delay = 2.97>
ST_296 : Operation 1110 [5/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1110 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 1111 [1/1] (0.00ns)   --->   "%buff_A_59_addr = getelementptr i32 %buff_A_59, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1111 'getelementptr' 'buff_A_59_addr' <Predicate = true> <Delay = 0.00>
ST_296 : Operation 1112 [2/2] (0.69ns)   --->   "%buff_A_59_load = load i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1112 'load' 'buff_A_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 297 <SV = 296> <Delay = 3.02>
ST_297 : Operation 1113 [4/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1113 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 1114 [1/2] (0.69ns)   --->   "%buff_A_59_load = load i6 %buff_A_59_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1114 'load' 'buff_A_59_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_297 : Operation 1115 [4/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %buff_p_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1115 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 297> <Delay = 2.97>
ST_298 : Operation 1116 [3/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1116 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_298 : Operation 1117 [3/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %buff_p_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1117 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 298> <Delay = 2.97>
ST_299 : Operation 1118 [2/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1118 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_299 : Operation 1119 [2/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %buff_p_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1119 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 299> <Delay = 2.97>
ST_300 : Operation 1120 [1/5] (2.97ns)   --->   "%add1_57 = fadd i32 %add1_56, i32 %mul1_57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1120 'fadd' 'add1_57' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 1121 [1/4] (2.32ns)   --->   "%mul1_58 = fmul i32 %buff_A_59_load, i32 %buff_p_load_59_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1121 'fmul' 'mul1_58' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 301 <SV = 300> <Delay = 2.97>
ST_301 : Operation 1122 [5/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1122 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 1123 [1/1] (0.00ns)   --->   "%buff_A_60_addr = getelementptr i32 %buff_A_60, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1123 'getelementptr' 'buff_A_60_addr' <Predicate = true> <Delay = 0.00>
ST_301 : Operation 1124 [2/2] (0.69ns)   --->   "%buff_A_60_load = load i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1124 'load' 'buff_A_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 302 <SV = 301> <Delay = 3.02>
ST_302 : Operation 1125 [4/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1125 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 1126 [1/2] (0.69ns)   --->   "%buff_A_60_load = load i6 %buff_A_60_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1126 'load' 'buff_A_60_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_302 : Operation 1127 [4/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %buff_p_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1127 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 303 <SV = 302> <Delay = 2.97>
ST_303 : Operation 1128 [3/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1128 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 1129 [3/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %buff_p_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1129 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 304 <SV = 303> <Delay = 2.97>
ST_304 : Operation 1130 [2/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1130 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 1131 [2/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %buff_p_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1131 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 305 <SV = 304> <Delay = 2.97>
ST_305 : Operation 1132 [1/5] (2.97ns)   --->   "%add1_58 = fadd i32 %add1_57, i32 %mul1_58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1132 'fadd' 'add1_58' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 1133 [1/4] (2.32ns)   --->   "%mul1_59 = fmul i32 %buff_A_60_load, i32 %buff_p_load_60_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1133 'fmul' 'mul1_59' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 306 <SV = 305> <Delay = 2.97>
ST_306 : Operation 1134 [5/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1134 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 1135 [1/1] (0.00ns)   --->   "%buff_A_61_addr = getelementptr i32 %buff_A_61, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1135 'getelementptr' 'buff_A_61_addr' <Predicate = true> <Delay = 0.00>
ST_306 : Operation 1136 [2/2] (0.69ns)   --->   "%buff_A_61_load = load i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1136 'load' 'buff_A_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 307 <SV = 306> <Delay = 3.02>
ST_307 : Operation 1137 [4/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1137 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 1138 [1/2] (0.69ns)   --->   "%buff_A_61_load = load i6 %buff_A_61_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1138 'load' 'buff_A_61_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_307 : Operation 1139 [4/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %buff_p_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1139 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 307> <Delay = 2.97>
ST_308 : Operation 1140 [3/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1140 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_308 : Operation 1141 [3/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %buff_p_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1141 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 308> <Delay = 2.97>
ST_309 : Operation 1142 [2/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1142 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_309 : Operation 1143 [2/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %buff_p_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1143 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 309> <Delay = 2.97>
ST_310 : Operation 1144 [1/5] (2.97ns)   --->   "%add1_59 = fadd i32 %add1_58, i32 %mul1_59" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1144 'fadd' 'add1_59' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 1145 [1/4] (2.32ns)   --->   "%mul1_60 = fmul i32 %buff_A_61_load, i32 %buff_p_load_61_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1145 'fmul' 'mul1_60' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 311 <SV = 310> <Delay = 2.97>
ST_311 : Operation 1146 [5/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1146 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 1147 [1/1] (0.00ns)   --->   "%buff_A_62_addr = getelementptr i32 %buff_A_62, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1147 'getelementptr' 'buff_A_62_addr' <Predicate = true> <Delay = 0.00>
ST_311 : Operation 1148 [2/2] (0.69ns)   --->   "%buff_A_62_load = load i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1148 'load' 'buff_A_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 312 <SV = 311> <Delay = 3.02>
ST_312 : Operation 1149 [4/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1149 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 1150 [1/2] (0.69ns)   --->   "%buff_A_62_load = load i6 %buff_A_62_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1150 'load' 'buff_A_62_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_312 : Operation 1151 [4/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %buff_p_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1151 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 313 <SV = 312> <Delay = 2.97>
ST_313 : Operation 1152 [3/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1152 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 1153 [3/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %buff_p_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1153 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 314 <SV = 313> <Delay = 2.97>
ST_314 : Operation 1154 [2/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1154 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 1155 [2/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %buff_p_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1155 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 315 <SV = 314> <Delay = 2.97>
ST_315 : Operation 1156 [1/5] (2.97ns)   --->   "%add1_60 = fadd i32 %add1_59, i32 %mul1_60" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1156 'fadd' 'add1_60' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 1157 [1/4] (2.32ns)   --->   "%mul1_61 = fmul i32 %buff_A_62_load, i32 %buff_p_load_62_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1157 'fmul' 'mul1_61' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 316 <SV = 315> <Delay = 2.97>
ST_316 : Operation 1158 [5/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1158 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 1159 [1/1] (0.00ns)   --->   "%buff_A_63_addr = getelementptr i32 %buff_A_63, i64 0, i64 %i_2_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1159 'getelementptr' 'buff_A_63_addr' <Predicate = true> <Delay = 0.00>
ST_316 : Operation 1160 [2/2] (0.69ns)   --->   "%buff_A_63_load = load i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1160 'load' 'buff_A_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 317 <SV = 316> <Delay = 3.02>
ST_317 : Operation 1161 [4/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1161 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 1162 [1/2] (0.69ns)   --->   "%buff_A_63_load = load i6 %buff_A_63_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1162 'load' 'buff_A_63_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_317 : Operation 1163 [4/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %buff_p_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1163 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 317> <Delay = 2.97>
ST_318 : Operation 1164 [3/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1164 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_318 : Operation 1165 [3/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %buff_p_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1165 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 318> <Delay = 2.97>
ST_319 : Operation 1166 [2/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1166 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_319 : Operation 1167 [2/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %buff_p_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1167 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 319> <Delay = 2.97>
ST_320 : Operation 1168 [1/5] (2.97ns)   --->   "%add1_61 = fadd i32 %add1_60, i32 %mul1_61" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1168 'fadd' 'add1_61' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 1169 [1/4] (2.32ns)   --->   "%mul1_62 = fmul i32 %buff_A_63_load, i32 %buff_p_load_63_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1169 'fmul' 'mul1_62' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 321 <SV = 320> <Delay = 2.97>
ST_321 : Operation 1170 [5/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1170 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 321> <Delay = 2.97>
ST_322 : Operation 1171 [4/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1171 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 323 <SV = 322> <Delay = 2.97>
ST_323 : Operation 1172 [3/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1172 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 324 <SV = 323> <Delay = 2.97>
ST_324 : Operation 1173 [2/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1173 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 325 <SV = 324> <Delay = 2.97>
ST_325 : Operation 1174 [1/5] (2.97ns)   --->   "%add1_62 = fadd i32 %add1_61, i32 %mul1_62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1174 'fadd' 'add1_62' <Predicate = true> <Delay = 2.97> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_325 : Operation 1178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1178 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 326 <SV = 325> <Delay = 0.69>
ST_326 : Operation 1175 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:5]   --->   Operation 1175 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_326 : Operation 1176 [1/1] (0.69ns)   --->   "%store_ln31 = store i32 %add1_62, i6 %buff_q_out_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31]   --->   Operation 1176 'store' 'store_ln31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_326 : Operation 1177 [1/1] (0.00ns)   --->   "%br_ln29 = br void %lp4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29]   --->   Operation 1177 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [130]  (0 ns)
	'load' operation ('i', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29) on local variable 'i' [198]  (0 ns)
	'add' operation ('add_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29) [202]  (0.706 ns)
	'store' operation ('store_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29) of variable 'add_ln29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:29 on local variable 'i' [466]  (0.387 ns)

 <State 2>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_0_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_0' [210]  (0.699 ns)
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [211]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [211]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [211]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [211]  (2.32 ns)

 <State 6>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [212]  (2.98 ns)

 <State 7>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_1_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_1' [214]  (0.699 ns)
	'fmul' operation ('mul1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [215]  (2.32 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [212]  (2.98 ns)

 <State 9>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [212]  (2.98 ns)

 <State 10>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [212]  (2.98 ns)

 <State 11>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [216]  (2.98 ns)

 <State 12>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_2_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_2' [218]  (0.699 ns)
	'fmul' operation ('mul1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [219]  (2.32 ns)

 <State 13>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [216]  (2.98 ns)

 <State 14>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [216]  (2.98 ns)

 <State 15>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [216]  (2.98 ns)

 <State 16>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [220]  (2.98 ns)

 <State 17>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_3_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_3' [222]  (0.699 ns)
	'fmul' operation ('mul1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [223]  (2.32 ns)

 <State 18>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [220]  (2.98 ns)

 <State 19>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [220]  (2.98 ns)

 <State 20>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [220]  (2.98 ns)

 <State 21>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [224]  (2.98 ns)

 <State 22>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_4_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_4' [226]  (0.699 ns)
	'fmul' operation ('mul1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [227]  (2.32 ns)

 <State 23>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [224]  (2.98 ns)

 <State 24>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [224]  (2.98 ns)

 <State 25>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [224]  (2.98 ns)

 <State 26>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [228]  (2.98 ns)

 <State 27>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_5_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_5' [230]  (0.699 ns)
	'fmul' operation ('mul1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [231]  (2.32 ns)

 <State 28>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [228]  (2.98 ns)

 <State 29>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [228]  (2.98 ns)

 <State 30>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_4', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [228]  (2.98 ns)

 <State 31>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [232]  (2.98 ns)

 <State 32>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_6_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_6' [234]  (0.699 ns)
	'fmul' operation ('mul1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [235]  (2.32 ns)

 <State 33>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [232]  (2.98 ns)

 <State 34>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [232]  (2.98 ns)

 <State 35>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_5', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [232]  (2.98 ns)

 <State 36>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [236]  (2.98 ns)

 <State 37>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_7_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_7' [238]  (0.699 ns)
	'fmul' operation ('mul1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [239]  (2.32 ns)

 <State 38>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [236]  (2.98 ns)

 <State 39>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [236]  (2.98 ns)

 <State 40>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [236]  (2.98 ns)

 <State 41>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [240]  (2.98 ns)

 <State 42>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_8_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_8' [242]  (0.699 ns)
	'fmul' operation ('mul1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [243]  (2.32 ns)

 <State 43>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [240]  (2.98 ns)

 <State 44>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [240]  (2.98 ns)

 <State 45>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_7', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [240]  (2.98 ns)

 <State 46>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [244]  (2.98 ns)

 <State 47>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_9_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_9' [246]  (0.699 ns)
	'fmul' operation ('mul1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [247]  (2.32 ns)

 <State 48>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [244]  (2.98 ns)

 <State 49>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [244]  (2.98 ns)

 <State 50>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_8', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [244]  (2.98 ns)

 <State 51>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [248]  (2.98 ns)

 <State 52>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_10_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_10' [250]  (0.699 ns)
	'fmul' operation ('mul1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [251]  (2.32 ns)

 <State 53>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [248]  (2.98 ns)

 <State 54>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [248]  (2.98 ns)

 <State 55>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_9', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [248]  (2.98 ns)

 <State 56>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [252]  (2.98 ns)

 <State 57>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_11_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_11' [254]  (0.699 ns)
	'fmul' operation ('mul1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [255]  (2.32 ns)

 <State 58>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [252]  (2.98 ns)

 <State 59>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [252]  (2.98 ns)

 <State 60>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [252]  (2.98 ns)

 <State 61>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [256]  (2.98 ns)

 <State 62>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_12_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_12' [258]  (0.699 ns)
	'fmul' operation ('mul1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [259]  (2.32 ns)

 <State 63>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [256]  (2.98 ns)

 <State 64>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [256]  (2.98 ns)

 <State 65>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_10', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [256]  (2.98 ns)

 <State 66>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [260]  (2.98 ns)

 <State 67>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_13_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_13' [262]  (0.699 ns)
	'fmul' operation ('mul1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [263]  (2.32 ns)

 <State 68>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [260]  (2.98 ns)

 <State 69>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [260]  (2.98 ns)

 <State 70>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_11', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [260]  (2.98 ns)

 <State 71>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [264]  (2.98 ns)

 <State 72>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_14_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_14' [266]  (0.699 ns)
	'fmul' operation ('mul1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [267]  (2.32 ns)

 <State 73>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [264]  (2.98 ns)

 <State 74>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [264]  (2.98 ns)

 <State 75>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_12', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [264]  (2.98 ns)

 <State 76>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [268]  (2.98 ns)

 <State 77>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_15_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_15' [270]  (0.699 ns)
	'fmul' operation ('mul1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [271]  (2.32 ns)

 <State 78>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [268]  (2.98 ns)

 <State 79>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [268]  (2.98 ns)

 <State 80>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [268]  (2.98 ns)

 <State 81>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [272]  (2.98 ns)

 <State 82>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_16_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_16' [274]  (0.699 ns)
	'fmul' operation ('mul1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [275]  (2.32 ns)

 <State 83>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [272]  (2.98 ns)

 <State 84>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [272]  (2.98 ns)

 <State 85>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [272]  (2.98 ns)

 <State 86>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [276]  (2.98 ns)

 <State 87>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_17_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_17' [278]  (0.699 ns)
	'fmul' operation ('mul1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [279]  (2.32 ns)

 <State 88>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [276]  (2.98 ns)

 <State 89>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [276]  (2.98 ns)

 <State 90>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [276]  (2.98 ns)

 <State 91>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [280]  (2.98 ns)

 <State 92>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_18_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_18' [282]  (0.699 ns)
	'fmul' operation ('mul1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [283]  (2.32 ns)

 <State 93>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [280]  (2.98 ns)

 <State 94>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [280]  (2.98 ns)

 <State 95>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_16', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [280]  (2.98 ns)

 <State 96>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [284]  (2.98 ns)

 <State 97>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_19_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_19' [286]  (0.699 ns)
	'fmul' operation ('mul1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [287]  (2.32 ns)

 <State 98>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [284]  (2.98 ns)

 <State 99>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [284]  (2.98 ns)

 <State 100>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_17', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [284]  (2.98 ns)

 <State 101>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [288]  (2.98 ns)

 <State 102>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_20_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_20' [290]  (0.699 ns)
	'fmul' operation ('mul1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [291]  (2.32 ns)

 <State 103>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [288]  (2.98 ns)

 <State 104>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [288]  (2.98 ns)

 <State 105>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_18', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [288]  (2.98 ns)

 <State 106>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [292]  (2.98 ns)

 <State 107>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_21_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_21' [294]  (0.699 ns)
	'fmul' operation ('mul1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [295]  (2.32 ns)

 <State 108>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [292]  (2.98 ns)

 <State 109>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [292]  (2.98 ns)

 <State 110>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_19', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [292]  (2.98 ns)

 <State 111>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [296]  (2.98 ns)

 <State 112>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_22_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_22' [298]  (0.699 ns)
	'fmul' operation ('mul1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [299]  (2.32 ns)

 <State 113>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [296]  (2.98 ns)

 <State 114>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [296]  (2.98 ns)

 <State 115>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [296]  (2.98 ns)

 <State 116>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [300]  (2.98 ns)

 <State 117>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_23_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_23' [302]  (0.699 ns)
	'fmul' operation ('mul1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [303]  (2.32 ns)

 <State 118>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [300]  (2.98 ns)

 <State 119>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [300]  (2.98 ns)

 <State 120>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_21', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [300]  (2.98 ns)

 <State 121>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [304]  (2.98 ns)

 <State 122>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_24_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_24' [306]  (0.699 ns)
	'fmul' operation ('mul1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [307]  (2.32 ns)

 <State 123>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [304]  (2.98 ns)

 <State 124>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [304]  (2.98 ns)

 <State 125>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_22', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [304]  (2.98 ns)

 <State 126>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [308]  (2.98 ns)

 <State 127>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_25_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_25' [310]  (0.699 ns)
	'fmul' operation ('mul1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [311]  (2.32 ns)

 <State 128>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [308]  (2.98 ns)

 <State 129>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [308]  (2.98 ns)

 <State 130>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_23', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [308]  (2.98 ns)

 <State 131>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [312]  (2.98 ns)

 <State 132>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_26_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_26' [314]  (0.699 ns)
	'fmul' operation ('mul1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [315]  (2.32 ns)

 <State 133>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [312]  (2.98 ns)

 <State 134>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [312]  (2.98 ns)

 <State 135>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_24', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [312]  (2.98 ns)

 <State 136>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [316]  (2.98 ns)

 <State 137>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_27_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_27' [318]  (0.699 ns)
	'fmul' operation ('mul1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [319]  (2.32 ns)

 <State 138>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [316]  (2.98 ns)

 <State 139>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [316]  (2.98 ns)

 <State 140>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [316]  (2.98 ns)

 <State 141>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [320]  (2.98 ns)

 <State 142>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_28_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_28' [322]  (0.699 ns)
	'fmul' operation ('mul1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [323]  (2.32 ns)

 <State 143>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [320]  (2.98 ns)

 <State 144>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [320]  (2.98 ns)

 <State 145>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_26', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [320]  (2.98 ns)

 <State 146>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [324]  (2.98 ns)

 <State 147>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_29_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_29' [326]  (0.699 ns)
	'fmul' operation ('mul1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [327]  (2.32 ns)

 <State 148>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [324]  (2.98 ns)

 <State 149>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [324]  (2.98 ns)

 <State 150>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_27', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [324]  (2.98 ns)

 <State 151>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [328]  (2.98 ns)

 <State 152>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_30_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_30' [330]  (0.699 ns)
	'fmul' operation ('mul1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [331]  (2.32 ns)

 <State 153>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [328]  (2.98 ns)

 <State 154>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [328]  (2.98 ns)

 <State 155>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [328]  (2.98 ns)

 <State 156>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [332]  (2.98 ns)

 <State 157>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_31_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_31' [334]  (0.699 ns)
	'fmul' operation ('mul1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [335]  (2.32 ns)

 <State 158>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [332]  (2.98 ns)

 <State 159>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [332]  (2.98 ns)

 <State 160>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_29', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [332]  (2.98 ns)

 <State 161>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [336]  (2.98 ns)

 <State 162>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_32_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_32' [338]  (0.699 ns)
	'fmul' operation ('mul1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [339]  (2.32 ns)

 <State 163>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [336]  (2.98 ns)

 <State 164>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [336]  (2.98 ns)

 <State 165>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_30', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [336]  (2.98 ns)

 <State 166>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [340]  (2.98 ns)

 <State 167>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_33_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_33' [342]  (0.699 ns)
	'fmul' operation ('mul1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [343]  (2.32 ns)

 <State 168>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [340]  (2.98 ns)

 <State 169>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [340]  (2.98 ns)

 <State 170>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [340]  (2.98 ns)

 <State 171>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [344]  (2.98 ns)

 <State 172>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_34_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_34' [346]  (0.699 ns)
	'fmul' operation ('mul1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [347]  (2.32 ns)

 <State 173>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [344]  (2.98 ns)

 <State 174>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [344]  (2.98 ns)

 <State 175>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_32', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [344]  (2.98 ns)

 <State 176>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [348]  (2.98 ns)

 <State 177>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_35_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_35' [350]  (0.699 ns)
	'fmul' operation ('mul1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [351]  (2.32 ns)

 <State 178>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [348]  (2.98 ns)

 <State 179>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [348]  (2.98 ns)

 <State 180>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_33', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [348]  (2.98 ns)

 <State 181>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [352]  (2.98 ns)

 <State 182>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_36_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_36' [354]  (0.699 ns)
	'fmul' operation ('mul1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [355]  (2.32 ns)

 <State 183>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [352]  (2.98 ns)

 <State 184>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [352]  (2.98 ns)

 <State 185>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_34', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [352]  (2.98 ns)

 <State 186>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [356]  (2.98 ns)

 <State 187>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_37_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_37' [358]  (0.699 ns)
	'fmul' operation ('mul1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [359]  (2.32 ns)

 <State 188>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [356]  (2.98 ns)

 <State 189>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [356]  (2.98 ns)

 <State 190>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_35', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [356]  (2.98 ns)

 <State 191>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [360]  (2.98 ns)

 <State 192>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_38_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_38' [362]  (0.699 ns)
	'fmul' operation ('mul1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [363]  (2.32 ns)

 <State 193>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [360]  (2.98 ns)

 <State 194>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [360]  (2.98 ns)

 <State 195>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_36', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [360]  (2.98 ns)

 <State 196>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [364]  (2.98 ns)

 <State 197>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_39_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_39' [366]  (0.699 ns)
	'fmul' operation ('mul1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [367]  (2.32 ns)

 <State 198>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [364]  (2.98 ns)

 <State 199>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [364]  (2.98 ns)

 <State 200>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_37', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [364]  (2.98 ns)

 <State 201>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [368]  (2.98 ns)

 <State 202>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_40_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_40' [370]  (0.699 ns)
	'fmul' operation ('mul1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [371]  (2.32 ns)

 <State 203>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [368]  (2.98 ns)

 <State 204>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [368]  (2.98 ns)

 <State 205>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_38', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [368]  (2.98 ns)

 <State 206>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [372]  (2.98 ns)

 <State 207>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_41_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_41' [374]  (0.699 ns)
	'fmul' operation ('mul1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [375]  (2.32 ns)

 <State 208>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [372]  (2.98 ns)

 <State 209>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [372]  (2.98 ns)

 <State 210>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_39', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [372]  (2.98 ns)

 <State 211>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [376]  (2.98 ns)

 <State 212>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_42_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_42' [378]  (0.699 ns)
	'fmul' operation ('mul1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [379]  (2.32 ns)

 <State 213>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [376]  (2.98 ns)

 <State 214>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [376]  (2.98 ns)

 <State 215>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_40', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [376]  (2.98 ns)

 <State 216>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [380]  (2.98 ns)

 <State 217>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_43_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_43' [382]  (0.699 ns)
	'fmul' operation ('mul1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [383]  (2.32 ns)

 <State 218>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [380]  (2.98 ns)

 <State 219>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [380]  (2.98 ns)

 <State 220>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_41', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [380]  (2.98 ns)

 <State 221>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [384]  (2.98 ns)

 <State 222>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_44_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_44' [386]  (0.699 ns)
	'fmul' operation ('mul1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [387]  (2.32 ns)

 <State 223>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [384]  (2.98 ns)

 <State 224>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [384]  (2.98 ns)

 <State 225>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [384]  (2.98 ns)

 <State 226>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [388]  (2.98 ns)

 <State 227>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_45_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_45' [390]  (0.699 ns)
	'fmul' operation ('mul1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [391]  (2.32 ns)

 <State 228>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [388]  (2.98 ns)

 <State 229>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [388]  (2.98 ns)

 <State 230>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_43', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [388]  (2.98 ns)

 <State 231>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [392]  (2.98 ns)

 <State 232>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_46_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_46' [394]  (0.699 ns)
	'fmul' operation ('mul1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [395]  (2.32 ns)

 <State 233>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [392]  (2.98 ns)

 <State 234>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [392]  (2.98 ns)

 <State 235>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_44', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [392]  (2.98 ns)

 <State 236>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [396]  (2.98 ns)

 <State 237>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_47_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_47' [398]  (0.699 ns)
	'fmul' operation ('mul1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [399]  (2.32 ns)

 <State 238>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [396]  (2.98 ns)

 <State 239>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [396]  (2.98 ns)

 <State 240>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_45', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [396]  (2.98 ns)

 <State 241>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [400]  (2.98 ns)

 <State 242>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_48_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_48' [402]  (0.699 ns)
	'fmul' operation ('mul1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [403]  (2.32 ns)

 <State 243>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [400]  (2.98 ns)

 <State 244>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [400]  (2.98 ns)

 <State 245>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_46', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [400]  (2.98 ns)

 <State 246>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [404]  (2.98 ns)

 <State 247>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_49_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_49' [406]  (0.699 ns)
	'fmul' operation ('mul1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [407]  (2.32 ns)

 <State 248>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [404]  (2.98 ns)

 <State 249>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [404]  (2.98 ns)

 <State 250>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [404]  (2.98 ns)

 <State 251>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [408]  (2.98 ns)

 <State 252>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_50_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_50' [410]  (0.699 ns)
	'fmul' operation ('mul1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [411]  (2.32 ns)

 <State 253>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [408]  (2.98 ns)

 <State 254>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [408]  (2.98 ns)

 <State 255>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [408]  (2.98 ns)

 <State 256>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [412]  (2.98 ns)

 <State 257>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_51_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_51' [414]  (0.699 ns)
	'fmul' operation ('mul1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [415]  (2.32 ns)

 <State 258>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [412]  (2.98 ns)

 <State 259>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [412]  (2.98 ns)

 <State 260>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [412]  (2.98 ns)

 <State 261>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [416]  (2.98 ns)

 <State 262>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_52_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_52' [418]  (0.699 ns)
	'fmul' operation ('mul1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [419]  (2.32 ns)

 <State 263>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [416]  (2.98 ns)

 <State 264>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [416]  (2.98 ns)

 <State 265>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_50', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [416]  (2.98 ns)

 <State 266>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [420]  (2.98 ns)

 <State 267>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_53_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_53' [422]  (0.699 ns)
	'fmul' operation ('mul1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [423]  (2.32 ns)

 <State 268>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [420]  (2.98 ns)

 <State 269>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [420]  (2.98 ns)

 <State 270>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_51', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [420]  (2.98 ns)

 <State 271>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [424]  (2.98 ns)

 <State 272>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_54_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_54' [426]  (0.699 ns)
	'fmul' operation ('mul1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [427]  (2.32 ns)

 <State 273>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [424]  (2.98 ns)

 <State 274>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [424]  (2.98 ns)

 <State 275>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_52', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [424]  (2.98 ns)

 <State 276>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [428]  (2.98 ns)

 <State 277>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_55_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_55' [430]  (0.699 ns)
	'fmul' operation ('mul1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [431]  (2.32 ns)

 <State 278>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [428]  (2.98 ns)

 <State 279>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [428]  (2.98 ns)

 <State 280>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_53', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [428]  (2.98 ns)

 <State 281>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [432]  (2.98 ns)

 <State 282>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_56_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_56' [434]  (0.699 ns)
	'fmul' operation ('mul1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [435]  (2.32 ns)

 <State 283>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [432]  (2.98 ns)

 <State 284>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [432]  (2.98 ns)

 <State 285>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_54', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [432]  (2.98 ns)

 <State 286>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [436]  (2.98 ns)

 <State 287>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_57_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_57' [438]  (0.699 ns)
	'fmul' operation ('mul1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [439]  (2.32 ns)

 <State 288>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [436]  (2.98 ns)

 <State 289>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [436]  (2.98 ns)

 <State 290>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [436]  (2.98 ns)

 <State 291>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [440]  (2.98 ns)

 <State 292>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_58_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_58' [442]  (0.699 ns)
	'fmul' operation ('mul1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [443]  (2.32 ns)

 <State 293>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [440]  (2.98 ns)

 <State 294>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [440]  (2.98 ns)

 <State 295>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_56', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [440]  (2.98 ns)

 <State 296>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [444]  (2.98 ns)

 <State 297>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_59_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_59' [446]  (0.699 ns)
	'fmul' operation ('mul1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [447]  (2.32 ns)

 <State 298>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [444]  (2.98 ns)

 <State 299>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [444]  (2.98 ns)

 <State 300>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_57', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [444]  (2.98 ns)

 <State 301>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [448]  (2.98 ns)

 <State 302>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_60_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_60' [450]  (0.699 ns)
	'fmul' operation ('mul1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [451]  (2.32 ns)

 <State 303>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [448]  (2.98 ns)

 <State 304>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [448]  (2.98 ns)

 <State 305>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [448]  (2.98 ns)

 <State 306>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [452]  (2.98 ns)

 <State 307>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_61_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_61' [454]  (0.699 ns)
	'fmul' operation ('mul1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [455]  (2.32 ns)

 <State 308>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [452]  (2.98 ns)

 <State 309>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [452]  (2.98 ns)

 <State 310>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [452]  (2.98 ns)

 <State 311>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [456]  (2.98 ns)

 <State 312>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_62_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_62' [458]  (0.699 ns)
	'fmul' operation ('mul1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [459]  (2.32 ns)

 <State 313>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [456]  (2.98 ns)

 <State 314>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [456]  (2.98 ns)

 <State 315>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [456]  (2.98 ns)

 <State 316>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [460]  (2.98 ns)

 <State 317>: 3.02ns
The critical path consists of the following:
	'load' operation ('buff_A_63_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) on array 'buff_A_63' [462]  (0.699 ns)
	'fmul' operation ('mul1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [463]  (2.32 ns)

 <State 318>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [460]  (2.98 ns)

 <State 319>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [460]  (2.98 ns)

 <State 320>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_61', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [460]  (2.98 ns)

 <State 321>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [464]  (2.98 ns)

 <State 322>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [464]  (2.98 ns)

 <State 323>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [464]  (2.98 ns)

 <State 324>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [464]  (2.98 ns)

 <State 325>: 2.98ns
The critical path consists of the following:
	'fadd' operation ('add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) [464]  (2.98 ns)

 <State 326>: 0.699ns
The critical path consists of the following:
	'store' operation ('store_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31) of variable 'add1_62', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/bicg/bicg.c:31 on array 'buff_q_out' [465]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322
	State 323
	State 324
	State 325
	State 326


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
