#
# test_dp_bmem.fdo Dual Port generic Block Ram behavioral simulation
# Author(s): Petr Kobiersky <xkobie00@stud.fit.vutbr.cz>
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in
#    the documentation and/or other materials provided with the
#    distribution.
# 3. Neither the name of the Company nor the names of its contributors
#    may be used to endorse or promote products derived from this
#    software without specific prior written permission.
#
# This software is provided ``as is'', and any express or implied
# warranties, including, but not limited to, the implied warranties of
# merchantability and fitness for a particular purpose are disclaimed.
# In no event shall the company or contributors be liable for any
# direct, indirect, incidental, special, exemplary, or consequential
# damages (including, but not limited to, procurement of substitute
# goods or services; loss of use, data, or profits; or business
# interruption) however caused and on any theory of liability, whether
# in contract, strict liability, or tort (including negligence or
# otherwise) arising in any way out of the use of this software, even
# if advised of the possibility of such damage.
#
# $Id: test_dp_bmem.fdo 14 2007-07-31 06:44:05Z kosek $
#

vlib work

#vcom -93 file_with_entity file_with_architecture testbench_file
vcom -93 ../../pkg/math_pack.vhd
vcom -93  ../bmem_func.vhd ../test_par.vhd ../dp_bmem_bram.vhd  \
         ../dp_bmem.vhd ../test_dp_bmem.vhd testbench.vhd

vsim -t 1ps  -L xilinxcorelib  -lib work testbench

view wave

#to view all waves
#add wave *

add wave -divider "Clock and Reset"
add wave -color "yellow" sim:/testbench/clka
add wave -color "yellow" sim:/testbench/clkb
add wave -color "yellow" sim:/testbench/reset
add wave -divider "Read Enable and Write Enable"
add wave -color "Magenta" sim:/testbench/rea
add wave -color "Magenta" sim:/testbench/pipe_ena
add wave -color "Magenta" sim:/testbench/reb
add wave -color "Magenta" sim:/testbench/pipe_enb
add wave -color "Magenta" sim:/testbench/wea
add wave -color "Magenta" sim:/testbench/web
add wave -divider "Address A, Data IN A, Data OUT A, Data Valid"
add wave -unsigned sim:/testbench/addra
add wave -unsigned sim:/testbench/dia
add wave -unsigned sim:/testbench/doa
add wave sim:/testbench/doa_dv
add wave -divider "Address B, Data IN B, Data OUT B, Data Valid"
add wave -unsigned sim:/testbench/addrb
add wave -unsigned sim:/testbench/dib
add wave -unsigned sim:/testbench/dob
add wave sim:/testbench/dob_dv

#view structure
#view signals

run 328200 ns
