Loading plugins phase: Elapsed time ==> 0s.158ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -d CY8C5888LTI-LP097 -s E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 0s.900ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.288ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DNA_quantification.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -dcpsoc3 DNA_quantification.v -verilog
======================================================================

======================================================================
Compiling:  DNA_quantification.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -dcpsoc3 DNA_quantification.v -verilog
======================================================================

======================================================================
Compiling:  DNA_quantification.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -dcpsoc3 -verilog DNA_quantification.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 15 19:31:07 2021


======================================================================
Compiling:  DNA_quantification.v
Program  :   vpp
Options  :    -yv2 -q10 DNA_quantification.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 15 19:31:07 2021

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DNA_quantification.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  DNA_quantification.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -dcpsoc3 -verilog DNA_quantification.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 15 19:31:07 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\codegentemp\DNA_quantification.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\codegentemp\DNA_quantification.v'.

tovif:  No errors.


======================================================================
Compiling:  DNA_quantification.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -dcpsoc3 -verilog DNA_quantification.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 15 19:31:07 2021

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\codegentemp\DNA_quantification.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\codegentemp\DNA_quantification.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__GND_net_0
Aliasing tmpOE__Anode_net_0 to tmpOE__GND_net_0
Aliasing \TIA_1:Net_37\ to zero
Aliasing \TIA_1:Net_52\ to zero
Aliasing \TIA_1:Net_38\ to zero
Aliasing \TIA_1:Net_39\ to zero
Aliasing tmpOE__Vout_net_0 to tmpOE__GND_net_0
Aliasing \PGA_Inv_1:Net_36\ to zero
Aliasing \PGA_Inv_1:Net_40\ to zero
Aliasing \PGA_Inv_1:Net_37\ to zero
Aliasing \PGA_Inv_1:Net_38\ to zero
Aliasing tmpOE__Vref_net_0 to tmpOE__GND_net_0
Removing Lhs of wire one[7] = tmpOE__GND_net_0[1]
Removing Lhs of wire tmpOE__Anode_net_0[10] = tmpOE__GND_net_0[1]
Removing Lhs of wire \TIA_1:Net_37\[17] = zero[2]
Removing Lhs of wire \TIA_1:Net_52\[18] = zero[2]
Removing Lhs of wire \TIA_1:Net_38\[19] = zero[2]
Removing Lhs of wire \TIA_1:Net_39\[20] = zero[2]
Removing Lhs of wire tmpOE__Vout_net_0[24] = tmpOE__GND_net_0[1]
Removing Lhs of wire \PGA_Inv_1:Net_36\[32] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_40\[33] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_37\[34] = zero[2]
Removing Lhs of wire \PGA_Inv_1:Net_38\[35] = zero[2]
Removing Lhs of wire tmpOE__Vref_net_0[38] = tmpOE__GND_net_0[1]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -dcpsoc3 DNA_quantification.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.478ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 15 December 2021 19:31:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=E:\Genotyper-Firmware\docs\sample_projects\psoc\samples\DNA_quantification.cydsn\DNA_quantification.cyprj -d CY8C5888LTI-LP097 DNA_quantification.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: Anode(0), GND(0), Vout(0), Vref(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = GND(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GND(0)__PA ,
            analog_term => Net_64 ,
            pad => GND(0)_PAD );

    Pin : Name = Anode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Anode(0)__PA ,
            analog_term => Net_77 ,
            pad => Anode(0)_PAD );

    Pin : Name = Vout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vout(0)__PA ,
            analog_term => Net_71 ,
            pad => Vout(0)_PAD );

    Pin : Name = Vref(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vref(0)__PA ,
            analog_term => Net_70 ,
            pad => Vref(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :  192 :  192 :  0.00 %
  Unique P-terms              :    0 :  384 :  384 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    2 :    2 :    4 : 50.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.015ms
Tech Mapping phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(3)][IoId=(5)] : Anode(0)
IO_2@[IOP=(15)][IoId=(2)] : GND(0)
IO_4@[IOP=(15)][IoId=(4)] : Vout(0)
IO_3@[IOP=(3)][IoId=(3)] : Vref(0)
SC[3]@[FFB(SC,3)] : \PGA_Inv_1:SC\
SC[0]@[FFB(SC,0)] : \TIA_1:SC\
Log: apr.M0058: The analog placement iterative improvement is 32% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 70% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : Anode(0)
IO_2@[IOP=(0)][IoId=(2)] : GND(0)
IO_5@[IOP=(3)][IoId=(5)] : Vout(0)
IO_6@[IOP=(1)][IoId=(6)] : Vref(0)
SC[1]@[FFB(SC,1)] : \PGA_Inv_1:SC\
SC[0]@[FFB(SC,0)] : \TIA_1:SC\

Analog Placement phase: Elapsed time ==> 0s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_77 {
    sc_0_vin
    agl4_x_sc_0_vin
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: Net_64 {
    sc_0_vref
    agl6_x_sc_0_vref
    agl6
    agl6_x_p0_6
    p0_6
  }
  Net: Net_71 {
    sc_1_vout
    agr7_x_sc_1_vout
    agr7
    agr7_x_p15_3
    p15_3
  }
  Net: Net_70 {
    sc_1_vref
    agr6_x_sc_1_vref
    agr6
    agr6_x_p3_2
    p3_2
  }
  Net: Net_69 {
    sc_0_vout
    sc_0_vout_x_sc_1_vin
    sc_1_vin
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_77
  agl4_x_sc_0_vin                                  -> Net_77
  agl4                                             -> Net_77
  agl4_x_p0_0                                      -> Net_77
  p0_0                                             -> Net_77
  sc_0_vref                                        -> Net_64
  agl6_x_sc_0_vref                                 -> Net_64
  agl6                                             -> Net_64
  agl6_x_p0_6                                      -> Net_64
  p0_6                                             -> Net_64
  sc_1_vout                                        -> Net_71
  agr7_x_sc_1_vout                                 -> Net_71
  agr7                                             -> Net_71
  agr7_x_p15_3                                     -> Net_71
  p15_3                                            -> Net_71
  sc_1_vref                                        -> Net_70
  agr6_x_sc_1_vref                                 -> Net_70
  agr6                                             -> Net_70
  agr6_x_p3_2                                      -> Net_70
  p3_2                                             -> Net_70
  sc_0_vout                                        -> Net_69
  sc_0_vout_x_sc_1_vin                             -> Net_69
  sc_1_vin                                         -> Net_69
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.007ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Anode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Anode(0)__PA ,
        analog_term => Net_77 ,
        pad => Anode(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = GND(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GND(0)__PA ,
        analog_term => Net_64 ,
        pad => GND(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = Vref(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vref(0)__PA ,
        analog_term => Net_70 ,
        pad => Vref(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = Vout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vout(0)__PA ,
        analog_term => Net_71 ,
        pad => Vout(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\TIA_1:SC\
        PORT MAP (
            vref => Net_64 ,
            vin => Net_77 ,
            modout => \TIA_1:Net_60\ ,
            vout => Net_69 );
        Properties:
        {
            cy_registers = ""
        }
    SC Block @ F(SC,1): 
    sccell: Name =\PGA_Inv_1:SC\
        PORT MAP (
            vref => Net_70 ,
            vin => Net_69 ,
            modout => \PGA_Inv_1:Net_30\ ,
            vout => Net_71 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+---------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG | Anode(0) | Analog(Net_77)
     |   6 |       |      NONE |      HI_Z_ANALOG |   GND(0) | Analog(Net_64)
-----+-----+-------+-----------+------------------+----------+---------------
   3 |   2 |       |      NONE |      HI_Z_ANALOG |  Vref(0) | Analog(Net_70)
-----+-----+-------+-----------+------------------+----------+---------------
  15 |   3 |       |      NONE |      HI_Z_ANALOG |  Vout(0) | Analog(Net_71)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.009ms
Digital Placement phase: Elapsed time ==> 0s.894ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DNA_quantification_r.vh2" --pcf-path "DNA_quantification.pco" --des-name "DNA_quantification" --dsf-path "DNA_quantification.dsf" --sdc-path "DNA_quantification.sdc" --lib-path "DNA_quantification_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.276ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DNA_quantification_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.578ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.579ms
API generation phase: Elapsed time ==> 1s.277ms
Dependency generation phase: Elapsed time ==> 0s.103ms
Cleanup phase: Elapsed time ==> 0s.004ms
