# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab5 {C:/intelFPGA_lite/lab5/morse_code_ver2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:35 on Sep 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab5" C:/intelFPGA_lite/lab5/morse_code_ver2.v 
# -- Compiling module morse_code_ver2
# 
# Top level modules:
# 	morse_code_ver2
# End time: 19:14:36 on Sep 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab5 {C:/intelFPGA_lite/lab5/interface_morse.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab5" C:/intelFPGA_lite/lab5/interface_morse.v 
# -- Compiling module interface_morse
# 
# Top level modules:
# 	interface_morse
# End time: 19:14:36 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/lab5 {C:/intelFPGA_lite/lab5/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:14:36 on Sep 21,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/lab5" C:/intelFPGA_lite/lab5/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 19:14:36 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 19:14:37 on Sep 21,2021
# Loading work.testbench
# Loading work.morse_code_ver2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/intelFPGA_lite/lab5/testbench.v(32)
#    Time: 6105023 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/intelFPGA_lite/lab5/testbench.v line 32
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" work.interface_morse
# End time: 19:56:39 on Sep 21,2021, Elapsed time: 0:42:02
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=""+acc"" work.interface_morse 
# Start time: 19:56:39 on Sep 21,2021
# Loading work.interface_morse
# Loading work.morse_code_ver2
# End time: 19:57:03 on Sep 21,2021, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
