TimeQuest Timing Analyzer report for tty_input_state_gen_2
Sat Feb 18 16:35:33 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'
 14. Slow Model Hold: 'clk'
 15. Slow Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'
 16. Slow Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'
 17. Slow Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'
 33. Fast Model Hold: 'clk'
 34. Fast Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'
 35. Fast Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'
 36. Fast Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'
 37. Fast Model Minimum Pulse Width: 'clk'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tty_input_state_gen_2                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; clk                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                         ;
; divide_by_n:input_clock_divider|clk_out_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_by_n:input_clock_divider|clk_out_int } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                          ;
+-----------+-----------------+---------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                  ; Note ;
+-----------+-----------------+---------------------------------------------+------+
; 26.94 MHz ; 26.94 MHz       ; divide_by_n:input_clock_divider|clk_out_int ;      ;
; 85.78 MHz ; 85.78 MHz       ; clk                                         ;      ;
+-----------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow Model Setup Summary                                              ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -18.063 ; -89.767       ;
; clk                                         ; -17.298 ; -170.332      ;
+---------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Hold Summary                                               ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -10.917 ; -14.139       ;
; clk                                         ; -0.707  ; -0.707        ;
+---------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Recovery Summary                                           ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -11.063 ; -11.063       ;
+---------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -2.199 ; -2.199        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -9.312 ; -244.894      ;
; clk                                         ; -1.631 ; -13.851       ;
+---------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -18.063 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.251    ; 5.042      ;
; -16.772 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.739    ; 3.247      ;
; -16.477 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.741    ; 2.415      ;
; -15.374 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.591    ; 2.074      ;
; -15.124 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -9.812     ; 5.042      ;
; -15.036 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.725    ; 1.706      ;
; -13.833 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -10.300    ; 3.247      ;
; -13.538 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -10.302    ; 2.415      ;
; -12.435 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -10.152    ; 2.074      ;
; -12.097 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -10.286    ; 1.706      ;
; -12.037 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -6.725     ; 5.042      ;
; -11.457 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.212     ; 7.975      ;
; -11.166 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.340      ; 11.236     ;
; -11.060 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.488      ; 11.278     ;
; -10.710 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.474      ; 10.914     ;
; -10.579 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.490      ; 10.799     ;
; -10.098 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.286     ; 5.042      ;
; -10.083 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.629      ; 11.228     ;
; -9.583  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.629      ; 11.228     ;
; -9.518  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -0.773     ; 7.975      ;
; -8.045  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.507      ; 8.347      ;
; -7.827  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -4.207     ; 3.334      ;
; -7.754  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 4.059      ; 11.608     ;
; -7.648  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 4.207      ; 11.650     ;
; -7.298  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 4.193      ; 11.286     ;
; -7.167  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 4.209      ; 11.171     ;
; -6.671  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 5.348      ; 11.600     ;
; -6.431  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.314      ; 7.975      ;
; -6.171  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 5.348      ; 11.600     ;
; -6.140  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 5.866      ; 11.236     ;
; -6.106  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.946      ; 8.347      ;
; -6.077  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.765     ; 5.042      ;
; -6.034  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 6.014      ; 11.278     ;
; -5.684  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 6.000      ; 10.914     ;
; -5.553  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 6.016      ; 10.799     ;
; -4.905  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.148     ; 4.471      ;
; -4.799  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 4.513      ;
; -4.786  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.253     ; 3.247      ;
; -4.557  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 7.155      ; 11.228     ;
; -4.491  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.255     ; 2.415      ;
; -4.449  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.014     ; 4.149      ;
; -4.448  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.016     ; 3.611      ;
; -4.318  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.002      ; 4.034      ;
; -4.147  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.150     ; 3.176      ;
; -4.057  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 7.155      ; 11.228     ;
; -3.492  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 4.753      ; 7.975      ;
; -3.388  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.105     ; 2.074      ;
; -3.366  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 2.545      ;
; -3.357  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.629      ; 4.216      ;
; -3.351  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.139      ; 3.455      ;
; -3.096  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 2.891      ;
; -3.050  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.239     ; 1.706      ;
; -2.971  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.141      ; 3.612      ;
; -2.857  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.629      ; 4.216      ;
; -2.851  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.139      ; 3.455      ;
; -2.670  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 2.565      ;
; -2.471  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.141      ; 3.612      ;
; -2.074  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.865      ;
; -2.063  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.155      ; 2.899      ;
; -1.986  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.289      ; 2.852      ;
; -1.778  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.134      ; 1.703      ;
; -1.563  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.155      ; 2.899      ;
; -1.486  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.289      ; 2.852      ;
; -1.051  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 4.761      ; 5.042      ;
; 2.169   ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 7.155      ; 4.216      ;
; 2.669   ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 7.155      ; 4.216      ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -17.298 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -11.486    ; 5.042      ;
; -16.315 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 6.062      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -15.191 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.292    ; 4.938      ;
; -14.376 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 6.062      ;
; -14.359 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -9.047     ; 5.042      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.252 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -8.853     ; 4.938      ;
; -13.175 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 11.461     ;
; -12.884 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 14.722     ;
; -12.778 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 14.764     ;
; -12.428 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 14.400     ;
; -12.297 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 14.285     ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.425 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.253     ; 9.711      ;
; -11.301 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 14.714     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.134 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.299      ; 12.972     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -11.028 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.447      ; 13.014     ;
; -10.801 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 14.714     ;
; -10.692 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.447     ; 7.975      ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.678 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.433      ; 12.650     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.547 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.449      ; 12.535     ;
; -10.401 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.105      ; 11.236     ;
; -10.295 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.253      ; 11.278     ;
; -10.236 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.186      ; 11.461     ;
; -9.945  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.239      ; 10.914     ;
; -9.814  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.255      ; 10.799     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.551  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.588      ; 12.964     ;
; -9.318  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 2.394      ; 11.228     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -9.051  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 12.964     ;
; -8.818  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.394      ; 11.228     ;
+---------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -10.917 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 13.880     ; 3.249      ;
; -10.417 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 13.880     ; 3.249      ;
; -9.664  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 13.880     ; 4.216      ;
; -9.340  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.741     ; 2.901      ;
; -9.209  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.725     ; 3.016      ;
; -9.175  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.251     ; 2.576      ;
; -9.164  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 13.880     ; 4.216      ;
; -8.859  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.739     ; 3.380      ;
; -8.753  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.591     ; 3.338      ;
; -8.478  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 11.441     ; 3.249      ;
; -8.410  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 11.486     ; 2.576      ;
; -7.978  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 11.441     ; 3.249      ;
; -7.937  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 11.478     ; 3.541      ;
; -7.401  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 10.302     ; 2.901      ;
; -7.270  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 10.286     ; 3.016      ;
; -7.236  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 9.812      ; 2.576      ;
; -7.236  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 11.277     ; 3.541      ;
; -7.225  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 11.441     ; 4.216      ;
; -6.920  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 10.300     ; 3.380      ;
; -6.814  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 10.152     ; 3.338      ;
; -6.725  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 11.441     ; 4.216      ;
; -6.471  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 9.047      ; 2.576      ;
; -5.297  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 8.838      ; 3.541      ;
; -4.998  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 9.039      ; 3.541      ;
; -4.149  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 6.725      ; 2.576      ;
; -3.222  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 5.348      ; 2.412      ;
; -2.722  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 5.348      ; 2.412      ;
; -2.406  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.209      ; 1.803      ;
; -2.117  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.059      ; 1.942      ;
; -2.115  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.207      ; 2.092      ;
; -2.021  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.193      ; 2.172      ;
; -1.210  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.286      ; 2.576      ;
; 0.796   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.155      ; 2.237      ;
; 1.168   ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.745      ; 3.913      ;
; 1.277   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.289      ; 2.852      ;
; 1.296   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.155      ; 2.237      ;
; 1.334   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.334      ;
; 1.401   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.401      ;
; 1.467   ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.946      ; 3.913      ;
; 1.510   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.141      ; 2.937      ;
; 1.569   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.134      ; 1.703      ;
; 1.584   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.584      ;
; 1.777   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.289      ; 2.852      ;
; 2.010   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.141      ; 2.937      ;
; 2.030   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.139      ; 3.455      ;
; 2.064   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.064      ;
; 2.180   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.474     ; 1.706      ;
; 2.326   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.002      ; 2.328      ;
; 2.391   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.391      ;
; 2.414   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.340     ; 2.074      ;
; 2.530   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.139      ; 3.455      ;
; 2.615   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.148     ; 2.467      ;
; 2.711   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.014     ; 2.697      ;
; 2.905   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.490     ; 2.415      ;
; 2.943   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.488     ; 2.455      ;
; 2.945   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.239     ; 1.706      ;
; 3.179   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.105     ; 2.074      ;
; 3.326   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.150     ; 3.176      ;
; 3.627   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.016     ; 3.611      ;
; 3.670   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.255     ; 2.415      ;
; 3.708   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.253     ; 2.455      ;
; 6.749   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -4.207     ; 2.542      ;
; 8.206   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -6.000     ; 1.706      ;
; 8.440   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -5.866     ; 2.074      ;
; 8.931   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -6.016     ; 2.415      ;
; 8.969   ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -6.014     ; 2.455      ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.707 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 2.463      ;
; -0.207 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 2.463      ;
; 0.058  ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int    ; clk                                         ; clk         ; 0.000        ; 2.588      ; 2.942      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.368  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.538      ;
; 0.451  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 1.206      ;
; 0.558  ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int    ; clk                                         ; clk         ; -0.500       ; 2.588      ; 2.942      ;
; 0.569  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.394      ; 3.249      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 0.868  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.588      ; 3.538      ;
; 1.015  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.311      ;
; 1.048  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.344      ;
; 1.049  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.345      ;
; 1.069  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 2.394      ; 3.249      ;
; 1.082  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.378      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.133  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 2.588      ; 4.017      ;
; 1.216  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; clk                                         ; clk         ; -0.500       ; 0.194      ; 1.206      ;
; 1.216  ; divide_by_n:input_clock_divider|prescaler[7]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.512      ;
; 1.237  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.533      ;
; 1.238  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.534      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.263  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.959      ; 2.018      ;
; 1.281  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.577      ;
; 1.291  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.587      ;
; 1.462  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.758      ;
; 1.496  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.792      ;
; 1.497  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.793      ;
; 1.544  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.840      ;
; 1.578  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.874      ;
; 1.579  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.875      ;
; 1.626  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.922      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.633  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; -0.500       ; 2.588      ; 4.017      ;
; 1.646  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.255      ; 2.901      ;
; 1.660  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.956      ;
; 1.684  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.980      ;
; 1.685  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.981      ;
; 1.708  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.004      ;
; 1.729  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.025      ;
; 1.735  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.031      ;
; 1.742  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.038      ;
; 1.755  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.449      ; 3.000      ;
; 1.759  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.055      ;
; 1.766  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.062      ;
; 1.770  ; divide_by_n:input_clock_divider|prescaler[7]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.066      ;
; 1.777  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.239      ; 3.016      ;
; 1.790  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.086      ;
; 1.811  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.765      ; 2.576      ;
; 1.811  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.107      ;
; 1.817  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.113      ;
; 1.822  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; clk                                         ; clk         ; 0.000        ; 2.394      ; 4.216      ;
; 1.848  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.859  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.865  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.161      ;
; 1.872  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.168      ;
; 1.886  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.433      ; 3.115      ;
; 1.893  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 2.189      ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -11.063 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -2.439     ; 6.852      ;
; -10.772 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.113      ; 10.113     ;
; -10.666 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.261      ; 10.155     ;
; -10.362 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.238     ; 6.852      ;
; -10.316 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.247      ; 9.791      ;
; -10.185 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.263      ; 9.676      ;
; -10.071 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.314      ; 10.113     ;
; -9.965  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.462      ; 10.155     ;
; -9.615  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.448      ; 9.791      ;
; -9.484  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.464      ; 9.676      ;
; -9.189  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.402      ; 10.105     ;
; -8.988  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.603      ; 10.105     ;
; -8.689  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.402      ; 10.105     ;
; -8.488  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.603      ; 10.105     ;
; -8.423  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.201      ; 6.852      ;
; -8.124  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 6.852      ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.199 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.841      ; 2.928      ;
; -1.699 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.841      ; 2.928      ;
; -1.519 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.702      ; 2.183      ;
; -1.388 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.686      ; 2.298      ;
; -1.038 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.700      ; 2.662      ;
; -0.932 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.552      ; 2.620      ;
; -0.325 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.238      ; 1.913      ;
; -0.026 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.439      ; 1.913      ;
; 0.240  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.402      ; 2.928      ;
; 0.740  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.402      ; 2.928      ;
; 1.420  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.263      ; 2.183      ;
; 1.551  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.247      ; 2.298      ;
; 1.901  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.261      ; 2.662      ;
; 1.913  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.913      ;
; 2.007  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.113      ; 2.620      ;
; 2.614  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -0.201     ; 1.913      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; -9.312 ; -9.312       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -9.312 ; -9.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -9.312 ; -9.312       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -9.312 ; -9.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -9.312 ; -9.312       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -9.312 ; -9.312       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|combout                                                          ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|combout                                                          ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -6.225 ; -6.225       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -6.225 ; -6.225       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -5.040 ; -5.040       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -5.040 ; -5.040       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -5.040 ; -5.040       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -5.040 ; -5.040       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -4.132 ; -4.132       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|combout                                                          ;
; -4.132 ; -4.132       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|combout                                                          ;
; -4.132 ; -4.132       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datad                                                            ;
; -4.132 ; -4.132       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datad                                                            ;
; -4.132 ; -4.132       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -4.132 ; -4.132       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -4.132 ; -4.132       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -4.132 ; -4.132       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datab                                                            ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datab                                                            ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datad                                                            ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datad                                                            ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -1.738 ; -1.738       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -1.738 ; -1.738       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -1.447 ; -1.447       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|datad                                             ;
; -1.447 ; -1.447       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|datad                                             ;
; -1.447 ; -1.447       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -1.447 ; -1.447       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -1.447 ; -1.447       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab                            ;
; -1.447 ; -1.447       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab                            ;
; -1.447 ; -1.447       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datab                          ;
; -1.447 ; -1.447       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datab                          ;
; -0.966 ; -0.966       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datab                                                            ;
; -0.966 ; -0.966       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datab                                                            ;
; -0.966 ; -0.966       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.966 ; -0.966       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.966 ; -0.966       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; -0.966 ; -0.966       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|dataa                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|dataa                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datab                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datab                            ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|clk_out_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|clk_out_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff_3|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff_3|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff_4|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff_4|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; or_2|output|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; or_2|output|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; or_2|output|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; or_2|output|datad                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; 2.714  ; 2.714  ; Rise       ; clk                                         ;
; clk       ; clk                                         ; 3.092  ; 3.092  ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 10.452 ; 10.452 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 4.697  ; 4.697  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 3.325  ; 3.325  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 12.435 ; 12.435 ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 3.479  ; 3.479  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 3.857  ; 3.857  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 11.217 ; 11.217 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; -2.047 ; -2.047 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; -1.669 ; -1.669 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 5.691  ; 5.691  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; -1.444 ; -1.444 ; Rise       ; clk                                         ;
; clk       ; clk                                         ; -1.822 ; -1.822 ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; -0.717 ; -0.717 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; -1.053 ; -1.053 ; Fall       ; clk                                         ;
; clk       ; clk                                         ; -0.058 ; -0.058 ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; -0.326 ; -0.326 ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 7.603  ; 7.603  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 7.225  ; 7.225  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 8.330  ; 8.330  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 10.042 ; 10.042 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 9.664  ; 9.664  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 10.769 ; 10.769 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 6.361  ; 6.361  ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 9.812  ; 9.812  ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 8.432  ; 8.432  ; Fall       ; clk                                         ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 4.209  ;        ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 18.859 ; 18.859 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 16.087 ; 16.087 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;        ; 4.209  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 21.298 ; 21.298 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 14.213 ; 14.213 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 6.361 ; 6.361 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 6.497 ; 6.497 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 6.497 ; 6.497 ; Fall       ; clk                                         ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 4.209 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 6.127 ; 5.732 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 5.631 ; 7.142 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 4.209 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 5.732 ; 7.179 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 7.142 ; 5.631 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; RX         ; SLOW_clk_RUN ; 8.054  ; 8.054  ; 8.054  ; 8.054  ;
; RX         ; ser_data_in  ; 4.804  ;        ;        ; 4.804  ;
; not_reset  ; SLOW_clk_RUN ; 15.792 ; 15.792 ; 15.792 ; 15.792 ;
; not_reset  ; ser_clk      ; 14.847 ; 14.847 ; 14.847 ; 14.847 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_clk_RUN ; 8.054 ; 8.054 ; 8.054 ; 8.054 ;
; RX         ; ser_data_in  ; 4.804 ;       ;       ; 4.804 ;
; not_reset  ; SLOW_clk_RUN ; 7.327 ; 9.760 ; 9.760 ; 7.327 ;
; not_reset  ; ser_clk      ; 9.303 ; 9.175 ; 9.175 ; 9.303 ;
+------------+--------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -5.742 ; -27.341       ;
; clk                                         ; -5.310 ; -45.869       ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -3.648 ; -4.925        ;
; clk                                         ; -0.769 ; -3.631        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -3.319 ; -3.319        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -0.736 ; -0.736        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -2.796 ; -61.514       ;
; clk                                         ; -1.380 ; -11.380       ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.742 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.112     ; 1.728      ;
; -5.238 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.254     ; 1.056      ;
; -5.125 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.256     ; 0.781      ;
; -4.777 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.209     ; 0.686      ;
; -4.659 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.249     ; 0.554      ;
; -4.426 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.296     ; 1.728      ;
; -3.922 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.438     ; 1.056      ;
; -3.809 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.440     ; 0.781      ;
; -3.461 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.393     ; 0.686      ;
; -3.393 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.263     ; 1.728      ;
; -3.343 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.433     ; 0.554      ;
; -3.144 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.103     ; 2.639      ;
; -3.077 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -1.447     ; 1.728      ;
; -3.032 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.545      ; 3.810      ;
; -3.030 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.097      ; 3.725      ;
; -2.997 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.142      ; 3.737      ;
; -2.877 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.137      ; 3.612      ;
; -2.847 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.144      ; 3.589      ;
; -2.828 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -0.287     ; 2.639      ;
; -2.532 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.545      ; 3.810      ;
; -2.111 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.597     ; 1.086      ;
; -1.800 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.352      ; 2.771      ;
; -1.795 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.746      ; 2.639      ;
; -1.688 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.000      ; 3.942      ;
; -1.686 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.552      ; 3.857      ;
; -1.681 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.946      ; 3.725      ;
; -1.653 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.597      ; 3.869      ;
; -1.648 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.991      ; 3.737      ;
; -1.562 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.432     ; 1.728      ;
; -1.533 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.592      ; 3.744      ;
; -1.528 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.986      ; 3.612      ;
; -1.503 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.599      ; 3.721      ;
; -1.498 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.993      ; 3.589      ;
; -1.484 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.168      ; 2.771      ;
; -1.188 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.000      ; 3.942      ;
; -1.183 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.394      ; 3.810      ;
; -1.058 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.574     ; 1.056      ;
; -0.968 ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.545      ; 1.611      ;
; -0.959 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.045     ; 1.486      ;
; -0.945 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.576     ; 0.781      ;
; -0.926 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.498      ;
; -0.806 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.005     ; 1.373      ;
; -0.777 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.007     ; 1.182      ;
; -0.776 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.002      ; 1.350      ;
; -0.741 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.401      ; 1.189      ;
; -0.683 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.394      ; 3.810      ;
; -0.674 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.047     ; 1.039      ;
; -0.617 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.403      ; 1.227      ;
; -0.597 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.529     ; 0.686      ;
; -0.479 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.569     ; 0.554      ;
; -0.479 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.562      ; 2.639      ;
; -0.468 ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.545      ; 1.611      ;
; -0.409 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.821      ;
; -0.343 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.962      ;
; -0.341 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.408      ; 1.028      ;
; -0.308 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.448      ; 1.009      ;
; -0.241 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.401      ; 1.189      ;
; -0.213 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.417      ; 1.728      ;
; -0.204 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.848      ;
; -0.117 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.403      ; 1.227      ;
; -0.009 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.627      ;
; 0.098  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.040      ; 0.560      ;
; 0.159  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.408      ; 1.028      ;
; 0.192  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.448      ; 1.009      ;
; 0.881  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.394      ; 1.611      ;
; 1.381  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.394      ; 1.611      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -5.310 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -3.680     ; 1.728      ;
; -4.298 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 2.014      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -4.029 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.314     ; 1.745      ;
; -3.994 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.864     ; 1.728      ;
; -3.982 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 2.014      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.713 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.498     ; 1.745      ;
; -3.573 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.798      ;
; -3.459 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.884      ;
; -3.426 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.896      ;
; -3.306 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.771      ;
; -3.276 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.748      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -3.077 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -0.305     ; 3.302      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.963 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.895      ; 4.388      ;
; -2.961 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.969      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.930 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.940      ; 4.400      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.810 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.935      ; 4.275      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.780 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.942      ; 4.252      ;
; -2.712 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -0.671     ; 2.639      ;
; -2.600 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.977      ; 3.810      ;
; -2.598 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.529      ; 3.725      ;
; -2.565 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.574      ; 3.737      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.465 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.343      ; 4.473      ;
; -2.461 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.969      ;
; -2.445 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.569      ; 3.612      ;
; -2.415 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.576      ; 3.589      ;
; -2.396 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.145      ; 2.639      ;
; -2.257 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.511      ; 3.798      ;
; -2.100 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.977      ; 3.810      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
; -1.965 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.343      ; 4.473      ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.648 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.657      ; 1.144      ;
; -3.148 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.657      ; 1.144      ;
; -3.046 ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.657      ; 1.611      ;
; -2.832 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.841      ; 1.144      ;
; -2.757 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.112      ; 0.855      ;
; -2.739 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.256      ; 1.017      ;
; -2.709 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.249      ; 1.040      ;
; -2.659 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.825      ; 1.166      ;
; -2.589 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.254      ; 1.165      ;
; -2.556 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.209      ; 1.153      ;
; -2.546 ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.657      ; 1.611      ;
; -2.441 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.296      ; 0.855      ;
; -2.423 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.440      ; 1.017      ;
; -2.393 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.433      ; 1.040      ;
; -2.332 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.841      ; 1.144      ;
; -2.325 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.680      ; 0.855      ;
; -2.273 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.438      ; 1.165      ;
; -2.240 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.393      ; 1.153      ;
; -2.230 ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.841      ; 1.611      ;
; -2.116 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.782      ; 1.166      ;
; -2.009 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.864      ; 0.855      ;
; -1.800 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.966      ; 1.166      ;
; -1.730 ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.841      ; 1.611      ;
; -1.408 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.263      ; 0.855      ;
; -1.343 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.009      ; 1.166      ;
; -1.277 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.000      ; 0.858      ;
; -0.987 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.599      ; 0.612      ;
; -0.911 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.597      ; 0.686      ;
; -0.885 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.592      ; 0.707      ;
; -0.877 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.552      ; 0.675      ;
; -0.777 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.000      ; 0.858      ;
; -0.092 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.447      ; 0.855      ;
; 0.173  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.125      ; 1.298      ;
; 0.251  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.408      ; 0.794      ;
; 0.426  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.448      ; 1.009      ;
; 0.431  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.431      ;
; 0.458  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.458      ;
; 0.480  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.403      ; 1.018      ;
; 0.506  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.506      ;
; 0.520  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.040      ; 0.560      ;
; 0.630  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.168      ; 1.298      ;
; 0.653  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.401      ; 1.189      ;
; 0.660  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.660      ;
; 0.691  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.137     ; 0.554      ;
; 0.751  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.408      ; 0.794      ;
; 0.770  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.002      ; 0.772      ;
; 0.778  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.778      ;
; 0.783  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.097     ; 0.686      ;
; 0.872  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.005     ; 0.867      ;
; 0.880  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.045     ; 0.835      ;
; 0.925  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.144     ; 0.781      ;
; 0.926  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.448      ; 1.009      ;
; 0.939  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.142     ; 0.797      ;
; 0.980  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.403      ; 1.018      ;
; 1.086  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.047     ; 1.039      ;
; 1.123  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.569     ; 0.554      ;
; 1.153  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.401      ; 1.189      ;
; 1.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.007     ; 1.182      ;
; 1.215  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.529     ; 0.686      ;
; 1.357  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.576     ; 0.781      ;
; 1.371  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.574     ; 0.797      ;
; 2.424  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.597     ; 0.827      ;
; 3.040  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.986     ; 0.554      ;
; 3.132  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.946     ; 0.686      ;
; 3.274  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.993     ; 0.781      ;
; 3.288  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.991     ; 0.797      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                        ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -0.769 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 0.857      ;
; -0.337 ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int    ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.154      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.318 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.343      ; 1.308      ;
; -0.269 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 0.857      ;
; -0.050 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.396      ;
; 0.032  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.977      ; 1.144      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.114  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 1.343      ; 1.605      ;
; 0.163  ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int    ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.154      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.182  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.343      ; 1.308      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[0]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[2]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[3]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[4]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[5]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[6]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[7]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[8]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.329  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|prescaler[1]   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.798      ; 0.775      ;
; 0.342  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.490      ;
; 0.349  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.497      ;
; 0.350  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.498      ;
; 0.366  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.382  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; divide_by_n:input_clock_divider|clk_out_int    ; clk                                         ; clk         ; -0.500       ; 0.366      ; 0.396      ;
; 0.414  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.562      ;
; 0.414  ; divide_by_n:input_clock_divider|prescaler[7]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.562      ;
; 0.415  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.563      ;
; 0.423  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.432      ; 0.855      ;
; 0.427  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.575      ;
; 0.427  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.575      ;
; 0.441  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.576      ; 1.017      ;
; 0.467  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.942      ; 1.057      ;
; 0.471  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.569      ; 1.040      ;
; 0.474  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.622      ;
; 0.482  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.630      ;
; 0.483  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.631      ;
; 0.497  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.935      ; 1.080      ;
; 0.508  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.656      ;
; 0.516  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.664      ;
; 0.517  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.665      ;
; 0.532  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.977      ; 1.144      ;
; 0.542  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.690      ;
; 0.546  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.547  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.695      ;
; 0.547  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.511      ; 1.206      ;
; 0.550  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.698      ;
; 0.560  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.708      ;
; 0.560  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.708      ;
; 0.576  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.724      ;
; 0.580  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.728      ;
; 0.584  ; divide_by_n:input_clock_divider|prescaler[3]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.732      ;
; 0.591  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.574      ; 1.165      ;
; 0.594  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.742      ;
; 0.594  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.742      ;
; 0.599  ; divide_by_n:input_clock_divider|prescaler[7]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.747      ;
; 0.608  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.756      ;
; 0.610  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.758      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]   ; clk                                         ; clk         ; -0.500       ; 1.343      ; 1.605      ;
; 0.614  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[5]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.762      ;
; 0.617  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.940      ; 1.205      ;
; 0.624  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.529      ; 1.153      ;
; 0.628  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[3]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.628  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.776      ;
; 0.634  ; clk                                                                             ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ; clk                                         ; clk         ; 0.000        ; 0.977      ; 1.611      ;
; 0.638  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[8]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.786      ;
; 0.644  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[7]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.648  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[6]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.796      ;
; 0.650  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int    ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.895      ; 1.193      ;
; 0.662  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[4]   ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.810      ;
+--------+---------------------------------------------------------------------------------+------------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.319 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -0.816     ; 2.260      ;
; -3.205 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.384      ; 3.346      ;
; -3.172 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.429      ; 3.358      ;
; -3.052 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.424      ; 3.233      ;
; -3.022 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.431      ; 3.210      ;
; -2.776 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.773     ; 2.260      ;
; -2.707 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.832      ; 3.431      ;
; -2.664 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.875      ; 3.431      ;
; -2.662 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.427      ; 3.346      ;
; -2.629 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.472      ; 3.358      ;
; -2.509 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.467      ; 3.233      ;
; -2.479 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.474      ; 3.210      ;
; -2.460 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.043      ; 2.260      ;
; -2.207 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.832      ; 3.431      ;
; -2.164 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.875      ; 3.431      ;
; -2.003 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 2.260      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.736 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.648      ; 1.047      ;
; -0.480 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.247      ; 0.767      ;
; -0.450 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.240      ; 0.790      ;
; -0.330 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.245      ; 0.915      ;
; -0.297 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.200      ; 0.903      ;
; -0.236 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.648      ; 1.047      ;
; -0.124 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.773      ; 0.649      ;
; 0.080  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.832      ; 1.047      ;
; 0.333  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.816      ; 0.649      ;
; 0.580  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.832      ; 1.047      ;
; 0.649  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.649      ;
; 0.836  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.431      ; 0.767      ;
; 0.866  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.424      ; 0.790      ;
; 0.986  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.429      ; 0.915      ;
; 1.019  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.384      ; 0.903      ;
; 1.192  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -0.043     ; 0.649      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; -2.796 ; -2.796       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -2.796 ; -2.796       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -2.796 ; -2.796       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -2.796 ; -2.796       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -2.796 ; -2.796       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -2.796 ; -2.796       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|combout                                                          ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|combout                                                          ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_6|output~1|datac                                               ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1                                  ;
; -1.763 ; -1.763       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -1.763 ; -1.763       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -1.350 ; -1.350       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -1.350 ; -1.350       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|combout                                           ;
; -1.350 ; -1.350       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -1.350 ; -1.350       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~3|datad                                             ;
; -1.056 ; -1.056       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|combout                                                          ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|combout                                                          ;
; -1.056 ; -1.056       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datad                                                            ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datad                                                            ;
; -1.056 ; -1.056       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; bms_jk_ff_0|nand_3_3|output~1|dataa                                             ;
; -1.056 ; -1.056       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -1.056 ; -1.056       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datab                                                            ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datab                                                            ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datad                                                            ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_7|output~0|datad                                                            ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -0.273 ; -0.273       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -0.273 ; -0.273       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout                          ;
; -0.158 ; -0.158       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|datad                                             ;
; -0.158 ; -0.158       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; bms_jk_ff_0|nand_3_3|output~1|datad                                             ;
; -0.158 ; -0.158       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -0.158 ; -0.158       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -0.158 ; -0.158       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab                            ;
; -0.158 ; -0.158       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab                            ;
; -0.158 ; -0.158       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datab                          ;
; -0.158 ; -0.158       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datab                          ;
; -0.005 ; -0.005       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datab                                                            ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|datab                                                            ;
; -0.005 ; -0.005       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.005 ; -0.005       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~0|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|dataa                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_7|output~0|dataa                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|datac                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datab                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datab                            ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; bms_jk_ff_0|nand_6|output~1|datac              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|clk_out_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|clk_out_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; input_clock_divider|prescaler[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; input_clock_divider|prescaler[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:bms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff_3|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff_3|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff_4|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff_4|nand_5|output~1|datad               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; or_2|output|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; or_2|output|combout                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; or_2|output|datad                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; or_2|output|datad                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; 0.893  ; 0.893  ; Rise       ; clk                                         ;
; clk       ; clk                                         ; 1.036  ; 1.036  ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 3.446  ; 3.446  ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 1.254  ; 1.254  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.901  ; 0.901  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 3.807  ; 3.807  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 1.325  ; 1.325  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 1.468  ; 1.468  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 3.878  ; 3.878  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; -0.524 ; -0.524 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; -0.381 ; -0.381 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 2.029  ; 2.029  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; -0.491 ; -0.491 ; Rise       ; clk                                         ;
; clk       ; clk                                         ; -0.634 ; -0.634 ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; -0.249 ; -0.249 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; -0.017 ; -0.017 ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.337  ; 0.337  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 0.225  ; 0.225  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 2.373  ; 2.373  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 2.230  ; 2.230  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 2.615  ; 2.615  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 3.189  ; 3.189  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 3.046  ; 3.046  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 3.431  ; 3.431  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 2.914 ; 2.914 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.860 ; 3.860 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.412 ; 3.412 ; Fall       ; clk                                         ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 1.832 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 6.724 ; 6.724 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 5.839 ; 5.839 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 1.832 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 7.540 ; 7.540 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 5.227 ; 5.227 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 2.914 ; 2.914 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 2.743 ; 2.743 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 2.743 ; 2.743 ; Fall       ; clk                                         ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 1.832 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.458 ; 2.311 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.370 ; 2.855 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 1.832 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.311 ; 2.810 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.855 ; 2.370 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_clk_RUN ; 3.269 ; 3.269 ; 3.269 ; 3.269 ;
; RX         ; ser_data_in  ; 2.195 ;       ;       ; 2.195 ;
; not_reset  ; SLOW_clk_RUN ; 5.822 ; 5.822 ; 5.822 ; 5.822 ;
; not_reset  ; ser_clk      ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_clk_RUN ; 3.269 ; 3.269 ; 3.269 ; 3.269 ;
; RX         ; ser_data_in  ; 2.195 ;       ;       ; 2.195 ;
; not_reset  ; SLOW_clk_RUN ; 3.027 ; 3.814 ; 3.814 ; 3.027 ;
; not_reset  ; ser_clk      ; 3.720 ; 3.681 ; 3.681 ; 3.720 ;
+------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -18.063  ; -10.917 ; -11.063  ; -2.199  ; -9.312              ;
;  clk                                         ; -17.298  ; -0.769  ; N/A      ; N/A     ; -1.631              ;
;  divide_by_n:input_clock_divider|clk_out_int ; -18.063  ; -10.917 ; -11.063  ; -2.199  ; -9.312              ;
; Design-wide TNS                              ; -260.099 ; -14.846 ; -11.063  ; -2.199  ; -258.745            ;
;  clk                                         ; -170.332 ; -3.631  ; N/A      ; N/A     ; -13.851             ;
;  divide_by_n:input_clock_divider|clk_out_int ; -89.767  ; -14.139 ; -11.063  ; -2.199  ; -244.894            ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; 2.714  ; 2.714  ; Rise       ; clk                                         ;
; clk       ; clk                                         ; 3.092  ; 3.092  ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 10.452 ; 10.452 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 4.697  ; 4.697  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 3.325  ; 3.325  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 12.435 ; 12.435 ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 3.479  ; 3.479  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 3.857  ; 3.857  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 11.217 ; 11.217 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; -0.524 ; -0.524 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; -0.381 ; -0.381 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 5.691  ; 5.691  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; -0.491 ; -0.491 ; Rise       ; clk                                         ;
; clk       ; clk                                         ; -0.634 ; -0.634 ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; -0.249 ; -0.249 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; -0.017 ; -0.017 ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.337  ; 0.337  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 0.225  ; 0.225  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 7.603  ; 7.603  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 7.225  ; 7.225  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 8.330  ; 8.330  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 10.042 ; 10.042 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 9.664  ; 9.664  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 10.769 ; 10.769 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 6.361  ; 6.361  ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 9.812  ; 9.812  ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 8.432  ; 8.432  ; Fall       ; clk                                         ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 4.209  ;        ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 18.859 ; 18.859 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 16.087 ; 16.087 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;        ; 4.209  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 21.298 ; 21.298 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 14.213 ; 14.213 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 2.914 ; 2.914 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 2.743 ; 2.743 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 2.743 ; 2.743 ; Fall       ; clk                                         ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 1.832 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.458 ; 2.311 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.370 ; 2.855 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 1.832 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.311 ; 2.810 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.855 ; 2.370 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; RX         ; SLOW_clk_RUN ; 8.054  ; 8.054  ; 8.054  ; 8.054  ;
; RX         ; ser_data_in  ; 4.804  ;        ;        ; 4.804  ;
; not_reset  ; SLOW_clk_RUN ; 15.792 ; 15.792 ; 15.792 ; 15.792 ;
; not_reset  ; ser_clk      ; 14.847 ; 14.847 ; 14.847 ; 14.847 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; RX         ; SLOW_clk_RUN ; 3.269 ; 3.269 ; 3.269 ; 3.269 ;
; RX         ; ser_data_in  ; 2.195 ;       ;       ; 2.195 ;
; not_reset  ; SLOW_clk_RUN ; 3.027 ; 3.814 ; 3.814 ; 3.027 ;
; not_reset  ; ser_clk      ; 3.720 ; 3.681 ; 3.681 ; 3.720 ;
+------------+--------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 4        ; 1        ; 45       ; 146      ;
; divide_by_n:input_clock_divider|clk_out_int ; clk                                         ; 102      ; 26       ; 1124     ; 288      ;
; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 13       ; 2        ; 8        ; 2        ;
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 346      ; 87       ; 204      ; 52       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 4        ; 1        ; 45       ; 146      ;
; divide_by_n:input_clock_divider|clk_out_int ; clk                                         ; 102      ; 26       ; 1124     ; 288      ;
; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 13       ; 2        ; 8        ; 2        ;
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 346      ; 87       ; 204      ; 52       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 210      ; 50       ; 210      ; 50       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 210      ; 50       ; 210      ; 50       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 37    ; 37   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Feb 18 16:35:32 2017
Info: Command: quartus_sta tty_input_state_gen_2 -c tty_input_state_gen_2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tty_input_state_gen_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name divide_by_n:input_clock_divider|clk_out_int divide_by_n:input_clock_divider|clk_out_int
Warning (332125): Found combinational loop of 9 nodes
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~3|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~3|datad"
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~2|datad"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~5|combout"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~5|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "bms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "or_2|output|dataa"
    Warning (332126): Node "or_2|output|combout"
    Warning (332126): Node "bms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "bms_jk_ff_0|nand_3_3|output~2|datac"
    Warning (332126): Node "bms_jk_ff_0|nand_3_3|output~2|combout"
    Warning (332126): Node "bms_jk_ff_0|nand_3_3|output~3|datab"
    Warning (332126): Node "bms_jk_ff_0|nand_3_3|output~3|combout"
    Warning (332126): Node "bms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "bms_jk_ff_0|nand_3_3|output~2|dataa"
    Warning (332126): Node "bms_jk_ff_0|nand_3_3|output~3|datac"
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|datad"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|dataa"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datac"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: or_2|output|datab  to: bms_jk_ff_0|nand_3_3|output~3|combout
    Info (332098): From: or_2|output|datad  to: bms_jk_ff_0|nand_3_3|output~3|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1  from: datab  to: combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_1|nand_5|output~1  from: datab  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1  from: datab  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datac  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datac  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1  from: datab  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -18.063
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -18.063       -89.767 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):   -17.298      -170.332 clk 
Info (332146): Worst-case hold slack is -10.917
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.917       -14.139 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -0.707        -0.707 clk 
Info (332146): Worst-case recovery slack is -11.063
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.063       -11.063 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case removal slack is -2.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.199        -2.199 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case minimum pulse width slack is -9.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.312      -244.894 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -1.631       -13.851 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: or_2|output|datab  to: bms_jk_ff_0|nand_3_3|output~3|combout
    Info (332098): From: or_2|output|datad  to: bms_jk_ff_0|nand_3_3|output~3|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1  from: datab  to: combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_1|nand_5|output~1  from: datab  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1  from: datab  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datac  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datac  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~5|datad  to: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1  from: datab  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.742
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.742       -27.341 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -5.310       -45.869 clk 
Info (332146): Worst-case hold slack is -3.648
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.648        -4.925 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -0.769        -3.631 clk 
Info (332146): Worst-case recovery slack is -3.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.319        -3.319 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case removal slack is -0.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.736        -0.736 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case minimum pulse width slack is -2.796
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.796       -61.514 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -1.380       -11.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 75 warnings
    Info: Peak virtual memory: 598 megabytes
    Info: Processing ended: Sat Feb 18 16:35:33 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


