$date
	Tue Nov  7 18:41:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jk_ff_test $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ iCLK $end
$var integer 32 % i [31:0] $end
$scope module jkff $end
$var wire 1 $ clk $end
$var wire 1 " j $end
$var wire 1 # k $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#5
1#
#10
0!
b1 %
1$
#20
b10 %
0$
#25
0#
1"
#30
1!
b11 %
1$
#40
b100 %
0$
#45
1#
#50
0!
b101 %
1$
#60
b110 %
0$
#65
