Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_graphics_renderer_func_impl xil_defaultlib.tb_graphics_renderer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'graphics_renderer' does not have a parameter named CANVAS_WIDTH [C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v:17]
WARNING: [VRFC 10-2861] module 'graphics_renderer' does not have a parameter named CANVAS_HEIGHT [C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v:18]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v:23]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v:22]
ERROR: [VRFC 10-3180] cannot find port 'y' on this module [C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v:21]
ERROR: [VRFC 10-3180] cannot find port 'x' on this module [C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sim_1/new/tb_graphics_renderer.v:20]
ERROR: [VRFC 10-8530] module 'FDRE_default' is ignored due to previous errors [/wrk/ci/prod/2023.2/rdi_builds/continuous/2023_10_13_4029153/data/verilog/src/unisims/FDRE.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
