irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Mar 07, 2019 at 03:32:48 IST
irun
	-access +rwc
	array1.sv
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		array1
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		         Instances  Unique
		Modules:         1       1
		Registers:       3       3
		Initial blocks:  2       2
	Writing initial simulation snapshot: worklib.array1:sv
Loading snapshot worklib.array1:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /tools/cadence/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
mda[          0]          0] =           0 
mda[          0]          1] =           1 
mda[          0]          2] =           2 
mda[          1]          0] =           3 
mda[          1]          1] =           4 
mda[          1]          2] =           5 
mda[          2]          0] =           6 
mda[          2]          1] =           7 
mda[          2]          2] =           8 
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Mar 07, 2019 at 03:32:48 IST  (total: 00:00:00)
