$date
	Fri Feb 14 01:53:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_TB $end
$var wire 1 ! carry_out $end
$var wire 1 " borrow_out $end
$var wire 16 # alu_out [15:0] $end
$var reg 16 $ X [15:0] $end
$var reg 16 % Y [15:0] $end
$var reg 3 & sel [2:0] $end
$scope module uut $end
$var wire 16 ' X [15:0] $end
$var wire 16 ( Y [15:0] $end
$var wire 3 ) sel [2:0] $end
$var reg 16 * alu_out [15:0] $end
$var reg 1 " borrow_out $end
$var reg 1 ! carry_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 *
b0 )
b1 (
b1 '
b0 &
b1 %
b1 $
b10 #
0"
0!
$end
#10
1!
b0 #
b0 *
b1111111111111111 $
b1111111111111111 '
#20
b11 #
b11 *
0!
b1 &
b1 )
b10 %
b10 (
b101 $
b101 '
#30
1"
b1111111111111111 #
b1111111111111111 *
b1 $
b1 '
#40
b0 #
b0 *
0"
b10 &
b10 )
b1111000011110000 %
b1111000011110000 (
b111100001111 $
b111100001111 '
#50
b1111111111111111 #
b1111111111111111 *
b11 &
b11 )
#60
b100 &
b100 )
b101010101010101 %
b101010101010101 (
b1010101010101010 $
b1010101010101010 '
#70
b1110110111001011 #
b1110110111001011 *
b101 &
b101 )
b1001000110100 $
b1001000110100 '
#80
b10 #
b10 *
b110 &
b110 )
b1 $
b1 '
#90
b100000000000000 #
b100000000000000 *
b111 &
b111 )
b1000000000000000 $
b1000000000000000 '
#100
