Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Aug 20 11:48:19 2025
| Host         : min running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hc_sr04_top_timing_summary_routed.rpt -pb hc_sr04_top_timing_summary_routed.pb -rpx hc_sr04_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hc_sr04_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.001        0.000                      0                  137        0.185        0.000                      0                  137        4.500        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.001        0.000                      0                  137        0.185        0.000                      0                  137        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.725ns  (logic 0.831ns (22.308%)  route 2.894ns (77.692%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623    10.144    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  hcsr04/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.459    10.603 r  hcsr04/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.833    11.436    hcsr04/count_usec_reg[19]
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.560 f  hcsr04/trig_i_7/O
                         net (fo=3, routed)           1.116    12.677    hcsr04/trig_i_7_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124    12.801 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           0.467    13.268    hcsr04/echo_ed/next_state_reg[3]_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    13.392 r  hcsr04/echo_ed/next_state[3]_i_1/O
                         net (fo=4, routed)           0.478    13.869    hcsr04/p_0_in__0_0
    SLICE_X0Y18          FDCE                                         r  hcsr04/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hcsr04/next_state_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.870    hcsr04/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.725ns  (logic 0.831ns (22.308%)  route 2.894ns (77.692%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623    10.144    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  hcsr04/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.459    10.603 r  hcsr04/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.833    11.436    hcsr04/count_usec_reg[19]
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.560 f  hcsr04/trig_i_7/O
                         net (fo=3, routed)           1.116    12.677    hcsr04/trig_i_7_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124    12.801 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           0.467    13.268    hcsr04/echo_ed/next_state_reg[3]_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    13.392 r  hcsr04/echo_ed/next_state[3]_i_1/O
                         net (fo=4, routed)           0.478    13.869    hcsr04/p_0_in__0_0
    SLICE_X0Y18          FDCE                                         r  hcsr04/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.509    14.850    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  hcsr04/next_state_reg[2]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.870    hcsr04/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -13.869    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.638ns  (logic 0.831ns (22.840%)  route 2.807ns (77.160%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623    10.144    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  hcsr04/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.459    10.603 r  hcsr04/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.833    11.436    hcsr04/count_usec_reg[19]
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.560 f  hcsr04/trig_i_7/O
                         net (fo=3, routed)           1.116    12.677    hcsr04/trig_i_7_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124    12.801 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           0.467    13.268    hcsr04/echo_ed/next_state_reg[3]_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    13.392 r  hcsr04/echo_ed/next_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.783    hcsr04/p_0_in__0_0
    SLICE_X0Y17          FDPE                                         r  hcsr04/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y17          FDPE                                         r  hcsr04/next_state_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDPE (Setup_fdpe_C_CE)      -0.205    14.872    hcsr04/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.638ns  (logic 0.831ns (22.840%)  route 2.807ns (77.160%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns = ( 10.144 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.623    10.144    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  hcsr04/count_usec_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.459    10.603 r  hcsr04/count_usec_reg[19]/Q
                         net (fo=3, routed)           0.833    11.436    hcsr04/count_usec_reg[19]
    SLICE_X5Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.560 f  hcsr04/trig_i_7/O
                         net (fo=3, routed)           1.116    12.677    hcsr04/trig_i_7_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.124    12.801 r  hcsr04/next_state[3]_i_5/O
                         net (fo=2, routed)           0.467    13.268    hcsr04/echo_ed/next_state_reg[3]_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.124    13.392 r  hcsr04/echo_ed/next_state[3]_i_1/O
                         net (fo=4, routed)           0.391    13.783    hcsr04/p_0_in__0_0
    SLICE_X0Y17          FDCE                                         r  hcsr04/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  hcsr04/next_state_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y17          FDCE (Setup_fdce_C_CE)      -0.205    14.872    hcsr04/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.274ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/trig_reg_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.575ns  (logic 0.937ns (26.212%)  route 2.638ns (73.788%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626    10.147    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  hcsr04/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.459    10.606 f  hcsr04/count_usec_reg[10]/Q
                         net (fo=4, routed)           0.951    11.557    hcsr04/count_usec_reg[10]
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.152    11.709 f  hcsr04/trig_i_3/O
                         net (fo=2, routed)           0.976    12.686    hcsr04/trig_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.326    13.012 r  hcsr04/trig_i_2/O
                         net (fo=2, routed)           0.710    13.722    hcsr04/trig_i_2_n_0
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg_lopt_replica/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.081    14.996    hcsr04/trig_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -13.722    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.385ns  (logic 0.937ns (27.678%)  route 2.448ns (72.322%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.626    10.147    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y17          FDCE                                         r  hcsr04/count_usec_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.459    10.606 f  hcsr04/count_usec_reg[10]/Q
                         net (fo=4, routed)           0.951    11.557    hcsr04/count_usec_reg[10]
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.152    11.709 f  hcsr04/trig_i_3/O
                         net (fo=2, routed)           0.976    12.686    hcsr04/trig_i_3_n_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I0_O)        0.326    13.012 r  hcsr04/trig_i_2/O
                         net (fo=2, routed)           0.521    13.533    hcsr04/trig_i_2_n_0
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511    14.852    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.067    15.010    hcsr04/trig_reg
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 hcsr04/us_clk/clk_ed/n_edge_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_reg[21]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 1.920ns (57.098%)  route 1.443ns (42.902%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 9.847 - 5.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.621     5.142    hcsr04/us_clk/clk_ed/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  hcsr04/us_clk/clk_ed/n_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  hcsr04/us_clk/clk_ed/n_edge_reg/Q
                         net (fo=36, routed)          1.443     7.041    hcsr04/us_clk/clk_ed/clk_usec_pedge
    SLICE_X4Y15          LUT3 (Prop_lut3_I2_O)        0.124     7.165 r  hcsr04/us_clk/clk_ed/count_usec[0]_i_6/O
                         net (fo=1, routed)           0.000     7.165    hcsr04/us_clk/clk_ed/count_usec[0]_i_6_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.715 r  hcsr04/us_clk/clk_ed/count_usec_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.715    hcsr04/us_clk/clk_ed/count_usec_reg[0]_i_2_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.829 r  hcsr04/us_clk/clk_ed/count_usec_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.829    hcsr04/us_clk/clk_ed/count_usec_reg[4]_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.943 r  hcsr04/us_clk/clk_ed/count_usec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.943    hcsr04/us_clk/clk_ed/count_usec_reg[8]_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.057 r  hcsr04/us_clk/clk_ed/count_usec_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.057    hcsr04/us_clk/clk_ed/count_usec_reg[12]_i_1_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  hcsr04/us_clk/clk_ed/count_usec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.171    hcsr04/us_clk/clk_ed/count_usec_reg[16]_i_1_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.505 r  hcsr04/us_clk/clk_ed/count_usec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.505    hcsr04/us_clk_n_20
    SLICE_X4Y20          FDCE                                         r  hcsr04/count_usec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.506     9.847    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y20          FDCE                                         r  hcsr04/count_usec_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.273    10.120    
                         clock uncertainty           -0.035    10.085    
    SLICE_X4Y20          FDCE (Setup_fdce_C_D)        0.065    10.150    hcsr04/count_usec_reg[21]
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_e_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.638ns (22.867%)  route 2.152ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.629     5.150    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  hcsr04/count_usec_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  hcsr04/count_usec_e_reg/Q
                         net (fo=38, routed)          1.333     7.001    hcsr04/us_clk/clk_ed/distance_cnt_reg[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.120     7.121 r  hcsr04/us_clk/clk_ed/count_usec[0]_i_1/O
                         net (fo=22, routed)          0.819     7.940    hcsr04/us_clk_n_22
    SLICE_X4Y15          FDCE                                         r  hcsr04/count_usec_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     9.852    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  hcsr04/count_usec_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.112    
                         clock uncertainty           -0.035    10.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.405     9.672    hcsr04/count_usec_reg[0]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_e_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.638ns (22.867%)  route 2.152ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.629     5.150    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  hcsr04/count_usec_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  hcsr04/count_usec_e_reg/Q
                         net (fo=38, routed)          1.333     7.001    hcsr04/us_clk/clk_ed/distance_cnt_reg[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.120     7.121 r  hcsr04/us_clk/clk_ed/count_usec[0]_i_1/O
                         net (fo=22, routed)          0.819     7.940    hcsr04/us_clk_n_22
    SLICE_X4Y15          FDCE                                         r  hcsr04/count_usec_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     9.852    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  hcsr04/count_usec_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.112    
                         clock uncertainty           -0.035    10.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.405     9.672    hcsr04/count_usec_reg[1]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 hcsr04/count_usec_e_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/count_usec_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.790ns  (logic 0.638ns (22.867%)  route 2.152ns (77.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 9.852 - 5.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.629     5.150    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  hcsr04/count_usec_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.518     5.668 f  hcsr04/count_usec_e_reg/Q
                         net (fo=38, routed)          1.333     7.001    hcsr04/us_clk/clk_ed/distance_cnt_reg[1]
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.120     7.121 r  hcsr04/us_clk/clk_ed/count_usec[0]_i_1/O
                         net (fo=22, routed)          0.819     7.940    hcsr04/us_clk_n_22
    SLICE_X4Y15          FDCE                                         r  hcsr04/count_usec_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.511     9.852    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y15          FDCE                                         r  hcsr04/count_usec_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.112    
                         clock uncertainty           -0.035    10.077    
    SLICE_X4Y15          FDCE (Setup_fdce_C_CE)      -0.405     9.672    hcsr04/count_usec_reg[2]
  -------------------------------------------------------------------
                         required time                          9.672    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  1.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/cnt_sysclk_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.428%)  route 0.103ns (35.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  hcsr04/us_clk/cnt_sysclk_reg[3]/Q
                         net (fo=5, routed)           0.103     1.708    hcsr04/us_clk/cnt_sysclk_reg[3]
    SLICE_X4Y23          LUT6 (Prop_lut6_I4_O)        0.045     1.753 r  hcsr04/us_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.753    hcsr04/us_clk/p_0_in[5]
    SLICE_X4Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y23          FDCE (Hold_fdce_C_D)         0.091     1.568    hcsr04/us_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 hcsr04/div_usec_58_reg[1]_C/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/div_usec_58_reg[2]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.410%)  route 0.120ns (38.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     6.466    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[1]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.146     6.612 r  hcsr04/div_usec_58_reg[1]_C/Q
                         net (fo=6, routed)           0.120     6.732    hcsr04/us_clk/clk_ed/div_usec_58[1]
    SLICE_X5Y22          LUT4 (Prop_lut4_I1_O)        0.045     6.777 r  hcsr04/us_clk/clk_ed/div_usec_58[2]_C_i_1/O
                         net (fo=1, routed)           0.000     6.777    hcsr04/us_clk_n_32
    SLICE_X5Y22          FDCE                                         r  hcsr04/div_usec_58_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     6.978    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  hcsr04/div_usec_58_reg[2]_C/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.479    
    SLICE_X5Y22          FDCE (Hold_fdce_C_D)         0.098     6.577    hcsr04/div_usec_58_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -6.577    
                         arrival time                           6.777    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hcsr04/div_usec_58_reg[2]_C/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/div_usec_58_reg[3]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.338ns  (logic 0.195ns (57.628%)  route 0.143ns (42.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     6.466    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  hcsr04/div_usec_58_reg[2]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.146     6.612 r  hcsr04/div_usec_58_reg[2]_C/Q
                         net (fo=5, routed)           0.143     6.756    hcsr04/us_clk/clk_ed/div_usec_58[2]
    SLICE_X4Y22          LUT5 (Prop_lut5_I3_O)        0.049     6.805 r  hcsr04/us_clk/clk_ed/div_usec_58[3]_C_i_1/O
                         net (fo=1, routed)           0.000     6.805    hcsr04/us_clk_n_34
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     6.978    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[3]_C/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.479    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.114     6.593    hcsr04/div_usec_58_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -6.593    
                         arrival time                           6.805    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/cnt_sysclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.007%)  route 0.143ns (42.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  hcsr04/us_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.143     1.748    hcsr04/us_clk/cnt_sysclk_reg[5]
    SLICE_X5Y23          LUT5 (Prop_lut5_I4_O)        0.049     1.797 r  hcsr04/us_clk/cnt_sysclk[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    hcsr04/us_clk/p_0_in[2]
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.107     1.584    hcsr04/us_clk/cnt_sysclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/cnt_sysclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.657%)  route 0.142ns (43.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  hcsr04/us_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.142     1.747    hcsr04/us_clk/cnt_sysclk_reg[5]
    SLICE_X5Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.792 r  hcsr04/us_clk/cnt_sysclk[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    hcsr04/us_clk/p_0_in[0]
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.091     1.568    hcsr04/us_clk/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 hcsr04/us_clk/cnt_sysclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/us_clk/cnt_sysclk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.484%)  route 0.143ns (43.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.581     1.464    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X4Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  hcsr04/us_clk/cnt_sysclk_reg[5]/Q
                         net (fo=7, routed)           0.143     1.748    hcsr04/us_clk/cnt_sysclk_reg[5]
    SLICE_X5Y23          LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  hcsr04/us_clk/cnt_sysclk[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    hcsr04/us_clk/p_0_in[1]
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.849     1.976    hcsr04/us_clk/clk_IBUF_BUFG
    SLICE_X5Y23          FDCE                                         r  hcsr04/us_clk/cnt_sysclk_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.092     1.569    hcsr04/us_clk/cnt_sysclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hcsr04/div_usec_58_reg[5]_C/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/div_usec_58_reg[1]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.336ns  (logic 0.191ns (56.811%)  route 0.145ns (43.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns = ( 6.978 - 5.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 6.466 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     6.466    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[5]_C/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.146     6.612 f  hcsr04/div_usec_58_reg[5]_C/Q
                         net (fo=4, routed)           0.145     6.757    hcsr04/us_clk/clk_ed/div_usec_58[5]
    SLICE_X4Y22          LUT6 (Prop_lut6_I2_O)        0.045     6.802 r  hcsr04/us_clk/clk_ed/div_usec_58[1]_C_i_1/O
                         net (fo=1, routed)           0.000     6.802    hcsr04/us_clk_n_31
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.851     6.978    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[1]_C/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.466    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.098     6.564    hcsr04/div_usec_58_reg[1]_C
  -------------------------------------------------------------------
                         required time                         -6.564    
                         arrival time                           6.802    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 hcsr04/distance_cnt_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hcsr04/distance_cnt_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.191ns (55.419%)  route 0.154ns (44.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     6.468    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  hcsr04/distance_cnt_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.146     6.614 r  hcsr04/distance_cnt_reg[7]/Q
                         net (fo=2, routed)           0.154     6.768    hcsr04/us_clk/clk_ed/Q[7]
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.045     6.813 r  hcsr04/us_clk/clk_ed/distance_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     6.813    hcsr04/p_0_in__0[7]
    SLICE_X3Y22          FDCE                                         r  hcsr04/distance_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.853     6.980    hcsr04/clk_IBUF_BUFG
    SLICE_X3Y22          FDCE                                         r  hcsr04/distance_cnt_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.468    
    SLICE_X3Y22          FDCE (Hold_fdce_C_D)         0.099     6.567    hcsr04/distance_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.567    
                         arrival time                           6.813    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.589     1.472    fnd/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  fnd/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  fnd/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.751    fnd/clk_div_reg_n_0_[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.861 r  fnd/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    fnd/clk_div_reg[0]_i_1_n_5
    SLICE_X6Y15          FDRE                                         r  fnd/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    fnd/clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  fnd/clk_div_reg[2]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X6Y15          FDRE (Hold_fdre_C_D)         0.134     1.606    fnd/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fnd/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.586     1.469    fnd/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  fnd/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  fnd/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.114     1.748    fnd/clk_div_reg_n_0_[14]
    SLICE_X6Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  fnd/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    fnd/clk_div_reg[12]_i_1_n_5
    SLICE_X6Y18          FDRE                                         r  fnd/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.855     1.982    fnd/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  fnd/clk_div_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.134     1.603    fnd/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y15    fnd/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    fnd/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y17    fnd/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    fnd/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    fnd/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    fnd/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y18    fnd/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    fnd/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y15    fnd/clk_div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y15    fnd/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y17    fnd/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y18    fnd/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.930ns  (logic 4.983ns (71.900%)  route 1.947ns (28.100%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  echo_IBUF_inst/O
                         net (fo=2, routed)           1.947     3.409    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     6.930 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.930    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.452ns (79.153%)  route 0.382ns (20.847%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  echo_IBUF_inst/O
                         net (fo=2, routed)           0.382     0.612    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     1.834 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.834    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcsr04/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.989ns (61.061%)  route 2.544ns (38.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627    10.148    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  hcsr04/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.459    10.607 r  hcsr04/state_reg[1]/Q
                         net (fo=11, routed)          2.544    13.151    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.681 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.681    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/state_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.060ns  (logic 3.964ns (65.414%)  route 2.096ns (34.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630    10.151    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y16          FDPE                                         r  hcsr04/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDPE (Prop_fdpe_C_Q)         0.459    10.610 r  hcsr04/state_reg[0]/Q
                         net (fo=12, routed)          2.096    12.706    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    16.211 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.211    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/state_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 3.960ns (66.353%)  route 2.008ns (33.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.627    10.148    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  hcsr04/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.459    10.607 r  hcsr04/state_reg[2]/Q
                         net (fo=11, routed)          2.008    12.615    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    16.116 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.116    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/state_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 3.968ns (68.175%)  route 1.852ns (31.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630    10.151    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  hcsr04/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.459    10.610 r  hcsr04/state_reg[3]/Q
                         net (fo=9, routed)           1.852    12.463    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    15.972 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.972    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcsr04/trig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.649ns  (logic 3.961ns (41.051%)  route 5.688ns (58.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.629     5.150    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  hcsr04/trig_reg/Q
                         net (fo=1, routed)           5.688    11.294    led_OBUF[14]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.799 r  trig_OBUF_inst/O
                         net (fo=0)                   0.000    14.799    trig
    J1                                                                r  trig (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.344ns  (logic 4.371ns (46.778%)  route 4.973ns (53.222%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    fnd/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.518     7.182    fnd/clk_div_reg[0]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.146     7.328 r  fnd/com_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.455    10.782    com_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    14.489 r  com_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.489    com[0]
    U2                                                                r  com[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.087ns  (logic 4.141ns (45.572%)  route 4.946ns (54.428%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    fnd/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.663 f  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.518     7.182    fnd/clk_div_reg[0]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.124     7.306 r  fnd/com_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.428    10.733    com_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    14.232 r  com_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.232    com[1]
    U4                                                                r  com[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.029ns  (logic 4.321ns (47.855%)  route 4.708ns (52.145%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.146    fnd/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           1.001     6.603    fnd/dec/digit_value__0[2]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.152     6.755 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.707    10.462    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    14.175 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.175    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.963ns  (logic 4.165ns (46.468%)  route 4.798ns (53.532%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.624     5.145    fnd/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  fnd/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  fnd/clk_div_reg[15]/Q
                         net (fo=9, routed)           1.510     7.174    fnd/clk_div_reg[0]
    SLICE_X8Y22          LUT2 (Prop_lut2_I0_O)        0.124     7.298 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.288    10.585    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.108 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.108    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.906ns  (logic 4.311ns (48.400%)  route 4.596ns (51.600%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.625     5.146    fnd/clk_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  fnd/digit_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  fnd/digit_value_reg[2]/Q
                         net (fo=8, routed)           0.769     6.371    fnd/digit_value__0[2]
    SLICE_X5Y21          LUT4 (Prop_lut4_I2_O)        0.149     6.520 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.827    10.347    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.706    14.052 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.052    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.503ns  (logic 1.493ns (59.664%)  route 1.010ns (40.336%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.120     1.727    fnd/dec/digit_value__0[0]
    SLICE_X5Y21          LUT4 (Prop_lut4_I2_O)        0.049     1.776 r  fnd/dec/seg_7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.890     2.666    seg_7_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     3.969 r  seg_7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.969    seg_7[3]
    V8                                                                r  seg_7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.422ns (52.092%)  route 1.308ns (47.908%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 f  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.120     1.727    fnd/dec/digit_value__0[0]
    SLICE_X5Y21          LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  fnd/dec/seg_7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.188     2.960    seg_7_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.196 r  seg_7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.196    seg_7[2]
    U8                                                                r  seg_7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.830ns  (logic 1.416ns (50.030%)  route 1.414ns (49.970%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.119     1.726    fnd/dec/digit_value__0[0]
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.045     1.771 r  fnd/dec/seg_7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.295     3.066    seg_7_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.297 r  seg_7_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.297    seg_7[1]
    W6                                                                r  seg_7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.418ns (49.808%)  route 1.429ns (50.192%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.224     1.833    fnd/dec/digit_value__0[3]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.878 r  fnd/dec/seg_7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.205     3.083    seg_7_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.316 r  seg_7_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.316    seg_7[6]
    U7                                                                r  seg_7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.495ns (52.387%)  route 1.359ns (47.613%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.471     2.103    fnd/clk_div_reg[1]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.047     2.150 r  fnd/com_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.888     3.038    com_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.323 r  com_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.323    com[3]
    W4                                                                r  com[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.968ns  (logic 1.463ns (49.285%)  route 1.505ns (50.715%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.224     1.833    fnd/dec/digit_value__0[3]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.051     1.884 r  fnd/dec/seg_7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.281     3.165    seg_7_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     4.436 r  seg_7_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.436    seg_7[5]
    V5                                                                r  seg_7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.407ns (47.341%)  route 1.565ns (52.659%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.224     1.833    fnd/dec/digit_value__0[3]
    SLICE_X5Y21          LUT4 (Prop_lut4_I0_O)        0.045     1.878 r  fnd/dec/seg_7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.341     3.219    seg_7_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.440 r  seg_7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.440    seg_7[4]
    U5                                                                r  seg_7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.463ns (48.972%)  route 1.524ns (51.028%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.583     1.466    fnd/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  fnd/digit_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  fnd/digit_value_reg[0]/Q
                         net (fo=8, routed)           0.119     1.726    fnd/dec/digit_value__0[0]
    SLICE_X5Y21          LUT4 (Prop_lut4_I2_O)        0.048     1.774 r  fnd/dec/seg_7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.405     3.179    seg_7_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.453 r  seg_7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.453    seg_7[0]
    W7                                                                r  seg_7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            com[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.080ns  (logic 1.433ns (46.522%)  route 1.647ns (53.478%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  fnd/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  fnd/clk_div_reg[16]/Q
                         net (fo=9, routed)           0.471     2.103    fnd/clk_div_reg[1]
    SLICE_X8Y22          LUT2 (Prop_lut2_I1_O)        0.045     2.148 r  fnd/com_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.176     3.324    com_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.548 r  com_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.548    com[2]
    V4                                                                r  com[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fnd/digit_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_7[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.097ns  (logic 1.456ns (47.002%)  route 1.641ns (52.998%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.585     1.468    fnd/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  fnd/digit_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  fnd/digit_value_reg[3]/Q
                         net (fo=8, routed)           0.224     1.833    fnd/digit_value__0[3]
    SLICE_X5Y21          LUT4 (Prop_lut4_I3_O)        0.049     1.882 r  fnd/seg_7_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.418     3.300    seg_7_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.266     4.565 r  seg_7_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.565    seg_7[7]
    V7                                                                r  seg_7[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 echo
                            (input port)
  Destination:            hcsr04/echo_ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.312ns  (logic 1.461ns (23.150%)  route 4.851ns (76.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  echo (IN)
                         net (fo=0)                   0.000     0.000    echo
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  echo_IBUF_inst/O
                         net (fo=2, routed)           4.851     6.312    hcsr04/echo_ed/led_OBUF[0]
    SLICE_X5Y21          FDCE                                         r  hcsr04/echo_ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.846    hcsr04/echo_ed/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  hcsr04/echo_ed/ff_cur_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/div_usec_58_reg[3]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.253ns  (logic 1.951ns (37.146%)  route 3.302ns (62.854%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          2.701     4.142    hcsr04/us_clk/clk_ed/reset_p_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.152     4.294 r  hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3/O
                         net (fo=4, routed)           0.601     4.895    hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3_n_0
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.358     5.253 r  hcsr04/us_clk/clk_ed/div_usec_58[3]_C_i_1/O
                         net (fo=1, routed)           0.000     5.253    hcsr04/us_clk_n_34
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     9.844    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[3]_C/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/div_usec_58_reg[0]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 1.925ns (36.833%)  route 3.302ns (63.167%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          2.701     4.142    hcsr04/us_clk/clk_ed/reset_p_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.152     4.294 r  hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3/O
                         net (fo=4, routed)           0.601     4.895    hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I0_O)        0.332     5.227 r  hcsr04/us_clk/clk_ed/div_usec_58[0]_C_i_1/O
                         net (fo=1, routed)           0.000     5.227    hcsr04/us_clk_n_33
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     9.844    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[0]_C/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/div_usec_58_reg[5]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.956ns  (logic 1.925ns (38.851%)  route 3.030ns (61.149%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          2.701     4.142    hcsr04/us_clk/clk_ed/reset_p_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.152     4.294 r  hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3/O
                         net (fo=4, routed)           0.329     4.624    hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.332     4.956 r  hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_2/O
                         net (fo=1, routed)           0.000     4.956    hcsr04/us_clk_n_36
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     9.844    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[5]_C/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/div_usec_58_reg[4]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.952ns  (logic 1.925ns (38.875%)  route 3.027ns (61.125%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          2.701     4.142    hcsr04/us_clk/clk_ed/reset_p_IBUF
    SLICE_X3Y22          LUT5 (Prop_lut5_I4_O)        0.152     4.294 r  hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3/O
                         net (fo=4, routed)           0.326     4.620    hcsr04/us_clk/clk_ed/div_usec_58[5]_C_i_3_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.332     4.952 r  hcsr04/us_clk/clk_ed/div_usec_58[4]_C_i_1/O
                         net (fo=1, routed)           0.000     4.952    hcsr04/us_clk_n_35
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     9.844    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[4]_C/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/div_usec_58_reg[2]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 1.689ns (34.406%)  route 3.221ns (65.594%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          2.699     4.141    hcsr04/us_clk/clk_ed/reset_p_IBUF
    SLICE_X4Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.265 r  hcsr04/us_clk/clk_ed/div_usec_58[2]_C_i_2/O
                         net (fo=1, routed)           0.521     4.786    hcsr04/us_clk/clk_ed/div_usec_58[2]_C_i_2_n_0
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.124     4.910 r  hcsr04/us_clk/clk_ed/div_usec_58[2]_C_i_1/O
                         net (fo=1, routed)           0.000     4.910    hcsr04/us_clk_n_32
    SLICE_X5Y22          FDCE                                         r  hcsr04/div_usec_58_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     9.844    hcsr04/clk_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  hcsr04/div_usec_58_reg[2]_C/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/div_usec_58_reg[1]_C/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.689ns (35.400%)  route 3.083ns (64.600%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 9.844 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          2.493     3.934    hcsr04/us_clk/clk_ed/reset_p_IBUF
    SLICE_X2Y22          LUT4 (Prop_lut4_I0_O)        0.124     4.058 f  hcsr04/us_clk/clk_ed/div_usec_58[1]_C_i_2/O
                         net (fo=1, routed)           0.590     4.648    hcsr04/us_clk/clk_ed/div_usec_58[1]_C_i_2_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124     4.772 r  hcsr04/us_clk/clk_ed/div_usec_58[1]_C_i_1/O
                         net (fo=1, routed)           0.000     4.772    hcsr04/us_clk_n_31
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.503     9.844    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y22          FDCE                                         r  hcsr04/div_usec_58_reg[1]_C/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/distance_cm_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.565ns (37.800%)  route 2.576ns (62.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          1.767     3.208    hcsr04/echo_ed/reset_p_IBUF
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.332 r  hcsr04/echo_ed/distance_cm[7]_i_1/O
                         net (fo=8, routed)           0.809     4.141    hcsr04/echo_ed_n_3
    SLICE_X2Y22          FDCE                                         r  hcsr04/distance_cm_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.846    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  hcsr04/distance_cm_reg[5]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/distance_cm_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.141ns  (logic 1.565ns (37.800%)  route 2.576ns (62.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          1.767     3.208    hcsr04/echo_ed/reset_p_IBUF
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.332 r  hcsr04/echo_ed/distance_cm[7]_i_1/O
                         net (fo=8, routed)           0.809     4.141    hcsr04/echo_ed_n_3
    SLICE_X2Y22          FDCE                                         r  hcsr04/distance_cm_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.505     4.846    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y22          FDCE                                         r  hcsr04/distance_cm_reg[7]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/distance_cm_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.000ns  (logic 1.565ns (39.130%)  route 2.435ns (60.870%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          1.767     3.208    hcsr04/echo_ed/reset_p_IBUF
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.124     3.332 r  hcsr04/echo_ed/distance_cm[7]_i_1/O
                         net (fo=8, routed)           0.668     4.000    hcsr04/echo_ed_n_3
    SLICE_X2Y21          FDCE                                         r  hcsr04/distance_cm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.507     4.848    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  hcsr04/distance_cm_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.210ns (30.629%)  route 0.475ns (69.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.475     0.684    hcsr04/reset_p_IBUF
    SLICE_X0Y16          FDPE                                         f  hcsr04/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     6.986    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y16          FDPE                                         r  hcsr04/state_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.210ns (30.629%)  route 0.475ns (69.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.475     0.684    hcsr04/reset_p_IBUF
    SLICE_X0Y16          FDCE                                         f  hcsr04/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.859     6.986    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y16          FDCE                                         r  hcsr04/state_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/count_usec_e_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.961%)  route 0.540ns (72.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.540     0.749    hcsr04/reset_p_IBUF
    SLICE_X2Y17          FDCE                                         f  hcsr04/count_usec_e_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  hcsr04/count_usec_e_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/trig_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.431%)  route 0.554ns (72.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.554     0.764    hcsr04/reset_p_IBUF
    SLICE_X1Y17          FDCE                                         f  hcsr04/trig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/trig_reg_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.210ns (27.431%)  route 0.554ns (72.569%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.554     0.764    hcsr04/reset_p_IBUF
    SLICE_X1Y17          FDCE                                         f  hcsr04/trig_reg_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  hcsr04/trig_reg_lopt_replica/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/next_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.276%)  route 0.559ns (72.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.559     0.768    hcsr04/reset_p_IBUF
    SLICE_X0Y17          FDPE                                         f  hcsr04/next_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y17          FDPE                                         r  hcsr04/next_state_reg[0]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/next_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.210ns (27.276%)  route 0.559ns (72.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.559     0.768    hcsr04/reset_p_IBUF
    SLICE_X0Y17          FDCE                                         f  hcsr04/next_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.858     1.985    hcsr04/clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  hcsr04/next_state_reg[3]/C

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/count_usec_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.815%)  route 0.602ns (74.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.602     0.812    hcsr04/reset_p_IBUF
    SLICE_X4Y16          FDCE                                         f  hcsr04/count_usec_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     6.984    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  hcsr04/count_usec_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/count_usec_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.815%)  route 0.602ns (74.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.602     0.812    hcsr04/reset_p_IBUF
    SLICE_X4Y16          FDCE                                         f  hcsr04/count_usec_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     6.984    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  hcsr04/count_usec_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset_p
                            (input port)
  Destination:            hcsr04/count_usec_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.210ns (25.815%)  route 0.602ns (74.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_p (IN)
                         net (fo=0)                   0.000     0.000    reset_p
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_p_IBUF_inst/O
                         net (fo=75, routed)          0.602     0.812    hcsr04/reset_p_IBUF
    SLICE_X4Y16          FDCE                                         f  hcsr04/count_usec_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.857     6.984    hcsr04/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  hcsr04/count_usec_reg[6]/C  (IS_INVERTED)





