Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 0763165584E
	for <lists+qemu-devel@lfdr.de>; Sat, 24 Dec 2022 04:54:26 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1p8vaV-0006pX-SR; Fri, 23 Dec 2022 22:52:43 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <bmeng.cn@gmail.com>)
 id 1p8vaO-0006pB-L4; Fri, 23 Dec 2022 22:52:36 -0500
Received: from mail-ej1-x62a.google.com ([2a00:1450:4864:20::62a])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <bmeng.cn@gmail.com>)
 id 1p8vaK-0006CE-UG; Fri, 23 Dec 2022 22:52:35 -0500
Received: by mail-ej1-x62a.google.com with SMTP id qk9so15863686ejc.3;
 Fri, 23 Dec 2022 19:52:31 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=HfrK09LSKKwTFS2KUd8XUMb6J3shGWgzjtMPyNPL2PE=;
 b=fJGt2VvvfjBijZ5yOYy997yIJrsGpji3SOuv5SfOPCll1IAsJMbIWulCQWPWcYx4cT
 Ul9cFdVOvv3qUqNLk7WM7BAGDIXf8upeGpuAJmTgDH5asNRL0kDy61PmqqXYWOlapL9y
 WiPqxSKVEC3tQXrJqolvma5vg++cn2oQMa6nzIJ1ZFsPVF3Uuvbm6pigtxCH3mAxjY+l
 fg3n22/9byr+zXMt+K75XBXJatRyWPgJzPN0UzAWn3PXfvP2eGSCDFqdOffkHjTfmJmp
 45IBO1gENDqmIAq+MYsvz5o9wN3Z6SrG4EykCSUDw0g2mgAPhhXf1x8tFKHQ0LdZ82g/
 J97Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=HfrK09LSKKwTFS2KUd8XUMb6J3shGWgzjtMPyNPL2PE=;
 b=jrU5BlYQpfR1FejNDJUCSsBoXN/lc6v5K9fvNQ7zTbi86tLTAQnDy0dpgbOhED+Luz
 2ux43bPrisW6JwkYEtP4B/a9pw3DdHFvV4nKYo4Tt8bMBjX8wcPy8deVOoYoPu787K+j
 6Fu1YQo7CMg334mMP8Ttq0EC8ABirquMigNBytcafbBYKlnAXSt57khQBCtoUg7YWc7l
 +WfEdmLtySjQMx3NsjhfwZhnAn8ee5mIHR9YTvf6OMqJVqwLhOXdWUusImJngjtftvRV
 6vsYGF7AHup5dhtI1Wkl7DNmqDQyy8j9iR/AkssCSBLugvyQQVtHRqQg19Ob/r3u0Ufm
 AufQ==
X-Gm-Message-State: AFqh2kpYg5rjlZFj6ZG6rFVwxm2X+SAVfjE2t+JUkdnulYqPZJ1QGP2l
 Wdyi7pdxgFLtIxmwGE48fJrm2++qhRDEUzkXOGM=
X-Google-Smtp-Source: AMrXdXuM6BTktW8QT0OsP0KV+BmGys6jrMQHHwsKyAkILDNA54P/no+KAQslKsPUmUhOg4UJKfl5Az3wRSfcbz7VrDc=
X-Received: by 2002:a17:906:824a:b0:7c1:6f0a:a2d6 with SMTP id
 f10-20020a170906824a00b007c16f0aa2d6mr1323316ejx.337.1671853950252; Fri, 23
 Dec 2022 19:52:30 -0800 (PST)
MIME-Version: 1.0
References: <20221221182300.307900-1-dbarboza@ventanamicro.com>
 <20221221182300.307900-2-dbarboza@ventanamicro.com>
 <CAEUhbmX03QVTCOyeMZy6_=RSOZUAz84_WDyTbQMUKJ0Dec2v2Q@mail.gmail.com>
 <c8c87014-0c50-1649-2889-fa54a6110c19@ventanamicro.com>
 <CAEUhbmVPt2uN-=OGg6qu2HVAm1zc83hO3MpAbnQsBnTAOm1YYg@mail.gmail.com>
 <CAAhSdy1hhpzCpDJzMki7Rcd1Uu3gB2GFWyatbNFNNQMj-iHj1A@mail.gmail.com>
 <CAEUhbmVEtPaHrOt2RWEad6-SA4Qwtd+Xe4Lir78t86N5GR2Q=Q@mail.gmail.com>
In-Reply-To: <CAEUhbmVEtPaHrOt2RWEad6-SA4Qwtd+Xe4Lir78t86N5GR2Q=Q@mail.gmail.com>
From: Bin Meng <bmeng.cn@gmail.com>
Date: Sat, 24 Dec 2022 11:52:18 +0800
Message-ID: <CAEUhbmUJ8ViH-mVYZX6BkkWrgTMjH2meYg0=S8O=86N0YK-q-w@mail.gmail.com>
Subject: Re: [PATCH 01/15] tests/avocado: add RISC-V opensbi boot test
To: Anup Patel <anup@brainfault.org>,
 Alistair Francis <Alistair.Francis@wdc.com>
Cc: Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Anup Patel <apatel@ventanamicro.com>, 
 qemu-devel@nongnu.org, qemu-riscv@nongnu.org, 
 Bin Meng <bin.meng@windriver.com>, Cleber Rosa <crosa@redhat.com>, 
 =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <philmd@linaro.org>, 
 Wainer dos Santos Moschetta <wainersm@redhat.com>,
 Beraldo Leal <bleal@redhat.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::62a;
 envelope-from=bmeng.cn@gmail.com; helo=mail-ej1-x62a.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi,

On Fri, Dec 23, 2022 at 2:25 PM Bin Meng <bmeng.cn@gmail.com> wrote:
>
> Hi Anup,
>
> On Fri, Dec 23, 2022 at 12:56 AM Anup Patel <anup@brainfault.org> wrote:
> >
> > On Thu, Dec 22, 2022 at 6:27 PM Bin Meng <bmeng.cn@gmail.com> wrote:
> > >
> > > On Thu, Dec 22, 2022 at 6:47 PM Daniel Henrique Barboza
> > > <dbarboza@ventanamicro.com> wrote:
> > > >
> > > >
> > > >
> > > > On 12/22/22 07:24, Bin Meng wrote:
> > > > > On Thu, Dec 22, 2022 at 2:29 AM Daniel Henrique Barboza
> > > > > <dbarboza@ventanamicro.com> wrote:
> > > > >> This test is used to do a quick sanity check to ensure that we'r=
e able
> > > > >> to run the existing QEMU FW image.
> > > > >>
> > > > >> 'sifive_u', 'spike' and 'virt' riscv64 machines, and 'sifive_u' =
and
> > > > >> 'virt' 32 bit machines are able to run the default RISCV64_BIOS_=
BIN |
> > > > >> RISCV32_BIOS_BIN firmware with minimal options.
> > > > >>
> > > > >> Cc: Cleber Rosa <crosa@redhat.com>
> > > > >> Cc: Philippe Mathieu-Daud=C3=A9 <philmd@linaro.org>
> > > > >> Cc: Wainer dos Santos Moschetta <wainersm@redhat.com>
> > > > >> Cc: Beraldo Leal <bleal@redhat.com>
> > > > >> Signed-off-by: Daniel Henrique Barboza <dbarboza@ventanamicro.co=
m>
> > > > >> ---
> > > > >>   tests/avocado/riscv_opensbi.py | 65 ++++++++++++++++++++++++++=
++++++++
> > > > >>   1 file changed, 65 insertions(+)
> > > > >>   create mode 100644 tests/avocado/riscv_opensbi.py
> > > > >>
> > > > >> diff --git a/tests/avocado/riscv_opensbi.py b/tests/avocado/risc=
v_opensbi.py
> > > > >> new file mode 100644
> > > > >> index 0000000000..abc99ced30
> > > > >> --- /dev/null
> > > > >> +++ b/tests/avocado/riscv_opensbi.py
> > > > >> @@ -0,0 +1,65 @@
> > > > >> +# opensbi boot test for RISC-V machines
> > > > >> +#
> > > > >> +# Copyright (c) 2022, Ventana Micro
> > > > >> +#
> > > > >> +# This work is licensed under the terms of the GNU GPL, version=
 2 or
> > > > >> +# later.  See the COPYING file in the top-level directory.
> > > > >> +
> > > > >> +from avocado_qemu import QemuSystemTest
> > > > >> +from avocado_qemu import wait_for_console_pattern
> > > > >> +
> > > > >> +class RiscvOpensbi(QemuSystemTest):
> > > > >> +    """
> > > > >> +    :avocado: tags=3Daccel:tcg
> > > > >> +    """
> > > > >> +    timeout =3D 5
> > > > >> +
> > > > >> +    def test_riscv64_virt(self):
> > > > >> +        """
> > > > >> +        :avocado: tags=3Darch:riscv64
> > > > >> +        :avocado: tags=3Dmachine:virt
> > > > >> +        """
> > > > >> +        self.vm.set_console()
> > > > >> +        self.vm.launch()
> > > > >> +        wait_for_console_pattern(self, 'Platform Name')
> > > > >> +        wait_for_console_pattern(self, 'Boot HART MEDELEG')
> > > > >> +
> > > > >> +    def test_riscv64_spike(self):
> > > > >> +        """
> > > > >> +        :avocado: tags=3Darch:riscv64
> > > > >> +        :avocado: tags=3Dmachine:spike
> > > > >> +        """
> > > > >> +        self.vm.set_console()
> > > > >> +        self.vm.launch()
> > > > >> +        wait_for_console_pattern(self, 'Platform Name')
> > > > >> +        wait_for_console_pattern(self, 'Boot HART MEDELEG')
> > > > >> +
> > > > >> +    def test_riscv64_sifive_u(self):
> > > > >> +        """
> > > > >> +        :avocado: tags=3Darch:riscv64
> > > > >> +        :avocado: tags=3Dmachine:sifive_u
> > > > >> +        """
> > > > >> +        self.vm.set_console()
> > > > >> +        self.vm.launch()
> > > > >> +        wait_for_console_pattern(self, 'Platform Name')
> > > > >> +        wait_for_console_pattern(self, 'Boot HART MEDELEG')
> > > > >> +
> > > > >> +    def test_riscv32_virt(self):
> > > > >> +        """
> > > > >> +        :avocado: tags=3Darch:riscv32
> > > > >> +        :avocado: tags=3Dmachine:virt
> > > > >> +        """
> > > > >> +        self.vm.set_console()
> > > > >> +        self.vm.launch()
> > > > >> +        wait_for_console_pattern(self, 'Platform Name')
> > > > >> +        wait_for_console_pattern(self, 'Boot HART MEDELEG')
> > > > > How about testing riscv32_spike too?
> > > >
> > > >
> > > > I didn't manage to make it work. This riscv64 spark command line bo=
ots opensbi:
> > > >
> > > >
> > > > $ ./qemu-system-riscv64 -nographic -display none -vga none -machine=
 spike
> > > >
> > > > OpenSBI v1.1
> > > >     ____                    _____ ____ _____
> > > >    / __ \                  / ____|  _ \_   _|
> > > >   | |  | |_ __   ___ _ __ | (___ | |_) || |
> > > >   | |  | | '_ \ / _ \ '_ \ \___ \|  _ < | |
> > > >   | |__| | |_) |  __/ | | |____) | |_) || |_
> > > >    \____/| .__/ \___|_| |_|_____/|____/_____|
> > > >          | |
> > > >          |_|
> > > >
> > > > (...)
> > > >
> > > > The same command line doesn't boot riscv32 spark:
> > > >
> > > > ./qemu-system-riscv32 -nographic -display none -vga none -machine s=
pike
> > > > (--- hangs indefinitely ---)
> > > >
> > > > I debugged it a bit and, as far as boot code goes, it goes all the =
way and loads the
> > > > opensbi 32bit binary.
> > > >
> > > > After that I tried to found any command line example that boots spi=
ke with riscv32
> > > > bit and didn't find any.  So I gave up digging it further because I=
 became unsure
> > > > about whether 32-bit spike works.
> > > >
> > > > If someone can verify that yes, 32-bit spike is supposed to work, t=
hen I believe it's
> > > > worth investigating why it's not the case ATM.
> > > >
> > >
> > > +Anup who might know if QEMU spike 32-bit machine works with opensbi
> > > 32-bit generic image.
> >
> > We never got HTIF putc() working on QEMU RV32 Spike but it works
> > perfectly fine on QEMU RV64 Spike.
>
> Where is the problem for the 32-bit? Is it in OpenSBI or in QEMU?
>
> >
> > See below log of QEMU RV64 Spike ...
> >
>
> If we cannot get Spike 32-bit to work in QEMU, should we drop the
> 32-bit support? @Alistair Francis

I got a deeper look at the 32-bit spike issue and I believe it is a
problem of QEMU HTIF emulation.

I will see if I can spin a patch to fix this.

Regards,
Bin

