{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540364288585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540364288589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 02:58:08 2018 " "Processing started: Wed Oct 24 02:58:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540364288589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540364288589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part3 -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part3 -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540364288589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540364289211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540364289211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 7 7 " "Found 7 design units, including 7 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""} { "Info" "ISGN_ENTITY_NAME" "2 letterselect " "Found entity 2: letterselect" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock2 " "Found entity 3: clock2" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""} { "Info" "ISGN_ENTITY_NAME" "4 LSLeft " "Found entity 4: LSLeft" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift " "Found entity 5: shift" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux2to1 " "Found entity 6: mux2to1" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""} { "Info" "ISGN_ENTITY_NAME" "7 bitregister " "Found entity 7: bitregister" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540364296891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540364296891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540364296923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "letterselect letterselect:ls " "Elaborating entity \"letterselect\" for hierarchy \"letterselect:ls\"" {  } { { "main.v" "ls" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364296934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSLeft LSLeft:s0 " "Elaborating entity \"LSLeft\" for hierarchy \"LSLeft:s0\"" {  } { { "main.v" "s0" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364296944 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pass\[13\] main.v(76) " "Output port \"pass\[13\]\" at main.v(76) has no driver" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1540364296945 "|main|LSLeft:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock2 LSLeft:s0\|clock2:c0 " "Elaborating entity \"clock2\" for hierarchy \"LSLeft:s0\|clock2:c0\"" {  } { { "main.v" "c0" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364296956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(59) " "Verilog HDL assignment warning at main.v(59): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540364296957 "|main|LSLeft:s0|clock2:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 main.v(62) " "Verilog HDL assignment warning at main.v(62): truncated value with size 32 to match size of target (24)" {  } { { "main.v" "" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540364296957 "|main|LSLeft:s0|clock2:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift LSLeft:s0\|shift:s0 " "Elaborating entity \"shift\" for hierarchy \"LSLeft:s0\|shift:s0\"" {  } { { "main.v" "s0" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364296969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 LSLeft:s0\|shift:s0\|mux2to1:m2 " "Elaborating entity \"mux2to1\" for hierarchy \"LSLeft:s0\|shift:s0\|mux2to1:m2\"" {  } { { "main.v" "m2" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364296980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitregister LSLeft:s0\|shift:s0\|bitregister:b1 " "Elaborating entity \"bitregister\" for hierarchy \"LSLeft:s0\|shift:s0\|bitregister:b1\"" {  } { { "main.v" "b1" { Text "C:/Users/Bob/Desktop/ECE241/Labs/Lab5/Part3/main.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364296991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540364297434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540364297527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540364297933 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540364297933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540364297987 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540364297987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540364297987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540364297987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540364298018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 02:58:18 2018 " "Processing ended: Wed Oct 24 02:58:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540364298018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540364298018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540364298018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540364298018 ""}
