###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        96128   # Number of WRITE/WRITEP commands
num_reads_done                 =       528109   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       405717   # Number of read row buffer hits
num_read_cmds                  =       528106   # Number of READ/READP commands
num_writes_done                =        96128   # Number of read requests issued
num_write_row_hits             =        70096   # Number of write row buffer hits
num_act_cmds                   =       148945   # Number of ACT commands
num_pre_cmds                   =       148914   # Number of PRE commands
num_ondemand_pres              =       127314   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9258164   # Cyles of rank active rank.0
rank_active_cycles.1           =      8951721   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       741836   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1048279   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       588678   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5801   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1911   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2548   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1034   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          361   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          400   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          550   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          667   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          571   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21716   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =          126   # Write cmd latency (cycles)
write_latency[40-59]           =          186   # Write cmd latency (cycles)
write_latency[60-79]           =          395   # Write cmd latency (cycles)
write_latency[80-99]           =          822   # Write cmd latency (cycles)
write_latency[100-119]         =         1646   # Write cmd latency (cycles)
write_latency[120-139]         =         2938   # Write cmd latency (cycles)
write_latency[140-159]         =         4142   # Write cmd latency (cycles)
write_latency[160-179]         =         4852   # Write cmd latency (cycles)
write_latency[180-199]         =         5141   # Write cmd latency (cycles)
write_latency[200-]            =        75879   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       210473   # Read request latency (cycles)
read_latency[40-59]            =        69061   # Read request latency (cycles)
read_latency[60-79]            =        81511   # Read request latency (cycles)
read_latency[80-99]            =        33265   # Read request latency (cycles)
read_latency[100-119]          =        24016   # Read request latency (cycles)
read_latency[120-139]          =        18115   # Read request latency (cycles)
read_latency[140-159]          =        10868   # Read request latency (cycles)
read_latency[160-179]          =         8093   # Read request latency (cycles)
read_latency[180-199]          =         6266   # Read request latency (cycles)
read_latency[200-]             =        66439   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.79871e+08   # Write energy
read_energy                    =  2.12932e+09   # Read energy
act_energy                     =  4.07514e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.56081e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.03174e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77709e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58587e+09   # Active standby energy rank.1
average_read_latency           =      111.284   # Average read request latency (cycles)
average_interarrival           =      16.0193   # Average request interarrival latency (cycles)
total_energy                   =  1.59436e+10   # Total energy (pJ)
average_power                  =      1594.36   # Average power (mW)
average_bandwidth              =      5.32682   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       104984   # Number of WRITE/WRITEP commands
num_reads_done                 =       537510   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       394704   # Number of read row buffer hits
num_read_cmds                  =       537510   # Number of READ/READP commands
num_writes_done                =       104987   # Number of read requests issued
num_write_row_hits             =        72813   # Number of write row buffer hits
num_act_cmds                   =       175618   # Number of ACT commands
num_pre_cmds                   =       175589   # Number of PRE commands
num_ondemand_pres              =       154397   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9084388   # Cyles of rank active rank.0
rank_active_cycles.1           =      9061142   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       915612   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       938858   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       607208   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5730   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1857   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2595   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          932   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          341   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          401   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          537   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          644   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          573   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21679   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          179   # Write cmd latency (cycles)
write_latency[40-59]           =          185   # Write cmd latency (cycles)
write_latency[60-79]           =          301   # Write cmd latency (cycles)
write_latency[80-99]           =          773   # Write cmd latency (cycles)
write_latency[100-119]         =         1485   # Write cmd latency (cycles)
write_latency[120-139]         =         2855   # Write cmd latency (cycles)
write_latency[140-159]         =         4342   # Write cmd latency (cycles)
write_latency[160-179]         =         5436   # Write cmd latency (cycles)
write_latency[180-199]         =         6091   # Write cmd latency (cycles)
write_latency[200-]            =        83327   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       199042   # Read request latency (cycles)
read_latency[40-59]            =        66932   # Read request latency (cycles)
read_latency[60-79]            =        91019   # Read request latency (cycles)
read_latency[80-99]            =        35521   # Read request latency (cycles)
read_latency[100-119]          =        27451   # Read request latency (cycles)
read_latency[120-139]          =        21398   # Read request latency (cycles)
read_latency[140-159]          =        11882   # Read request latency (cycles)
read_latency[160-179]          =         8688   # Read request latency (cycles)
read_latency[180-199]          =         6820   # Read request latency (cycles)
read_latency[200-]             =        68757   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   5.2408e+08   # Write energy
read_energy                    =  2.16724e+09   # Read energy
act_energy                     =  4.80491e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.39494e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.50652e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.66866e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65415e+09   # Active standby energy rank.1
average_read_latency           =      113.041   # Average read request latency (cycles)
average_interarrival           =       15.564   # Average request interarrival latency (cycles)
total_energy                   =  1.60894e+10   # Total energy (pJ)
average_power                  =      1608.94   # Average power (mW)
average_bandwidth              =      5.48264   # Average bandwidth
