<stg><name>sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_43_2</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %column_indices_A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %values_A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %nnzA_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnzA

]]></Node>
<StgValue><ssdm name="nnzA_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i31 0, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc39:0 %i = load i31 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="31">
<![CDATA[
for.inc39:1 %zext_ln43_1 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc39:2 %icmp_ln43 = icmp_slt  i32 %zext_ln43_1, i32 %nnzA_read

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc39:3 %add_ln43 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc39:4 %br_ln43 = br i1 %icmp_ln43, void %for.inc51.0.preheader.exitStub, void %for.inc39.split

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="31">
<![CDATA[
for.inc39.split:0 %zext_ln43 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="31">
<![CDATA[
for.inc39.split:1 %trunc_ln43 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39.split:5 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:39 %values_A_addr = getelementptr i16 %values_A, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="values_A_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="12">
<![CDATA[
for.inc39.split:40 %values_A_load = load i12 %values_A_addr

]]></Node>
<StgValue><ssdm name="values_A_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="31">
<![CDATA[
for.inc39.split:41 %trunc_ln46 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
for.inc39.split:42 %switch_ln46 = switch i5 %trunc_ln46, void %arrayidx34.case.31, i5 0, void %arrayidx34.case.0, i5 1, void %arrayidx34.case.1, i5 2, void %arrayidx34.case.2, i5 3, void %arrayidx34.case.3, i5 4, void %arrayidx34.case.4, i5 5, void %arrayidx34.case.5, i5 6, void %arrayidx34.case.6, i5 7, void %arrayidx34.case.7, i5 8, void %arrayidx34.case.8, i5 9, void %arrayidx34.case.9, i5 10, void %arrayidx34.case.10, i5 11, void %arrayidx34.case.11, i5 12, void %arrayidx34.case.12, i5 13, void %arrayidx34.case.13, i5 14, void %arrayidx34.case.14, i5 15, void %arrayidx34.case.15, i5 16, void %arrayidx34.case.16, i5 17, void %arrayidx34.case.17, i5 18, void %arrayidx34.case.18, i5 19, void %arrayidx34.case.19, i5 20, void %arrayidx34.case.20, i5 21, void %arrayidx34.case.21, i5 22, void %arrayidx34.case.22, i5 23, void %arrayidx34.case.23, i5 24, void %arrayidx34.case.24, i5 25, void %arrayidx34.case.25, i5 26, void %arrayidx34.case.26, i5 27, void %arrayidx34.case.27, i5 28, void %arrayidx34.case.28, i5 29, void %arrayidx34.case.29, i5 30, void %arrayidx34.case.30

]]></Node>
<StgValue><ssdm name="switch_ln46"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx34.exit:0 %column_indices_A_addr = getelementptr i32 %column_indices_A, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="column_indices_A_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12">
<![CDATA[
arrayidx34.exit:1 %column_indices_A_load = load i12 %column_indices_A_addr

]]></Node>
<StgValue><ssdm name="column_indices_A_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="31" op_2_bw="32">
<![CDATA[
arrayidx34.exit:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %i, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx34.exit:6 %br_ln47 = br i1 %tmp, void %arrayidx38.case.0, void %arrayidx38.case.1

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx38.exit:0 %store_ln43 = store i31 %add_ln43, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx38.exit:1 %br_ln43 = br void %for.inc39

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0">
<![CDATA[
for.inc51.0.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc39.split:2 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc39.split:3 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc39.split:4 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
for.inc39.split:6 %zext_ln46 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:7 %local_values_A_V_addr = getelementptr i16 %local_values_A_V, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:8 %local_values_A_V_1_addr = getelementptr i16 %local_values_A_V_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:9 %local_values_A_V_2_addr = getelementptr i16 %local_values_A_V_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:10 %local_values_A_V_3_addr = getelementptr i16 %local_values_A_V_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:11 %local_values_A_V_4_addr = getelementptr i16 %local_values_A_V_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_4_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:12 %local_values_A_V_5_addr = getelementptr i16 %local_values_A_V_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_5_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:13 %local_values_A_V_6_addr = getelementptr i16 %local_values_A_V_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:14 %local_values_A_V_7_addr = getelementptr i16 %local_values_A_V_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_7_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:15 %local_values_A_V_8_addr = getelementptr i16 %local_values_A_V_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_8_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:16 %local_values_A_V_9_addr = getelementptr i16 %local_values_A_V_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_9_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:17 %local_values_A_V_10_addr = getelementptr i16 %local_values_A_V_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_10_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:18 %local_values_A_V_11_addr = getelementptr i16 %local_values_A_V_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_11_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:19 %local_values_A_V_12_addr = getelementptr i16 %local_values_A_V_12, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_12_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:20 %local_values_A_V_13_addr = getelementptr i16 %local_values_A_V_13, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_13_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:21 %local_values_A_V_14_addr = getelementptr i16 %local_values_A_V_14, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_14_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:22 %local_values_A_V_15_addr = getelementptr i16 %local_values_A_V_15, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_15_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:23 %local_values_A_V_16_addr = getelementptr i16 %local_values_A_V_16, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_16_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:24 %local_values_A_V_17_addr = getelementptr i16 %local_values_A_V_17, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_17_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:25 %local_values_A_V_18_addr = getelementptr i16 %local_values_A_V_18, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_18_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:26 %local_values_A_V_19_addr = getelementptr i16 %local_values_A_V_19, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_19_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:27 %local_values_A_V_20_addr = getelementptr i16 %local_values_A_V_20, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_20_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:28 %local_values_A_V_21_addr = getelementptr i16 %local_values_A_V_21, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_21_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:29 %local_values_A_V_22_addr = getelementptr i16 %local_values_A_V_22, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_22_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:30 %local_values_A_V_23_addr = getelementptr i16 %local_values_A_V_23, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_23_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:31 %local_values_A_V_24_addr = getelementptr i16 %local_values_A_V_24, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_24_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:32 %local_values_A_V_25_addr = getelementptr i16 %local_values_A_V_25, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_25_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:33 %local_values_A_V_26_addr = getelementptr i16 %local_values_A_V_26, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_26_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:34 %local_values_A_V_27_addr = getelementptr i16 %local_values_A_V_27, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_27_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:35 %local_values_A_V_28_addr = getelementptr i16 %local_values_A_V_28, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_28_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:36 %local_values_A_V_29_addr = getelementptr i16 %local_values_A_V_29, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_29_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:37 %local_values_A_V_30_addr = getelementptr i16 %local_values_A_V_30, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_30_addr"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.split:38 %local_values_A_V_31_addr = getelementptr i16 %local_values_A_V_31, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="local_values_A_V_31_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="12">
<![CDATA[
for.inc39.split:40 %values_A_load = load i12 %values_A_addr

]]></Node>
<StgValue><ssdm name="values_A_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.30:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.30:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.29:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.29:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.28:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.28:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.27:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.27:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.26:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.26:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.25:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.25:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.24:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.24:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.23:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.23:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.22:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.22:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.21:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.21:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.20:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.20:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.19:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.19:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.18:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.18:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.17:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.17:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.16:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.16:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.15:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.15:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.14:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.14:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.13:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.13:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.12:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.12:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.11:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.11:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.10:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.10:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.9:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.9:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.8:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.8:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.7:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.7:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.6:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.6:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.5:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.5:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.4:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.4:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.3:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.3:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.2:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.2:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.1:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.1:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.0:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.0:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx34.case.31:0 %store_ln46 = store i16 %values_A_load, i7 %local_values_A_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
arrayidx34.case.31:1 %br_ln46 = br void %arrayidx34.exit

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12">
<![CDATA[
arrayidx34.exit:1 %column_indices_A_load = load i12 %column_indices_A_addr

]]></Node>
<StgValue><ssdm name="column_indices_A_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="11">
<![CDATA[
arrayidx34.exit:2 %zext_ln47 = zext i11 %trunc_ln43

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx34.exit:3 %local_column_indices_A_addr = getelementptr i32 %local_column_indices_A, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="local_column_indices_A_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx34.exit:4 %local_column_indices_A_1_addr = getelementptr i32 %local_column_indices_A_1, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="local_column_indices_A_1_addr"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx38.case.0:0 %store_ln47 = store i32 %column_indices_A_load, i11 %local_column_indices_A_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx38.case.0:1 %br_ln47 = br void %arrayidx38.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
arrayidx38.case.1:0 %store_ln47 = store i32 %column_indices_A_load, i11 %local_column_indices_A_1_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx38.case.1:1 %br_ln47 = br void %arrayidx38.exit

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
