set ::env(PROJECT_NAME) fpu
set ::env(DESIGN_TOP) fpu
set ::env(DESIGN_DIR) RTL_Benchmark/arithmetic/fpu/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/arithmetic/fpu/rtl/fpu.v
set ::env(CLOCK_PORT) clk
set ::env(DOMAIN) arithmetic
