// Seed: 2927899788
module module_0;
  tri0 id_1;
  id_2 :
  assert property (@(posedge 1) id_1 < id_1)
  else $display(1, 1, 1 && 1'b0);
  assign #(1'd0) id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = 1;
  module_0();
  wire id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10, id_11, id_12, id_13 = id_9;
endmodule
