
==============================================================================
XRT Build Version: 2.3.1301
       Build Date: 2019-10-24 20:05:16
          Hash ID: 192e706aea53163a04c574f9b3fe9ed76b6ca471
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2019.2) on Wed Nov  6 21:39:14 MST 2019
   Version:                2.3.1301
   Kernels:                dpu_xrt_top
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          7bb055cc-029b-4ca6-a83b-b3e330da7e3c
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 em.avnet.com
   Board:                  ULTRA96V2
   Name:                   ULTRA96V2
   Version:                1.0
   Generated Version:      Vivado 2019.2 (SW Build: 2708876)
   Created:                Fri Mar 13 22:00:16 2020
   FPGA Device:            xczu3eg
   Board Vendor:           em.avnet.com
   Board Name:             em.avnet.com:ultra96v2:1.0
   Board Part:             em.avnet.com:ultra96v2:part0:1.0
   Platform VBNV:          em.avnet.com_ULTRA96V2_ULTRA96V2_1_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         HPC0
   Index:        0
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         HPC1
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP0
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         HP1
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x80000000
   Bank Used:    Yes

   Name:         HP2
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HP3
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: dpu_xrt_top

Definition
----------
   Signature: dpu_xrt_top (int* dpu_doneclr, int* dpu_prof_en, int* dpu_cmd, int* dpu_instr_addr, int* dpu_prof_addr, int* dpu_base0_addr, int* dpu_base1_addr, int* dpu_base2_addr, int* dpu_base3_addr, int* dpu_base4_addr, int* dpu_base5_addr, int* dpu_base6_addr, int* dpu_base7_addr)

Ports
-----
   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x00004000
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GP0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_HP0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

   Port:          M_AXI_HP2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    128 bits
   Port Type:     addressable

--------------------------
Instance:        dpu_xrt_top_1
   Base Address: 0xb0000000

   Argument:          dpu_doneclr
   Register Offset:   0x40
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          dpu_prof_en
   Register Offset:   0x44
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          dpu_cmd
   Register Offset:   0x48
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          dpu_instr_addr
   Register Offset:   0x50
   Port:              M_AXI_GP0
   Memory:            HPC0 (MEM_DRAM)

   Argument:          dpu_prof_addr
   Register Offset:   0x58
   Port:              M_AXI_GP0
   Memory:            HPC0 (MEM_DRAM)

   Argument:          dpu_base0_addr
   Register Offset:   0x60
   Port:              M_AXI_HP0
   Memory:            HP0 (MEM_DRAM)

   Argument:          dpu_base1_addr
   Register Offset:   0x68
   Port:              M_AXI_HP0
   Memory:            HP0 (MEM_DRAM)

   Argument:          dpu_base2_addr
   Register Offset:   0x70
   Port:              M_AXI_HP0
   Memory:            HP0 (MEM_DRAM)

   Argument:          dpu_base3_addr
   Register Offset:   0x78
   Port:              M_AXI_HP0
   Memory:            HP0 (MEM_DRAM)

   Argument:          dpu_base4_addr
   Register Offset:   0x80
   Port:              M_AXI_HP2
   Memory:            HP1 (MEM_DRAM)

   Argument:          dpu_base5_addr
   Register Offset:   0x88
   Port:              M_AXI_HP2
   Memory:            HP1 (MEM_DRAM)

   Argument:          dpu_base6_addr
   Register Offset:   0x90
   Port:              M_AXI_HP2
   Memory:            HP1 (MEM_DRAM)

   Argument:          dpu_base7_addr
   Register Offset:   0x98
   Port:              M_AXI_HP2
   Memory:            HP1 (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2019.2 - Wed Nov  6 21:39:14 MST 2019 (SW BUILD: 2708876)
   Command Line:  v++ -t hw --platform /home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/ultra96v2_oob_2019_2_ai_pfm/export/ultra96v2_oob_2019_2_ai_pfm/ultra96v2_oob_2019_2_ai_pfm.xpfm --save-temps --config /home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/Vitis/config_file/prj_config --xp param:compiler.userPostSysLinkTcl=/home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/Vitis/strip_interconnects.tcl -l --temp_dir binary_container_1 --log_dir binary_container_1/logs --remote_ip_cache binary_container_1/ip_cache -o binary_container_1/dpu.xclbin binary_container_1/dpu.xo 
   Options:       -t hw
                  --platform /home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/ultra96v2_oob_2019_2_ai_pfm/export/ultra96v2_oob_2019_2_ai_pfm/ultra96v2_oob_2019_2_ai_pfm.xpfm
                  --save-temps
                  --config /home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/Vitis/config_file/prj_config
                  --xp param:compiler.userPostSysLinkTcl=/home/saido/work/ultra96v2_dpu/DPU-TRD-ULTRA96V2/prj/Vitis/strip_interconnects.tcl
                  -l
                  --temp_dir binary_container_1
                  --log_dir binary_container_1/logs
                  --remote_ip_cache binary_container_1/ip_cache
                  -o binary_container_1/dpu.xclbin binary_container_1/dpu.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
