Partition Merge report for flappyPlane
Tue May 28 11:44:50 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue May 28 11:44:50 2024           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; flappyPlane                                     ;
; Top-level Entity Name           ; toplevel                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 233                                             ;
; Total pins                      ; 45                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 124,288                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                   ;
+----------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Partition Name ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                                          ;
+----------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+
; Top            ; Disengaged             ; 86.75% (1847 / 2129)           ; 0.00% (0 / 2129)              ; Rapid Recompile disengaged: Design change is too large for Rapid Recompile, full compilation performed instead ;
+----------------+------------------------+--------------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                 ;
+---------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                ; Number of Changed Nodes ;
+---------------------------------------------------------------------------------------+-------------------------+
; |toplevel|plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated ; 480                     ;
; |toplevel|plane:inst11                                                                ; 43                      ;
; |toplevel|VGA_SYNC:inst2                                                              ; 21                      ;
; |toplevel|bouncy_ball:inst3                                                           ; 7                       ;
; |toplevel|clouds:inst14                                                               ; 4                       ;
+---------------------------------------------------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                   ;
+------------------------+-----------+---------------+----------+--------------------------------------------+
; Name                   ; Partition ; Type          ; Location ; Status                                     ;
+------------------------+-----------+---------------+----------+--------------------------------------------+
; CLOCK_50               ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50        ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input  ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[0]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[0]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[0]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[1]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[1]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[1]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[2]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[2]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[2]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[3]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[3]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[3]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[4]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[4]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[4]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[5]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[5]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[5]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX0[6]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX0[6]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX0[6]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[0]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[0]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[0]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[1]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[1]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[1]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[2]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[2]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[2]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[3]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[3]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[3]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[4]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[4]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[4]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[5]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[5]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[5]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; HEX1[6]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- HEX1[6]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HEX1[6]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; LEDR[0]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[0]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[0]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; LEDR[1]                ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- LEDR[1]         ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- LEDR[1]~output  ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; PS2_CLK                ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_CLK         ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_CLK~output  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                        ;           ;               ;          ;                                            ;
; PS2_DAT                ; Top       ; Bidir Port    ; n/a      ;                                            ;
;     -- PS2_DAT         ; Top       ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- PS2_DAT~output  ; Top       ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                        ;           ;               ;          ;                                            ;
; VGA_B[0]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[0]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[0]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_B[1]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[1]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[1]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_B[2]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[2]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[2]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_B[3]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_B[3]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_B[3]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_G[0]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[0]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[0]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_G[1]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[1]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[1]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_G[2]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[2]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[2]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_G[3]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_G[3]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_G[3]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_HS                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_HS          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_HS~output   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_R[0]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[0]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[0]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_R[1]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[1]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[1]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_R[2]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[2]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[2]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_R[3]               ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_R[3]        ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_R[3]~output ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; VGA_VS                 ; Top       ; Output Port   ; n/a      ;                                            ;
;     -- VGA_VS          ; Top       ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- VGA_VS~output   ; Top       ; Output Buffer ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; key[0]                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- key[0]          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- key[0]~input    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; key[1]                 ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- key[1]          ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- key[1]~input    ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[0]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[0]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[0]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[1]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[1]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[1]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[2]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[2]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[2]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[3]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[3]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[3]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[4]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[4]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[4]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[5]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[5]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[5]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[6]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[6]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[6]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[7]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[7]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[7]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[8]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[8]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[8]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
; sw[9]                  ; Top       ; Input Port    ; n/a      ;                                            ;
;     -- sw[9]           ; Top       ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- sw[9]~input     ; Top       ; Input Buffer  ; Unplaced ; Synthesized                                ;
;                        ;           ;               ;          ;                                            ;
+------------------------+-----------+---------------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 772                                                                   ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 1114                                                                  ;
;     -- 7 input functions                    ; 142                                                                   ;
;     -- 6 input functions                    ; 280                                                                   ;
;     -- 5 input functions                    ; 165                                                                   ;
;     -- 4 input functions                    ; 110                                                                   ;
;     -- <=3 input functions                  ; 417                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 233                                                                   ;
;                                             ;                                                                       ;
; I/O pins                                    ; 45                                                                    ;
; Total MLAB memory bits                      ; 0                                                                     ;
; Total block memory bits                     ; 124288                                                                ;
;                                             ;                                                                       ;
; Total DSP Blocks                            ; 0                                                                     ;
;                                             ;                                                                       ;
; Total PLLs                                  ; 1                                                                     ;
;     -- PLLs                                 ; 1                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; pll2:inst1|pll2_0002:pll2_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 820                                                                   ;
; Total fan-out                               ; 11932                                                                 ;
; Average fan-out                             ; 5.50                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; Name                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                            ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------+
; clouds:inst14|altsyncram:altsyncram_component|altsyncram_vai1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 240          ; --           ; --           ; 61440 ; spritesMIF\cloud_lightning.mif ;
; heart:inst12|altsyncram:altsyncram_component|altsyncram_c8h1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 256          ; 72           ; --           ; --           ; 18432 ; spritesMIF\heart.mif           ;
; plane:inst11|altsyncram:altsyncram_component|altsyncram_l9h1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 256          ; 240          ; --           ; --           ; 61440 ; spritesMIF\plane.mif           ;
; toolbox:inst13|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 179          ; --           ; --           ; 45824 ; spritesMIF\toolbox.mif         ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+--------------------------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue May 28 11:44:49 2024
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off flappyPlane -c flappyPlane --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Info (35007): Using synthesis netlist for partition "Top"
Info (35002): Resolved and merged 1 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll2:inst1|pll2_0002:pll2_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[9]"
    Warning (15610): No output dependent on input pin "sw[8]"
    Warning (15610): No output dependent on input pin "sw[7]"
    Warning (15610): No output dependent on input pin "sw[6]"
    Warning (15610): No output dependent on input pin "sw[5]"
    Warning (15610): No output dependent on input pin "sw[4]"
    Warning (15610): No output dependent on input pin "sw[3]"
    Warning (15610): No output dependent on input pin "sw[2]"
    Warning (15610): No output dependent on input pin "sw[1]"
    Warning (15610): No output dependent on input pin "sw[0]"
Info (21057): Implemented 1961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1184 logic cells
    Info (21064): Implemented 731 RAM segments
    Info (21065): Implemented 1 PLLs
Warning (20013): Ignored 24 assignments for entity "DE0_CV_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll -sip pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Info: Quartus Prime Partition Merge was successful. 0 errors, 73 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Tue May 28 11:44:50 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


