### Control Unit Design

######Main Decoder Truth Table

| instruction   | op      | regwrite   | redsdt | alusrc | branch | memwrite | memtoreg | jump | aluop |
| ------------- | ------  | --------   | ------ | ------ | ------ | -------- | -------- | ---- | ----- |
| R-type        | 000000  | 1          | 1      | 0      | 0      | 0        | 0        | 0    | 10    |
| lw            | 100011  | 1          | 0      | 1      | 0      | 0        | 1        | 0    | 00    |
| sw            | 101011  | 0          | X      | 1      | 0      | 1        | X        | 0    | 00    |
| beq           | 000100  | 0          | X      | 0      | 1      | 0        | X        | 0    | 01    |
| bne           | 000101  | 0          | X      | 0      | 1      | 0        | X        | 0    | 01    |
| addi          | 001000  | 1          | 0      | 1      | 0      | 0        | 0        | 0    | 00    |
| ori           | 001101  | 1          | 0      | 1      | 0      | 0        | 0        | 0    | 10    |
| andi          | 001100  | 1          | 0      | 1      | 0      | 0        | 0        | 0    | 10    |
| j             | 000010  | 0          | X      | X      | X      | 0        | X        | 1    | XX    |

######ALU Decoder Truth Table
| ALUOp   | Funct         | ALUControl        |
| ------  | ------------- | ----------------- |
| 00      | X             | 0010 (add)        |
| X1      | X             | 1010 (subtract)   |
| 1X      | 100000 (add)  | 0010 (add)        |
| 1X      | 100010 (sub)  | 1010 (subtract)   |
| 1X      | 100100 (and)  | 0000 (and)        |
| 1X      | 100101 (or)   | 0001 (or)         |
| 1X      | 101010 (slt)  | 1011 (slt)        |


######ALU Control Signals
see 2.1

######DPU Control Signals
*PC Source (PCSrc)
*Jump 
*Register File (RegWrite)
*Register Destination (RegDst)
*ALU Source (ALUSrc)
*ALU Control (ALUControl)
*Memory to register (MemtoReg)
*Write to memory (MemWrite)
*Other signals will be needed inside of the Control Unit (Op and Branch for PCSrc)