Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/aeren/Okul/CENG232/Lab3/lab3_part2/testbench_isim_beh.exe -prj /home/aeren/Okul/CENG232/Lab3/lab3_part2/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/aeren/Okul/CENG232/Lab3/lab3_part2/lab3_2.v" into library work
Analyzing Verilog file "/home/aeren/Okul/CENG232/Lab3/lab3_part2/../../../../Downloads/lab3_part2_testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83268 KB
Fuse CPU Usage: 1030 ms
Compiling module lab3_2
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/aeren/Okul/CENG232/Lab3/lab3_part2/testbench_isim_beh.exe
Fuse Memory Usage: 1174568 KB
Fuse CPU Usage: 1070 ms
GCC CPU Usage: 1820 ms
