<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=9" />
    <meta name="generator" content="AmbiqMicro" />
    <title>Apollo510 MCUCTRL</title>
    <link href="../resources/tabs.css" rel="stylesheet" type="text/css" />
    <link href="../resources/bootstrap.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="../resources/jquery.js"></script>
    <script type="text/javascript" src="../resources/dynsections.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css" />
    <link href="../resources/customdoxygen.css" rel="stylesheet" type="text/css" />
</head>

<body>
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
                <tbody>
                    <tr style="height: 56px;">
                        <td id="projectlogo">
                            <img alt="Logo" src="../resources/am_logo.png" />
                        </td>
                        <td style="padding-left: 0.5em;">
                            <div id="projectname">Apollo510  Register Documentation &#160;<span id="projectnumber">release_sdk5p1p0-7063330c5e</span></div>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
        <!-- end header part -->
        <div id="navrow1" class="tabs">
            <ul class="tablist">
                <li class="current"><a href="../index.html"><span>Main&#160;Page</span></a>
                </li>
        </div>
        </li>
        </ul>
    </div>
    </div>
    <!-- top -->
    <!-- window showing the filter options -->
    <div class="header">
        <div class="headertitle">
            <div class="title">MCUCTRL - MCU Miscellaneous Control Logic</div>
        </div>
    </div>
    <!--header-->
    <body>
        <br>
        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 class="panel-title"> MCUCTRL Register Index</h3>
            </div>
            <div class="panel-body">
                <table>
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000000:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPPN" target="_self">CHIPPN - Chip Information</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000004:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPID0" target="_self">CHIPID0 - Unique Chip ID 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000008:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPID1" target="_self">CHIPID1 - Unique Chip ID 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000000C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CHIPREV" target="_self">CHIPREV - Chip Revision</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000010:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VENDORID" target="_self">VENDORID - Unique Vendor ID</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000014:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SKU" target="_self">SKU - Unique Chip SKU</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000018:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SKUOVERRIDE" target="_self">SKUOVERRIDE - Override register for Chip SKU</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000020:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DEBUGGER" target="_self">DEBUGGER - Debugger Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000028:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ACRG" target="_self">ACRG - Active Current Reference Generator Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000044:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN2" target="_self">VREFGEN2 - Voltage Reference Generator 2 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000048:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN3" target="_self">VREFGEN3 - Voltage Reference Generator 3 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000004C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN4" target="_self">VREFGEN4 - Voltage Reference Generator 4 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000050:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFGEN5" target="_self">VREFGEN5 - Voltage Reference Generator 5 Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000054:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VREFBUF" target="_self">VREFBUF - Voltage Reference BUF Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000060:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#VRCTRL" target="_self">VRCTRL - Overrides for Voltage Regulators Controls</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000080:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LDOREG1" target="_self">LDOREG1 - CORELDO trims Reg</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000088:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LDOREG2" target="_self">LDOREG2 - MEMLDO and MEMLPLDO Trims</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000000E0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#LFRC" target="_self">LFRC - LFRC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000100:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BODCTRL" target="_self">BODCTRL - BOD control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000108:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCPWRCTRL" target="_self">ADCPWRCTRL - ADC Power Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000010C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCCAL" target="_self">ADCCAL - ADC Calibration Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000110:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#ADCBATTLOAD" target="_self">ADCBATTLOAD - ADC Battery Load Enable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000120:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALCTRL" target="_self">XTALCTRL - XTAL Oscillator Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000124:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALGENCTRL" target="_self">XTALGENCTRL - XTAL Oscillator General Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000128:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALHSTRIMS" target="_self">XTALHSTRIMS - XTALHS Trims</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000012C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#XTALHSCTRL" target="_self">XTALHSCTRL - XTALHS Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000134:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BGTLPCTRL" target="_self">BGTLPCTRL - LP Bandgap Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000180:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MRAMCRYPTOPWRCTRL" target="_self">MRAMCRYPTOPWRCTRL - MRAM Crypto Power Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BODISABLE" target="_self">BODISABLE - Brownout Disable</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#D2ASPARE" target="_self">D2ASPARE - Spare registers to analog module</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001B8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#BOOTLOADER" target="_self">BOOTLOADER - Bootloader and secure boot functions</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001BC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SHADOWVALID" target="_self">SHADOWVALID - Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SCRATCH0" target="_self">SCRATCH0 - Scratch register that is not reset by any reset</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000001C4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SCRATCH1" target="_self">SCRATCH1 - Scratch register that is not reset by any reset</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000200:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGR1" target="_self">DBGR1 - Read-only debug 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000204:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGR2" target="_self">DBGR2 - Read-only debug 2</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000021C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#WICCONTROL" target="_self">WICCONTROL - This register is responsible for WIC Control and Configuration</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000250:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DBGCTRL" target="_self">DBGCTRL - Debug subsystem Control. Determines the debug components enable and clk frequency.</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000264:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#OTAPOINTER" target="_self">OTAPOINTER - OTA (Over the Air) Update Pointer/Status. Reset only by POA</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000280:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#APBDMACTRL" target="_self">APBDMACTRL - DMA Control Register. Determines misc settings for DMA operation</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000284:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FORCEAXICLKEN" target="_self">FORCEAXICLKEN - Force AXI Clock Enabled</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000338:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#KEXTCLKSEL" target="_self">KEXTCLKSEL - Key Register to enable the use of external clock selects via the EXTCLKSEL reg</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000033C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK0" target="_self">SIMOBUCK0 - SIMOBUCK specific control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000340:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK1" target="_self">SIMOBUCK1 - SIMO Buck Clock, buck sequence, observation bus Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000344:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK2" target="_self">SIMOBUCK2 - SIMO Buck Muxed VDDC Active Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000348:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK3" target="_self">SIMOBUCK3 - SIMO Buck Muxed VDDC low power Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000034C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK4" target="_self">SIMOBUCK4 - SIMO Buck Muxed VDDC LV Active Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000350:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK5" target="_self">SIMOBUCK5 - SIMO Buck Muxed VDDC LV Low PowerSequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000354:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK6" target="_self">SIMOBUCK6 - SIMO Buck Muxed VDDF Active Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000358:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK7" target="_self">SIMOBUCK7 - SIMO Buck Muxed VDDF active Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000035C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK8" target="_self">SIMOBUCK8 - SIMO Buck Muxed VDDF Low Power Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000360:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK9" target="_self">SIMOBUCK9 - SIMO Buck Muxed VDDS Active Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000364:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK10" target="_self">SIMOBUCK10 - SIMO Buck Muxed VDDS active Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000368:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK11" target="_self">SIMOBUCK11 - SIMO Buck Muxed Sequence Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000036C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK12" target="_self">SIMOBUCK12 - SIMO Buck Compare, Brown out, Active, Low power Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000370:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK13" target="_self">SIMOBUCK13 - SIMO Buck Compare, Brown out, Active, Low power Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000374:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK14" target="_self">SIMOBUCK14 - SIMO Buck Compare, Brown out, Active, Low power and Leakage Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000378:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SIMOBUCK15" target="_self">SIMOBUCK15 - SIMO Buck Compare, Brown out, Active and Low power Trim Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000037C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRSW0" target="_self">PWRSW0 - PWRSW Control 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000380:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRSW1" target="_self">PWRSW1 - PWRSW Control 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000388:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#USBRSTCTRL" target="_self">USBRSTCTRL - USB Reset Startup Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003A8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT0" target="_self">FLASHWPROT0 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT1" target="_self">FLASHWPROT1 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT2" target="_self">FLASHWPROT2 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003B4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT3" target="_self">FLASHWPROT3 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003B8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT0" target="_self">FLASHRPROT0 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003BC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT1" target="_self">FLASHRPROT1 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT2" target="_self">FLASHRPROT2 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003C4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT3" target="_self">FLASHRPROT3 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003C8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT0" target="_self">SRAMWPROT0 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003CC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT1" target="_self">SRAMWPROT1 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003D0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT2" target="_self">SRAMWPROT2 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003D4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT3" target="_self">SRAMWPROT3 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003D8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT4" target="_self">SRAMWPROT4 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003DC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMWPROT5" target="_self">SRAMWPROT5 - SRAM write-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003F0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT0" target="_self">SRAMRPROT0 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003F4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT1" target="_self">SRAMRPROT1 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003F8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT2" target="_self">SRAMRPROT2 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000003FC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT3" target="_self">SRAMRPROT3 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000400:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT4" target="_self">SRAMRPROT4 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000404:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SRAMRPROT5" target="_self">SRAMRPROT5 - SRAM read-protection bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000430:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#AUDADCPWRCTRL" target="_self">AUDADCPWRCTRL - Audio ADC Power Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000434:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#AUDIO1" target="_self">AUDIO1 - Audio trims 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000043C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PGAADCIFCTRL" target="_self">PGAADCIFCTRL - PGA ADCIF control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000440:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PGACTRL1" target="_self">PGACTRL1 - PGA control 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000444:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PGACTRL2" target="_self">PGACTRL2 - PGA control 2</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000448:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#AUDADCPWRDLY" target="_self">AUDADCPWRDLY - Audio ADC Power Up Delay Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000454:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SDIO0CTRL" target="_self">SDIO0CTRL - SDIO0/eMMC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x00000458:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#SDIO1CTRL" target="_self">SDIO1CTRL - SDIO1/eMMC Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x0000045C:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PDMCTRL" target="_self">PDMCTRL - PDM Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004A0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#DSIBIST" target="_self">DSIBIST - dphy bist control and status register</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004A4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#MMSMISCCTRL" target="_self">MMSMISCCTRL - MM Sytem Miscellaneous Control</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004A8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT4" target="_self">FLASHWPROT4 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004AC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT5" target="_self">FLASHWPROT5 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004B0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT6" target="_self">FLASHWPROT6 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004B4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHWPROT7" target="_self">FLASHWPROT7 - Flash Write Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004B8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT4" target="_self">FLASHRPROT4 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004BC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT5" target="_self">FLASHRPROT5 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004C0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT6" target="_self">FLASHRPROT6 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004C4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#FLASHRPROT7" target="_self">FLASHRPROT7 - Flash Read Protection Bits</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004C8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PWRSW2" target="_self">PWRSW2 - PWRSW Control 2</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004CC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#CPUCFG" target="_self">CPUCFG - CPU config</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004D8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLCTL0" target="_self">PLLCTL0 - System PLL Control Register - 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004DC:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLDIV0" target="_self">PLLDIV0 - System PLL Divider Control Register - 0</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004E0:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLDIV1" target="_self">PLLDIV1 - System PLL Divider Control Register - 1</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004E4:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLSTAT" target="_self">PLLSTAT - System PLL Status</a>
                        </td>
                    </tr>

                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x000004E8:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <a class="el" href="#PLLMUXCTL" target="_self">PLLMUXCTL - System PLL clock mux controls</a>
                        </td>
                    </tr>

                </table>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPPN" class="panel-title">CHIPPN - Chip Information</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020000</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Chip Information</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">PN
                                <br>0x10</td>

                            <td align="center" colspan="4">MRAMSIZE
                                <br>0x3</td>

                            <td align="center" colspan="4">SRAMSIZE
                                <br>0x2</td>

                            <td align="center" colspan="4">REVMAJ
                                <br>0x0</td>

                            <td align="center" colspan="4">REVMIN
                                <br>0x0</td>

                            <td align="center" colspan="2">PKG
                                <br>0x2</td>

                            <td align="center" colspan="3">PINS
                                <br>0x0</td>

                            <td align="center" colspan="2">TEMP
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>PN</td>
                            <td>RO</td>
                            <td>Apollo family device type.<br><br>
                                 APOLLO5              = 0x10 - Apollo510 part number is 0x10xxxxxx.</td>
                        </tr>

                        <tr>
                            <td>23:20</td>
                            <td>MRAMSIZE</td>
                            <td>RO</td>
                            <td>MRAM size. Please use the SKU register for determining memory sizing.<br><br>
                                 4MB                  = 0x3 - MRAM size is 4MB.<br>
                             3MB                  = 0x2 - MRAM size is 3MB.<br>
                             2MB                  = 0x1 - MRAM size is 2MB.<br>
                             1MB                  = 0x0 - MRAM size is 1MB.</td>
                        </tr>

                        <tr>
                            <td>19:16</td>
                            <td>SRAMSIZE</td>
                            <td>RO</td>
                            <td>SRAM size. Please use the SKU register for determining memory sizing.<br><br>
                                 ITCM256K_DTCM512K_SSRAM3M = 0x3 - ITCM=256KB, DTCM=512KB, SSRAM=3MB<br>
                             ITCM256K_DTCM512K_SSRAM2M = 0x2 - ITCM=256KB, DTCM=512KB, SSRAM=2MB<br>
                             ITCM128K_DTCM256K_SSRAM2M = 0x1 - ITCM=128KB, DTCM=256KB, SSRAM=2MB<br>
                             ITCM128K_DTCM256K_SSRAM1M = 0x0 - ITCM=128KB, DTCM=256KB, SSRAM=1MB</td>
                        </tr>

                        <tr>
                            <td>15:12</td>
                            <td>REVMAJ</td>
                            <td>RO</td>
                            <td>Major revision. Please use the CHIPREV register for device identification.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>REVMIN</td>
                            <td>RO</td>
                            <td>Minor revision. Please use the CHIPREV register for device identification.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PKG</td>
                            <td>RO</td>
                            <td>Package type.<br><br>
                                 SIP                  = 0x0 - SIP package.<br>
                             SIP2                 = 0x1 - SIP2 package.<br>
                             BGA                  = 0x2 - BGA package.<br>
                             CSP                  = 0x3 - CSP package.</td>
                        </tr>

                        <tr>
                            <td>5:3</td>
                            <td>PINS</td>
                            <td>RO</td>
                            <td>Number of pins for a given package.<br><br>
                                 SIP153               = 0x2 - Apollo510 SIP pins = 153 (97 GPIO).<br>
                             BGA225               = 0x4 - Apollo510 BGA pins = 225 (183 GPIO).<br>
                             CSP182               = 0x5 - Apollo510 BGA pins = 182 (144 GPIO).</td>
                        </tr>

                        <tr>
                            <td>2:1</td>
                            <td>TEMP</td>
                            <td>RO</td>
                            <td>Temperature.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>This field is reserved.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPID0" class="panel-title">CHIPID0 - Unique Chip ID 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020004</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Chip ID 0</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">CHIPID0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>CHIPID0</td>
                            <td>RO</td>
                            <td>Unique chip ID 0. For APOLLO CHIPID0 value is 0x0<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPID1" class="panel-title">CHIPID1 - Unique Chip ID 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020008</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Chip ID 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">CHIPID1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>CHIPID1</td>
                            <td>RO</td>
                            <td>Unique chip ID 1. For APOLLO CHIPID1 value is 0x0<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CHIPREV" class="panel-title">CHIPREV - Chip Revision</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002000C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Chip Revision</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">SIPART
                                <br>0x0</td>

                            <td align="center" colspan="4">REVMAJ
                                <br>0x2</td>

                            <td align="center" colspan="4">REVMIN
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:8</td>
                            <td>SIPART</td>
                            <td>RO</td>
                            <td>Silicon Part ID<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>REVMAJ</td>
                            <td>RO</td>
                            <td>Major Revision ID.<br><br>
                                 C                    = 0x3 - Apollo510 revision C<br>
                             B                    = 0x2 - Apollo510 revision B<br>
                             A                    = 0x1 - Apollo510 revision A</td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>REVMIN</td>
                            <td>RO</td>
                            <td>Minor Revision ID.<br><br>
                                 REV2                 = 0x3 - Apollo510 minor rev 2.<br>
                             REV1                 = 0x2 - Apollo510 minor rev 1.<br>
                             REV0                 = 0x1 - Apollo510 minor rev 0. Minor revision value, succeeding minor revisions will increment from this value.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VENDORID" class="panel-title">VENDORID - Unique Vendor ID</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020010</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Vendor ID</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">VENDORID
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>VENDORID</td>
                            <td>RO</td>
                            <td>Unique Vendor ID<br><br>
                                 AMBIQ                = 0x414D4251 - Ambiq Vendor ID 'AMBQ'<br>
                             DEFAULT              = 0x0 - Default Vendor ID</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SKU" class="panel-title">SKU - Unique Chip SKU</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020014</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Unique Chip SKU</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUMVE
                                <br>0x2</td>

                            <td align="center" colspan="1">SKUFPU
                                <br>0x1</td>

                            <td align="center" colspan="4">SKUDTCM
                                <br>0xa</td>

                            <td align="center" colspan="4">SKUITCM
                                <br>0x9</td>

                            <td align="center" colspan="1">SKUSECURESPOT
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUUSB
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUMIPIDSI
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUTURBOSPOT
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUMRAMSIZE
                                <br>0x3</td>

                            <td align="center" colspan="2">SKUSRAMSIZE
                                <br>0x3</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>SKUMVE</td>
                            <td>RO</td>
                            <td>MVE feature
0x0: no MVE
0x1: Integer MVE only
0x2: Integer and Floating Point MVE supported (note that with this setting, FPU must be enabled)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>SKUFPU</td>
                            <td>RO</td>
                            <td>FPU feature
0x0: no FPU
0x1: Has FPU<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:15</td>
                            <td>SKUDTCM</td>
                            <td>RO</td>
                            <td>DTCM size feature
0x8: 128KB
0x9: 256KB
0xA: 512KB<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:11</td>
                            <td>SKUITCM</td>
                            <td>RO</td>
                            <td>ITCM size feature
0x6: 32KB
0x8: 128KB
0x9: 256KB<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>SKUSECURESPOT</td>
                            <td>RO</td>
                            <td>Secure boot feature<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SKUUSB</td>
                            <td>RO</td>
                            <td>USB available<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>SKUGFX</td>
                            <td>RO</td>
                            <td>GFX available<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>SKUMIPIDSI</td>
                            <td>RO</td>
                            <td>MIPI DSI available<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>SKUTURBOSPOT</td>
                            <td>RO</td>
                            <td>High performance mode for MCU and DSPs.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>SKUMRAMSIZE</td>
                            <td>RO</td>
                            <td>MRAM size SKU. All of 4MB Available by default.<br><br>
                                 1MB                  = 0x0 - Total available MRAM size is 1MB.<br>
                             2MB                  = 0x1 - Total available MRAM size is 2MB.<br>
                             3MB                  = 0x2 - Total available MRAM size is 3MB.<br>
                             4MB                  = 0x3 - Total available MRAM size is 4MB.</td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>SKUSRAMSIZE</td>
                            <td>RO</td>
                            <td>SRAM SKU dictates the available memory for MCU. All of the MCU TCM (384KB) and System SRAM (2MB) available by default.<br><br>
                                 1MB                  = 0x0 - Total available System SRAM size is 1MB (SSRAM0 only).<br>
                             2MB                  = 0x1 - Total available System SRAM size is 2MB (SSRAM0 and SSRAM1).<br>
                             RESVD                = 0x2 - This value is reserved.<br>
                             3MB                  = 0x3 - Total available System SRAM size is 3MB (SSRAM0, SSRAM1, and SSRAM2).</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SKUOVERRIDE" class="panel-title">SKUOVERRIDE - Override register for Chip SKU</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020018</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Override register for Chip SKU</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">CFGMVE
                                <br>0x2</td>

                            <td align="center" colspan="1">CFGFPU
                                <br>0x1</td>

                            <td align="center" colspan="4">CFGDTCMSZ
                                <br>0xa</td>

                            <td align="center" colspan="4">CFGITCMSZ
                                <br>0x9</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUUSB
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUGFX
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUMIPIDSI
                                <br>0x0</td>

                            <td align="center" colspan="1">SKUTURBOSPOT
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">SKUMRAMSIZE
                                <br>0x3</td>

                            <td align="center" colspan="2">SKUSRAMSIZE
                                <br>0x3</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>CFGMVE</td>
                            <td>RW</td>
                            <td>MVE feature<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>CFGFPU</td>
                            <td>RWQO</td>
                            <td>FPU feature<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18:15</td>
                            <td>CFGDTCMSZ</td>
                            <td>RW</td>
                            <td>DTCM size feature (only 3 DTCM configurations are allowed: 0x8 - 128K, 0x9 - 256K, 0xA - 512K)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:11</td>
                            <td>CFGITCMSZ</td>
                            <td>RW</td>
                            <td>ITCM size feature (only 3 ITCM configurations are allowed: 0x6 - 32K, 0x8 - 128K, 0x9 - 256K)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SKUUSB</td>
                            <td>RW</td>
                            <td>Override for usb sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>SKUGFX</td>
                            <td>RW</td>
                            <td>Override for gfx sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>SKUMIPIDSI</td>
                            <td>RW</td>
                            <td>Override for mipi dsi sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>SKUTURBOSPOT</td>
                            <td>RW</td>
                            <td>Override for turbo spot sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>SKUMRAMSIZE</td>
                            <td>RW</td>
                            <td>Override for mram size sku<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>SKUSRAMSIZE</td>
                            <td>RW</td>
                            <td>Override for sram size sku<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DEBUGGER" class="panel-title">DEBUGGER - Debugger Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020020</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Debugger Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">LOCKOUT
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>LOCKOUT</td>
                            <td>RW</td>
                            <td>Lockout of debugger (SWD).<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ACRG" class="panel-title">ACRG - Active Current Reference Generator Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020028</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Active Current Reference Generator Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">ACRGTRIM
                                <br>0xf</td>

                            <td align="center" colspan="1">ACRGIBIASSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">ACRGPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">ACRGSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:3</td>
                            <td>ACRGTRIM</td>
                            <td>RW</td>
                            <td>ACRG Trim value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>ACRGIBIASSEL</td>
                            <td>RW</td>
                            <td>Set the ACRG ibias. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect. The inversion of this register is driven to analog.<br><br>
                                 BGSEL                = 0x0 - Selects the bandgap<br>
                             CCRGSEL              = 0x1 - Selects the CCRG</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ACRGPWD</td>
                            <td>RW</td>
                            <td>Power down the ACRG.<br><br>
                                 ACRG_PWR_DN          = 0x1 - Powers down the ACRG trim.<br>
                             ACRG_PWR_UP          = 0x0 - Power up the ACRG trim.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ACRGSWE</td>
                            <td>RW</td>
                            <td>Software enablement for ACRG register. A value of 1 will allow writes to the register<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN2" class="panel-title">VREFGEN2 - Voltage Reference Generator 2 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020044</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 2 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGCCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCSELVREF
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGCTEMPCOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="7">TVRGCVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>TVRGCCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGC Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>TVRGCHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGC hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>TVRGCPDNB</td>
                            <td>RW</td>
                            <td>TVRGC pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGCSELVREF</td>
                            <td>RW</td>
                            <td>TVRGC sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGCTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGC tempcompensation trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGCVREFTRIM</td>
                            <td>RW</td>
                            <td>Calibrated Voltage Reference Generator tc trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN3" class="panel-title">VREFGEN3 - Voltage Reference Generator 3 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020048</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 3 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGCLVCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCLVHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCLVPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGCLVSELVREF
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGCLVTEMPCOTRIM
                                <br>0x10</td>

                            <td align="center" colspan="7">TVRGCLVVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>TVRGCLVCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGCLV Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>TVRGCLVHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGCLV hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>TVRGCLVPDNB</td>
                            <td>RW</td>
                            <td>TVRGCLV pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGCLVSELVREF</td>
                            <td>RW</td>
                            <td>TVRGCLV sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGCLVTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGCLV tempco trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGCLVVREFTRIM</td>
                            <td>RW</td>
                            <td>TVRGCLV Voltage Reference Generator trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN4" class="panel-title">VREFGEN4 - Voltage Reference Generator 4 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002004C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 4 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="11">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGFCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGFHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGFPDNB
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGFPWLTEMPCOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="1">TVRGFSELVREF
                                <br>0x0</td>

                            <td align="center" colspan="5">TVRGFTEMPCOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="7">TVRGFVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>TVRGFCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGF Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>TVRGFHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGF hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>TVRGFPDNB</td>
                            <td>RW</td>
                            <td>TVRGF pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>TVRGFPWLTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>Calibrated Voltage Reference Generator pwl tc trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGFSELVREF</td>
                            <td>RW</td>
                            <td>TVRGF sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGFTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGF tempo trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGFVREFTRIM</td>
                            <td>RW</td>
                            <td>TVRGF Voltage Reference Generator trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFGEN5" class="panel-title">VREFGEN5 - Voltage Reference Generator 5 Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020050</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference Generator 5 Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="11">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">TVRGSCURRENTTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGSHSENRESDIV
                                <br>0x1</td>

                            <td align="center" colspan="1">TVRGSPDNB
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGSPWLTEMPCOTRIM
                                <br>0xf</td>

                            <td align="center" colspan="1">TVRGSSELVREF
                                <br>0x1</td>

                            <td align="center" colspan="5">TVRGSTEMPCOTRIM
                                <br>0xf</td>

                            <td align="center" colspan="7">TVRGSVREFTRIM
                                <br>0x40</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:21</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>TVRGSCURRENTTRIM</td>
                            <td>RW</td>
                            <td>TVRGS Current trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>TVRGSHSENRESDIV</td>
                            <td>RW</td>
                            <td>TVRGS hsenable resdiv init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>TVRGSPDNB</td>
                            <td>RW</td>
                            <td>TVRGS pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>TVRGSPWLTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>Calibrated Voltage Reference Generator pwl tc trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>TVRGSSELVREF</td>
                            <td>RW</td>
                            <td>TVRGS sel vref init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:7</td>
                            <td>TVRGSTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>TVRGS tempo trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:0</td>
                            <td>TVRGSVREFTRIM</td>
                            <td>RW</td>
                            <td>TVRGS Voltage Reference Generator trim (bottom transistor)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VREFBUF" class="panel-title">VREFBUF - Voltage Reference BUF Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020054</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Voltage Reference BUF Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="15">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">VREFBUFCCOMPTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VREFBUFIBIASTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">VREFBUFMISCTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VREFBUFPDNB
                                <br>0x0</td>

                            <td align="center" colspan="6">VREFBUFVOLTTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:14</td>
                            <td>VREFBUFCCOMPTRIM</td>
                            <td>RW</td>
                            <td>VREFBUF ccomp trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>VREFBUFIBIASTRIM</td>
                            <td>RW</td>
                            <td>VREFBUFIBIAS trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:7</td>
                            <td>VREFBUFMISCTRIM</td>
                            <td>RW</td>
                            <td>VREFBUF MISC trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>VREFBUFPDNB</td>
                            <td>RW</td>
                            <td>VREGBUF pdnb init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>VREFBUFVOLTTRIM</td>
                            <td>RW</td>
                            <td>VREFBUF voltage trim init value<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="VRCTRL" class="panel-title">VRCTRL - Overrides for Voltage Regulators Controls</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020060</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Overrides for Voltage Regulators Controls</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKRSTB
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">ANALDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">ANALDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">ANALDOOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLPLDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLPLDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLPLDOOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOCOLDSTARTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOACTIVEEARLY
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLDOOVER
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOCOLDSTARTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOACTIVEEARLY
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOOVER
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>SIMOBUCKACTIVE</td>
                            <td>RW</td>
                            <td>SIMO BUCK ACTIVE control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>SIMOBUCKRSTB</td>
                            <td>RW</td>
                            <td>SIMO BUCK RSTB control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>SIMOBUCKPDNB</td>
                            <td>RW</td>
                            <td>SIMO BUCK PDNB control. Override for PWRCTRL going to analog when SIMOBUCKOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>SIMOBUCKOVER</td>
                            <td>RW</td>
                            <td>Override control for SIMO BUCK signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>ANALDOACTIVE</td>
                            <td>RW</td>
                            <td>ANALDO LDO ACTIVE control. Override for PWRCTRL going to analog when ANALDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>ANALDOPDNB</td>
                            <td>RW</td>
                            <td>ANALDO PDNB control. Override for PWRCTRL going to analog when ANALDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>ANALDOOVER</td>
                            <td>RW</td>
                            <td>Override control for ANALDO signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>MEMLPLDOACTIVE</td>
                            <td>RW</td>
                            <td>MEM LP LDO ACTVIVE control. Override for PWRCTRL going to analog when MEMLPLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>MEMLPLDOPDNB</td>
                            <td>RW</td>
                            <td>MEM LP LDO PDNB control. Override for PWRCTRL going to analog when MEMLPLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>MEMLPLDOOVER</td>
                            <td>RW</td>
                            <td>Override control for MEM LP LDO signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>MEMLDOCOLDSTARTEN</td>
                            <td>RW</td>
                            <td>MEM LDO COLDSTART EN control. This is a shadow backed register and no need to set MEMLDOOVER.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>MEMLDOACTIVE</td>
                            <td>RW</td>
                            <td>MEM LDO ACTIVE control. Override for PWRCTRL going to analog when MEMLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>MEMLDOACTIVEEARLY</td>
                            <td>RW</td>
                            <td>MEM LDO EARLY ACTIVE control. Override for PWRCTRL going to analog when MEMLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>MEMLDOPDNB</td>
                            <td>RW</td>
                            <td>MEM LDO PDNB control. Override signal for PWRCTRL going to analog when MEMLDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>MEMLDOOVER</td>
                            <td>RW</td>
                            <td>Override control for MEM LDO signals<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>CORELDOCOLDSTARTEN</td>
                            <td>RW</td>
                            <td>CORE LDO COLDSTART EN control. This is a shadow backed register and no need to set CORELDOOVER.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>CORELDOACTIVE</td>
                            <td>RW</td>
                            <td>CORE LDO ACTIVE control. Override for PWRCTRL going to analog when CORELDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>CORELDOACTIVEEARLY</td>
                            <td>RW</td>
                            <td>CORE LDO EARLY ACTIVE control. Override for PWRCTRL going to analog when CORELDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>CORELDOPDNB</td>
                            <td>RW</td>
                            <td>CORE LDO PDNB control. Override for PWRCTRL going to analog when CORELDOOVER = 1<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CORELDOOVER</td>
                            <td>RW</td>
                            <td>Override control for CORE LDO signals<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LDOREG1" class="panel-title">LDOREG1 - CORELDO trims Reg</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020080</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>CORELDO trims Reg</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOIBIASSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">CORELDOIBIASTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">CORELDOLPTRIM
                                <br>0x1b</td>

                            <td align="center" colspan="4">CORELDOTEMPCOTRIM
                                <br>0x4</td>

                            <td align="center" colspan="10">CORELDOACTIVETRIM
                                <br>0x3d4</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>CORELDOIBIASSEL</td>
                            <td>RW</td>
                            <td>Core LDO IBIAS sel. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>CORELDOIBIASTRIM</td>
                            <td>RW</td>
                            <td>CORE LDO IBIAS Trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:14</td>
                            <td>CORELDOLPTRIM</td>
                            <td>RW</td>
                            <td>CORE LDO Low Power Trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:10</td>
                            <td>CORELDOTEMPCOTRIM</td>
                            <td>RW</td>
                            <td>CORE LDO TEMPCO trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>CORELDOACTIVETRIM</td>
                            <td>RW</td>
                            <td>CORE LDO active trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LDOREG2" class="panel-title">LDOREG2 - MEMLDO and MEMLPLDO Trims</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020088</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>MEMLDO and MEMLPLDO Trims</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">TRIMANALDO
                                <br>0x8</td>

                            <td align="center" colspan="1">MEMLDOIBIASSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">MEMLPLDOIBIASTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">MEMLPLDOTRIM
                                <br>0x1f</td>

                            <td align="center" colspan="6">MEMLDOLPALTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">MEMLDOLPTRIM
                                <br>0x1d</td>

                            <td align="center" colspan="6">MEMLDOACTIVETRIM
                                <br>0x34</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:26</td>
                            <td>TRIMANALDO</td>
                            <td>RW</td>
                            <td>Analog LDO Trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>MEMLDOIBIASSEL</td>
                            <td>RW</td>
                            <td>Mem LDO IBIAS sel. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>MEMLPLDOIBIASTRIM</td>
                            <td>RW</td>
                            <td>Mem LPLDO IBIAS trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>MEMLPLDOTRIM</td>
                            <td>RW</td>
                            <td>MEM LPLDO TRIM<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:12</td>
                            <td>MEMLDOLPALTTRIM</td>
                            <td>RW</td>
                            <td>MEM LDO TRIM LP ALT SET<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:6</td>
                            <td>MEMLDOLPTRIM</td>
                            <td>RW</td>
                            <td>MEM LDO LP trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>MEMLDOACTIVETRIM</td>
                            <td>RW</td>
                            <td>MEM LDO active trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="LFRC" class="panel-title">LFRC - LFRC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400200E0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>LFRC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="15">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">LFRCPWTRIM
                                <br>0x0</td>

                            <td align="center" colspan="3">LFRCSIMOCLKDIV
                                <br>0x1</td>

                            <td align="center" colspan="2">LFRCITAILTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">RESETLFRC
                                <br>0x0</td>

                            <td align="center" colspan="1">PWDLFRC
                                <br>0x0</td>

                            <td align="center" colspan="5">TRIMTUNELFRC
                                <br>0x10</td>

                            <td align="center" colspan="1">LFRCSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:13</td>
                            <td>LFRCPWTRIM</td>
                            <td>RW</td>
                            <td>LFRC PW trim init value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:10</td>
                            <td>LFRCSIMOCLKDIV</td>
                            <td>RW</td>
                            <td>SIMOBUCK LP mode clock divider<br><br>
                                 DIV1                 = 0x0 - Divide by 1<br>
                             DIV2                 = 0x1 - Divide by 2<br>
                             DIV4                 = 0x2 - Divide by 4<br>
                             DIV8                 = 0x3 - Divide by 8<br>
                             DIV32                = 0x5 - Inversion of DIV32</td>
                        </tr>

                        <tr>
                            <td>9:8</td>
                            <td>LFRCITAILTRIM</td>
                            <td>RW</td>
                            <td>LFRC ITAIL trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>RESETLFRC</td>
                            <td>RW</td>
                            <td>LFRC Reset.<br><br>
                                 EN                   = 0x0 - Enable LFRC.<br>
                             RESET                = 0x1 - Reset LFRC.</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWDLFRC</td>
                            <td>RW</td>
                            <td>Power Down LFRC.<br><br>
                                 PWRUP                = 0x0 - Power up LFRC.<br>
                             PWRDN                = 0x1 - Power down LFRC.</td>
                        </tr>

                        <tr>
                            <td>5:1</td>
                            <td>TRIMTUNELFRC</td>
                            <td>RW</td>
                            <td>LFRC Frequency Tune trim bits<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>LFRCSWE</td>
                            <td>RW</td>
                            <td>LFRC Software Override Enable.<br><br>
                                 OVERRIDE_DIS         = 0x0 - LFRC Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - LFRC Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BODCTRL" class="panel-title">BODCTRL - BOD control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020100</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>BOD control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="24">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODHVREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">BODLVREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCLVPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODSPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODFPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODHPWD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODLPWD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:8</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>BODHVREFSEL</td>
                            <td>RW</td>
                            <td>BODH External Reference Select. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>BODLVREFSEL</td>
                            <td>RW</td>
                            <td>BODL External Reference Select. Note: the SWE mux select in PWRSEQ2SWE must be set for this to take effect.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>BODCLVPWD</td>
                            <td>RW</td>
                            <td>BODC_LV Power Down.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>BODSPWD</td>
                            <td>RW</td>
                            <td>BODS Power Down.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>BODFPWD</td>
                            <td>RW</td>
                            <td>BODF Power Down.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>BODCPWD</td>
                            <td>RW</td>
                            <td>BODC Power Down.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>BODHPWD</td>
                            <td>RW</td>
                            <td>BODH Power Down.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>BODLPWD</td>
                            <td>RW</td>
                            <td>BODL Power Down.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCPWRCTRL" class="panel-title">ADCPWRCTRL - ADC Power Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020108</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ADC Power Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="15">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCKEEPOUTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCRFBUFSLWEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCINBUFEN
                                <br>0x0</td>

                            <td align="center" colspan="2">ADCINBUFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCVBATDIVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDADCRESETN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDADCDIGISOLATE
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDADCSARISOLATE
                                <br>0x0</td>

                            <td align="center" colspan="1">REFKEEPPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">REFBUFPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">BGTLPPEN
                                <br>0x1</td>

                            <td align="center" colspan="1">BGTPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCBPSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCAPSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCPWRCTRLSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>ADCKEEPOUTEN</td>
                            <td>RW</td>
                            <td>ADC reference keeper out en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>ADCRFBUFSLWEN</td>
                            <td>RW</td>
                            <td>ADC reference buffer slew enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>ADCINBUFEN</td>
                            <td>RW</td>
                            <td>ADC Input Buffer Power Enable ( if the ADCPWRCTRLSWE bit is set )<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:12</td>
                            <td>ADCINBUFSEL</td>
                            <td>RW</td>
                            <td>ADC input buffer mux select<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>ADCVBATDIVEN</td>
                            <td>RW</td>
                            <td>ADC VBAT DIV Power Enable ( if the ADCPWRCTRLSWE bit is set )<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>VDDADCRESETN</td>
                            <td>RW</td>
                            <td>RESETN signal for Power Switched SAR and Digital Controller (when global power switch is off and if the ADCPWRCTRLSWE bit is set)<br><br>
                                 ASSERT               = 0x0 - Resetn is asserted<br>
                             DEASSERT             = 0x1 - Resetn is de-asserted</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>VDDADCDIGISOLATE</td>
                            <td>RW</td>
                            <td>ISOLATE signal for ADC Digital Contoller ( when ADCAPSEN is switched off and if the ADCPWRCTRLSWE bit is set)<br><br>
                                 DIS                  = 0x0 - No Isolation<br>
                             EN                   = 0x1 - Isolate</td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>VDDADCSARISOLATE</td>
                            <td>RW</td>
                            <td>ISOLATE signal for Power Switched SAR ( when ADCBPSEN is switched off )<br><br>
                                 DIS                  = 0x0 - No Isolation<br>
                             EN                   = 0x1 - Isolate</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>REFKEEPPEN</td>
                            <td>RW</td>
                            <td>Reference Buffer Keeper Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Reference Buffer Keeper Power Switch disable.<br>
                             EN                   = 0x1 - Reference Buffer Keeper Power Switch enable.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>REFBUFPEN</td>
                            <td>RW</td>
                            <td>Reference Buffer Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Reference Buffer Power Switch disable.<br>
                             EN                   = 0x1 - Reference Buffer Power Switch enable.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>BGTLPPEN</td>
                            <td>RW</td>
                            <td>Bandgap and Temperature Sensor Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Bandgap and temperature sensor disable.<br>
                             EN                   = 0x1 - Bandgap and temperature sensor enable.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>BGTPEN</td>
                            <td>RW</td>
                            <td>Bandgap and Temperature Sensor Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Bandgap and temperature sensor disable.<br>
                             EN                   = 0x1 - Bandgap and temperature sensor enable.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>ADCBPSEN</td>
                            <td>RW</td>
                            <td>Enable the Analog, IO and SAR Digital logic Power Switch on when set to 1 if the ADCPWRCTRLSWE bit is set.<br><br>
                                 DIS                  = 0x0 - ADC power switch software power disable.<br>
                             EN                   = 0x1 - ADC power switch software power enable.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ADCAPSEN</td>
                            <td>RW</td>
                            <td>Enable the Global ADC Power Switch on when set to 1 if the ADCPWRCTRLSWE bit is set.<br><br>
                                 DIS                  = 0x0 - ADC power switch software power disable.<br>
                             EN                   = 0x1 - ADC power switch software power enable.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ADCPWRCTRLSWE</td>
                            <td>RW</td>
                            <td>ADC Power Control Software Override Enable<br><br>
                                 OVERRIDE_DIS         = 0x0 - ADC temperature sensor and bandgap Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - ADC temperature sensor and bandgap Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCCAL" class="panel-title">ADCCAL - ADC Calibration Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002010C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ADC Calibration Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">ADCCALIBRATED
                                <br>0x0</td>

                            <td align="center" colspan="1">CALONPWRUP
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>ADCCALIBRATED</td>
                            <td>RO</td>
                            <td>Status for ADC Calibration<br><br>
                                 FALSE                = 0x0 - ADC is not calibrated<br>
                             TRUE                 = 0x1 - ADC is calibrated</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>CALONPWRUP</td>
                            <td>RW</td>
                            <td>Run ADC Calibration on initial power up sequence<br><br>
                                 DIS                  = 0x0 - Disable automatic calibration on initial power up<br>
                             EN                   = 0x1 - Enable automatic calibration on initial power up</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="ADCBATTLOAD" class="panel-title">ADCBATTLOAD - ADC Battery Load Enable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020110</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>ADC Battery Load Enable</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BATTLOAD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>BATTLOAD</td>
                            <td>RW</td>
                            <td>Enable the ADC battery load resistor<br><br>
                                 DIS                  = 0x0 - Battery load is disconnected<br>
                             EN                   = 0x1 - Battery load is enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALCTRL" class="panel-title">XTALCTRL - XTAL Oscillator Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020120</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTAL Oscillator Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="23">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">XTALICOMPTRIM
                                <br>0x3</td>

                            <td align="center" colspan="2">XTALIBUFTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">XTALCOMPPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">XTALPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">XTALCOMPBYPASS
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALCOREDISFB
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:7</td>
                            <td>XTALICOMPTRIM</td>
                            <td>RW</td>
                            <td>XTAL ICOMP trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>XTALIBUFTRIM</td>
                            <td>RW</td>
                            <td>XTAL IBUFF trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>XTALCOMPPDNB</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Power Down Comparator.<br><br>
                                 PWRUPCOMP            = 0x1 - Power up XTAL oscillator comparator.<br>
                             PWRDNCOMP            = 0x0 - Power down XTAL oscillator comparator.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>XTALPDNB</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Power Down Core.<br><br>
                                 PWRUPCORE            = 0x1 - Power up XTAL oscillator core.<br>
                             PWRDNCORE            = 0x0 - Power down XTAL oscillator core.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>XTALCOMPBYPASS</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Bypass Comparator.<br><br>
                                 USECOMP              = 0x0 - Use the XTAL oscillator comparator.<br>
                             BYPCOMP              = 0x1 - Bypass the XTAL oscillator comparator.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>XTALCOREDISFB</td>
                            <td>RW</td>
                            <td>XTAL Oscillator Disable Feedback.<br><br>
                                 EN                   = 0x0 - Enable XTAL oscillator comparator.<br>
                             DIS                  = 0x1 - Disable XTAL oscillator comparator.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>XTALSWE</td>
                            <td>RW</td>
                            <td>XTAL Software Override Enable.<br><br>
                                 OVERRIDE_DIS         = 0x0 - XTAL Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - XTAL Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALGENCTRL" class="panel-title">XTALGENCTRL - XTAL Oscillator General Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020124</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTAL Oscillator General Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="18">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">XTALKSBIASTRIM
                                <br>0x1</td>

                            <td align="center" colspan="6">XTALBIASTRIM
                                <br>0x38</td>

                            <td align="center" colspan="2">ACWARMUP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:14</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:8</td>
                            <td>XTALKSBIASTRIM</td>
                            <td>RW</td>
                            <td>XTAL IBIAS Kick start trim. This trim value is used during the startup process to enable a faster lock.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>XTALBIASTRIM</td>
                            <td>RW</td>
                            <td>XTAL BIAS trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>ACWARMUP</td>
                            <td>RW</td>
                            <td>Auto-calibration delay control<br><br>
                                 SEC1                 = 0x0 - Warmup period of 1-2 seconds<br>
                             SEC2                 = 0x1 - Warmup period of 2-4 seconds<br>
                             SEC4                 = 0x2 - Warmup period of 4-8 seconds<br>
                             SEC8                 = 0x3 - Warmup period of 8-16 seconds</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALHSTRIMS" class="panel-title">XTALHSTRIMS - XTALHS Trims</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020128</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTALHS Trims</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSSPARE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSRSTRIM
                                <br>0x0</td>

                            <td align="center" colspan="7">XTALHSIBIASTRIM
                                <br>0x18</td>

                            <td align="center" colspan="4">XTALHSIBIASCOMPTRIM
                                <br>0x8</td>

                            <td align="center" colspan="2">XTALHSIBIASCOMP2TRIM
                                <br>0x3</td>

                            <td align="center" colspan="3">XTALHSDRIVERSTRENGTH
                                <br>0x7</td>

                            <td align="center" colspan="2">XTALHSDRIVETRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">XTALHSCAPTRIM
                                <br>0x4</td>

                            <td align="center" colspan="6">XTALHSCAP2TRIM
                                <br>0x2c</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>XTALHSSPARE</td>
                            <td>RW</td>
                            <td>xtalhs_spare<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>XTALHSRSTRIM</td>
                            <td>RW</td>
                            <td>xtalhs_rs_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:21</td>
                            <td>XTALHSIBIASTRIM</td>
                            <td>RW</td>
                            <td>xtalhs_ibias_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20:17</td>
                            <td>XTALHSIBIASCOMPTRIM</td>
                            <td>RW</td>
                            <td>xtalhs_ibias_comp_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>XTALHSIBIASCOMP2TRIM</td>
                            <td>RW</td>
                            <td>xtalhs_ibias_comp2_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:12</td>
                            <td>XTALHSDRIVERSTRENGTH</td>
                            <td>RW</td>
                            <td>xtalhs_driver_strength<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:10</td>
                            <td>XTALHSDRIVETRIM</td>
                            <td>RW</td>
                            <td>xtalhs_drive_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:6</td>
                            <td>XTALHSCAPTRIM</td>
                            <td>RW</td>
                            <td>xtalhs_cap_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>XTALHSCAP2TRIM</td>
                            <td>RW</td>
                            <td>xtalhs_cap2_trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="XTALHSCTRL" class="panel-title">XTALHSCTRL - XTALHS Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002012C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>XTALHS Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="23">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSEXTERNALCLOCK
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSPADOUTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSSELRCOM
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSPDNPNIMPROVE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSINJECTIONENABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSIBSTENABLE
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSCOMPSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSCOMPPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">XTALHSPDNB
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>XTALHSEXTERNALCLOCK</td>
                            <td>RW</td>
                            <td>xtalhs_external_clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>XTALHSPADOUTEN</td>
                            <td>RW</td>
                            <td>xtalhs_padout_en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>XTALHSSELRCOM</td>
                            <td>RW</td>
                            <td>xtalhs_sel_rcom<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>XTALHSPDNPNIMPROVE</td>
                            <td>RW</td>
                            <td>xtalhs_pdn_pn_improve<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>XTALHSINJECTIONENABLE</td>
                            <td>RW</td>
                            <td>xtalhs_injection_enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>XTALHSIBSTENABLE</td>
                            <td>RW</td>
                            <td>xtalhs_ibst_enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>XTALHSCOMPSEL</td>
                            <td>RW</td>
                            <td>xtalhs_comp_sel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>XTALHSCOMPPDNB</td>
                            <td>RW</td>
                            <td>xtalhs_comp_pdnb<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>XTALHSPDNB</td>
                            <td>RW</td>
                            <td>xtalhs_pdnb<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BGTLPCTRL" class="panel-title">BGTLPCTRL - LP Bandgap Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020134</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>LP Bandgap Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="12">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BGTLPQUICKCHB
                                <br>0x1</td>

                            <td align="center" colspan="1">BGTLPBYPASSB
                                <br>0x1</td>

                            <td align="center" colspan="6">BGTLPVBG2P5TRIM
                                <br>0x20</td>

                            <td align="center" colspan="6">BGTLPCTATTRIM
                                <br>0x20</td>

                            <td align="center" colspan="6">BGTLPPTATTRIM
                                <br>0x20</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:20</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>BGTLPQUICKCHB</td>
                            <td>RW</td>
                            <td>bgtlp_quickch_b<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>BGTLPBYPASSB</td>
                            <td>RW</td>
                            <td>bgtlp_bypass_b<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:12</td>
                            <td>BGTLPVBG2P5TRIM</td>
                            <td>RW</td>
                            <td>BGTLP vbg2p5 trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:6</td>
                            <td>BGTLPCTATTRIM</td>
                            <td>RW</td>
                            <td>BGTLP ctat trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>BGTLPPTATTRIM</td>
                            <td>RW</td>
                            <td>BGTLP ptat trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MRAMCRYPTOPWRCTRL" class="panel-title">MRAMCRYPTOPWRCTRL - MRAM Crypto Power Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020180</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>MRAM Crypto Power Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">CRYPTOCLKGATEN
                                <br>0x0</td>

                            <td align="center" colspan="1">CRYPTOPWRDOWREADY
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM1PWRCTRL
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM1SLPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM1LPREN
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0PWRCTRL
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0SLPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">MRAM0LPREN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:10</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>CRYPTOCLKGATEN</td>
                            <td>RW</td>
                            <td>crypto clk gating enable configuration<br><br>
                                 VALID                = 0x1 - Crypto clk gating is enabled<br>
                             DEFAULT              = 0x0 - Crypto clk gating is disabled at default.</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>CRYPTOPWRDOWREADY</td>
                            <td>RO</td>
                            <td>Crypto power down is ready, sw can pwd down the crypto through power ctrl<br><br>
                                 VALID                = 0x1 - Indicate Crypto is ready for power down<br>
                             DEFAULT              = 0x0 - Indicate Crypto is not ready for power down.</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>MRAM1PWRCTRL</td>
                            <td>RW</td>
                            <td>MRAM1 low power mode control. When set to 1, tmc_lpr and tmc_slp are driven by the value of MRAM1LPREN and MRAM1SLPEN of this register.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>MRAM1SLPEN</td>
                            <td>RW</td>
                            <td>MRAM1 sleep mode enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>MRAM1LPREN</td>
                            <td>RW</td>
                            <td>MRAM1 low power mode enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>MRAM0PWRCTRL</td>
                            <td>RW</td>
                            <td>MRAM0 low power mode control. When set to 1, tmc_lpr and tmc_slp are driven by the value of MRAM0LPREN and MRAM0SLPEN of this register.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>MRAM0SLPEN</td>
                            <td>RW</td>
                            <td>MRAM0 sleep mode enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>MRAM0LPREN</td>
                            <td>RW</td>
                            <td>MRAM0 low power mode enable<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BODISABLE" class="panel-title">BODISABLE - Brownout Disable</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400201AC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Brownout Disable</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCLVREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODSREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODFREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODCREN
                                <br>0x0</td>

                            <td align="center" colspan="1">BODLRDE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>BODCLVREN</td>
                            <td>RW</td>
                            <td>Disable VDDC_LV Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDC_LV Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDC_LV Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>BODSREN</td>
                            <td>RW</td>
                            <td>Disable VDDS Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDS Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDS Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>BODFREN</td>
                            <td>RW</td>
                            <td>Disable VDDF Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDF Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDF Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>BODCREN</td>
                            <td>RW</td>
                            <td>Disable VDDC Brown Out reset.<br><br>
                                 EN                   = 0x1 - Enable VDDC Brown Out reset.<br>
                             DIS                  = 0x0 - Disable VDDC Brown Out reset.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>BODLRDE</td>
                            <td>RW</td>
                            <td>Disable Unregulated 1.8V Brown-out reset.<br><br>
                                 EN                   = 0x0 - Enable Unregulated 1.8v brown out reset.<br>
                             DIS                  = 0x1 - Disable Unregulated 1.8v brown out reset.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="D2ASPARE" class="panel-title">D2ASPARE - Spare registers to analog module</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400201B0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Spare registers to analog module</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">INFO1ACCESS
                                <br>0x0</td>

                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">UART3PLL
                                <br>0x0</td>

                            <td align="center" colspan="1">UART2PLL
                                <br>0x0</td>

                            <td align="center" colspan="1">UART1PLL
                                <br>0x0</td>

                            <td align="center" colspan="1">UART0PLL
                                <br>0x0</td>

                            <td align="center" colspan="1">PLLISOLATIONVDDHVDDF
                                <br>0x0</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">MEMLDOREF
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOVDDCBOOST
                                <br>0x0</td>

                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>INFO1ACCESS</td>
                            <td>RW</td>
                            <td>For Apollo510 revB1 or later, this bit must be set for reliable INFO1 access.<br><br>
                                 EN                   = 0x1 - Enables INFO1 access<br>
                             DIS                  = 0x0 - Disables INFO1 access</td>
                        </tr>

                        <tr>
                            <td>30:26</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>UART3PLL</td>
                            <td>RW</td>
                            <td>PLL clock for UART3 enable field. This bit is set to select the System PLL as the clock source for UART3. The UART3 PCLK is always on when set.<br><br>
                                 EN                   = 0x1 - Enables system PLL to clock UART3; PCLK always on.<br>
                             DIS                  = 0x0 - Disables system PLL as UART3 clock source</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>UART2PLL</td>
                            <td>RW</td>
                            <td>PLL clock for UART2 enable field. This bit is set to select the System PLL as the clock source for UART2. The UART2 PCLK is always on when set.<br><br>
                                 EN                   = 0x1 - Enables system PLL to clock UART2; PCLK always on.<br>
                             DIS                  = 0x0 - Disables system PLL as UART2 clock source</td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>UART1PLL</td>
                            <td>RW</td>
                            <td>PLL clock for UART1 enable field. This bit is set to select the System PLL as the clock source for UART1. The UART1 PCLK is always on when set.<br><br>
                                 EN                   = 0x1 - Enables system PLL to clock UART1; PCLK always on.<br>
                             DIS                  = 0x0 - Disables system PLL as UART1 clock source</td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>UART0PLL</td>
                            <td>RW</td>
                            <td>PLL clock for UART0 enable field. This bit is set to select the System PLL as the clock source for UART0. The UART0 PCLK is always on when set.<br><br>
                                 EN                   = 0x1 - Enables system PLL to clock UART0; PCLK always on.<br>
                             DIS                  = 0x0 - Disables system PLL as UART0 clock source</td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>PLLISOLATIONVDDHVDDF</td>
                            <td>RW</td>
                            <td>Setting this bit to 1 pulls the two power supply inputs of the PLL block to ground ensuring that PLL signals are not able to float to mid-scale levels and cause unnecessary current flow to downstream logic.  This bit must only be enabled while the PLL is disabled. If the PLL is enabled while the isolation bit is enabled, a leakage path may occur from VDDH and VDDF to ground, which may result in EM damage.<br><br>
                                 EN                   = 0x1 - PLL isolation is enabled; set only when the PLL is disabled.<br>
                             DIS                  = 0x0 - PLL isolation is disabled; it is safe to enable the PLL for clocking.</td>
                        </tr>

                        <tr>
                            <td>20:17</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>MEMLDOREF</td>
                            <td>RW</td>
                            <td>Memory LDO reference trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>SIMOVDDCBOOST</td>
                            <td>RW</td>
                            <td>SIMOBUCK VDDC boost.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="BOOTLOADER" class="panel-title">BOOTLOADER - Bootloader and secure boot functions</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400201B8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Bootloader and secure boot functions</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">SECBOOTONRST
                                <br>0x0</td>

                            <td align="center" colspan="2">SECBOOT
                                <br>0x0</td>

                            <td align="center" colspan="2">SECBOOTFEATURE
                                <br>0x0</td>

                            <td align="center" colspan="22">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SBLLOCK
                                <br>0x0</td>

                            <td align="center" colspan="1">PROTLOCK
                                <br>0x0</td>

                            <td align="center" colspan="1">SBRLOCK
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD0
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>SECBOOTONRST</td>
                            <td>RO</td>
                            <td>Indicates whether the secure boot on warm reset is enabled<br><br>
                                 DISABLED             = 0x0 - Secure boot disabled<br>
                             ENABLED              = 0x1 - Secure boot enabled<br>
                             ERROR                = 0x2 - Error in secure boot configuration</td>
                        </tr>

                        <tr>
                            <td>29:28</td>
                            <td>SECBOOT</td>
                            <td>RO</td>
                            <td>Indicates whether the secure boot on cold reset is enabled<br><br>
                                 DISABLED             = 0x0 - Secure boot disabled<br>
                             ENABLED              = 0x1 - Secure boot enabled<br>
                             ERROR                = 0x2 - Error in secure boot configuration</td>
                        </tr>

                        <tr>
                            <td>27:26</td>
                            <td>SECBOOTFEATURE</td>
                            <td>RO</td>
                            <td>Indicates whether the secure boot feature is enabled.<br><br>
                                 DISABLED             = 0x0 - Secure boot disabled<br>
                             ENABLED              = 0x1 - Secure boot enabled<br>
                             ERROR                = 0x2 - Error in secure boot configuration</td>
                        </tr>

                        <tr>
                            <td>25:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>SBLLOCK</td>
                            <td>RW</td>
                            <td>Secure boot loader lock. Always resets to 1, write 1 to clear. Enables system visibility to bootloader until set.<br><br>
                                 LOCK                 = 0x1 - Enable the secure boot lock<br>
                             UNLOCK               = 0x0 - Disable the secure boot lock</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PROTLOCK</td>
                            <td>RW</td>
                            <td>Flash protection lock. Always resets to 1, write 1 to clear. Enables writes to flash protection register set.<br><br>
                                 LOCK                 = 0x1 - Enable the secure boot lock<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SBRLOCK</td>
                            <td>RW</td>
                            <td>Secure boot ROM lock. Always resets to 1, write 1 to clear. Enables system visibility to bootloader until set.<br><br>
                                 LOCK                 = 0x1 - Enable the secure boot lock<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>RSVD0</td>
                            <td>RW</td>
                            <td>This field is reserved and must not be modified.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SHADOWVALID" class="panel-title">SHADOWVALID - Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400201BC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Register to indicate whether the shadow registers have been successfully loaded from the Flash Information Space.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="19">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">OTPBOOTFAULT
                                <br>0x0</td>

                            <td align="center" colspan="1">OTPREADY
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">INFO0SELOTP
                                <br>0x0</td>

                            <td align="center" colspan="1">INFO1SELOTP
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x1</td>

                            <td align="center" colspan="1">VALID
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:7</td>
                            <td>OTPBOOTFAULT</td>
                            <td>RO</td>
                            <td>OTP interrupt status during shadow copy<br><br>
                                 power_fault          = 0x1 - Indicate OTP Power fault<br>
                             output_data          = 0x2 - Conflict on OTP output data<br>
                             input_parity         = 0x4 - input parity check error<br>
                             metal_shielding      = 0x8 - metal shielding fault<br>
                             fsm_error            = 0x10 - fsm parity error<br>
                             reg_error            = 0x20 - critical reg  parity error<br>
                             no_error             = 0x0 - No OTP interrupt happens during boot stage</td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>OTPREADY</td>
                            <td>RO</td>
                            <td>Whether OTP is ready for access<br><br>
                                 VALID                = 0x1 - Indicate OTP is ready for access<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>INFO0SELOTP</td>
                            <td>RO</td>
                            <td>Select OTP Info0 or MRAM Info0.<br><br>
                                 VALID                = 0x1 - Indicate select OTP Info0<br>
                             DEFAULT              = 0x0 - Default value, Select MRAM Info0</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>INFO1SELOTP</td>
                            <td>RO</td>
                            <td>Select OTP Info1 or MRAM Info1.<br><br>
                                 VALID                = 0x1 - Indicate selector OTP Info1<br>
                             DEFAULT              = 0x0 - Default value, Indicate select MRAM Info1.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>VALID</td>
                            <td>RO</td>
                            <td>Indicates whether the shadow registers contain valid data from the Flash Information Space.<br><br>
                                 VALID                = 0x1 - Flash information space contains valid data.<br>
                             DEFAULT              = 0x0 - Default value.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SCRATCH0" class="panel-title">SCRATCH0 - Scratch register that is not reset by any reset</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400201C0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Scratch register that is not reset by any reset</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SCRATCH0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SCRATCH0</td>
                            <td>RW</td>
                            <td>Scratch register 0.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SCRATCH1" class="panel-title">SCRATCH1 - Scratch register that is not reset by any reset</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400201C4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Scratch register that is not reset by any reset</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SCRATCH1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SCRATCH1</td>
                            <td>RW</td>
                            <td>Scratch register 1.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGR1" class="panel-title">DBGR1 - Read-only debug 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020200</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read-only debug 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">ONETO8
                                <br>0x12345678</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>ONETO8</td>
                            <td>RO</td>
                            <td>Read-only register for communication validation<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGR2" class="panel-title">DBGR2 - Read-only debug 2</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020204</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Read-only debug 2</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">COOLCODE
                                <br>0xc001c0de</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>COOLCODE</td>
                            <td>RO</td>
                            <td>Read-only register for communication validation<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="WICCONTROL" class="panel-title">WICCONTROL - This register is responsible for WIC Control and Configuration</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002021C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register is responsible for WIC Control and Configuration</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DEEPISWIC
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DEEPISWIC</td>
                            <td>RW</td>
                            <td>Indicates SLEEPDEEP is WIC SLEEP or Normal SLEEP<br><br>
                                 SLEEPDEEP_IS_REGULAR_SLEEP = 0x0 - When de-asserted, SCR.SLEEPDEEP is set and the processor core is in sleep, the processor does not enter WIC sleep, and the processor must stay powered-up.<br>
                             SLEEPDEEP_IS_WIC_SLEEP = 0x1 - When asserted, SCR.SLEEPDEEP is set and the processor core is in sleep, the processor enters WIC sleep and the clock and power can both be removed from the processor.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DBGCTRL" class="panel-title">DBGCTRL - Debug subsystem Control. Determines the debug components enable and clk frequency.</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020250</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Debug subsystem Control. Determines the debug components enable and clk frequency.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="14">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">DBGTSCLKSEL
                                <br>0x4</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DBGETBENABLE
                                <br>0x1</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">DBGTPIUCLKSEL
                                <br>0x2</td>

                            <td align="center" colspan="1">DBGTPIUTRACEENABLE
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:18</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:15</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:12</td>
                            <td>DBGTSCLKSEL</td>
                            <td>RW</td>
                            <td>This field selects the frequency of the ARM M55 dbg ts port.<br><br>
                                 LOWPWR               = 0x0 - Low power state.<br>
                             HFRCDIV2             = 0x1 - Selects HFRC divided by 2 as the source dbg ts clk<br>
                             HFRCDIV8             = 0x2 - Selects HFRC divided by 8 as the source dbg ts clk<br>
                             HFRCDIV16            = 0x3 - Selects HFRC divided by 16 as the source dbg ts clk<br>
                             HFRCDIV32            = 0x4 - Selects HFRC divided by 32 as the source dbg ts clk</td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>DBGETBENABLE</td>
                            <td>RW</td>
                            <td>Debug subsystem ETB enable to store the trace data.<br><br>
                                 DIS                  = 0x0 - Disable ETB.<br>
                             EN                   = 0x1 - Enable ETB.</td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:1</td>
                            <td>DBGTPIUCLKSEL</td>
                            <td>RW</td>
                            <td>This field selects the frequency of the ARM TPIU port.<br><br>
                                 OFF                  = 0x0 - Low power state.<br>
                             HFRC_48MHz           = 0x1 - Selects HFRC 48Mhz as the source TPIU clk<br>
                             HFRC_96MHz           = 0x2 - Selects HFRC 96Mhz as the source TPIU clk<br>
                             HFRC_192MHz          = 0x3 - Selects HFRC 192Mhz as the source TPIU clk<br>
                             HFRC2_125MHz         = 0x4 - Selects HFRC2 125Mhz as the source TPIU clk. Note that this setting requires CLKGEN.MISC.HFRC2 be enabled<br>
                             HFRC2_250MHz         = 0x5 - Selects HFRC2 250Mhz as the source TPIU clk. Note that this setting requires CLKGEN.MISC.HFRC2 be enabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DBGTPIUTRACEENABLE</td>
                            <td>RW</td>
                            <td>TPIU TRACE Enable field. When set, the Apollo510 TPIU is enabled and data can be streamed out trace data from ARM ITM and ETM modules through TRACEDATA ports<br><br>
                                 DIS                  = 0x0 - Disable the TPIU TRACE.<br>
                             EN                   = 0x1 - Enable the TPIU TRACE.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="OTAPOINTER" class="panel-title">OTAPOINTER - OTA (Over the Air) Update Pointer/Status. Reset only by POA</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020264</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>OTA (Over the Air) Update Pointer/Status. Reset only by POA</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">OTAPOINTER
                                <br>0x0</td>

                            <td align="center" colspan="1">OTASBR
                                <br>0x0</td>

                            <td align="center" colspan="1">OTASBRUPDATE
                                <br>0x0</td>

                            <td align="center" colspan="1">OTAVALID
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>OTAPOINTER</td>
                            <td>RW</td>
                            <td>This register has different function depending on SBR or SBL. For SBR update, this register contains the address of the OTA image. For SBL update, this register points to the OTA Descriptor, which must be in MRAM. Since the low 3 bits have special meaning and are masked (see enums below), the pointer is required to be on an 8-byte boundary.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>OTASBR</td>
                            <td>RW</td>
                            <td>This bit (ignored in the 32-bit OTA address) indicates operation as indicated by the following enums.<br><br>
                                 SBL                  = 0x0 - If OTAVALID=1, OTASBRUPDATE=0, and OTASBR=0, OTA is processed by the secure bootloader (SBL).<br>
                             SBR                  = 0x1 - If OTAVALID=1, OTASBRUPDATE=1, and OTASBR=1, OTA is processed by the secure bootrom (SBR).</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>OTASBRUPDATE</td>
                            <td>RW</td>
                            <td>This field must be 1 for SBR or 0 for SBL.<br><br>
                                 SBL                  = 0x0 - Must be 0 for SBL update.<br>
                             SBR                  = 0x1 - Must be 1 for SBR update.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>OTAVALID</td>
                            <td>RW</td>
                            <td>Indicates that an OTA update is valid<br><br>
                                 INVALID              = 0x0 - OTA update is not valid.<br>
                             VALID                = 0x1 - OTA update is valid.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="APBDMACTRL" class="panel-title">APBDMACTRL - DMA Control Register. Determines misc settings for DMA operation</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020280</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DMA Control Register. Determines misc settings for DMA operation</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">HYSTERESIS
                                <br>0x2</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DECODEABORT
                                <br>0x1</td>

                            <td align="center" colspan="1">DMAENABLE
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:8</td>
                            <td>HYSTERESIS</td>
                            <td>RW</td>
                            <td>This field determines how long the DMA engine of apb/disp/gfx will remain active during deep sleep before shutting down and returning the system to full deep sleep. Values are based on a 94KHz clock and are roughly 10us increments for a range of ~10us to 2.55ms<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DECODEABORT</td>
                            <td>RW</td>
                            <td>APB Decode Abort. When set, the APB bridge will issue a data abort (bus fault) on transactions to peripherals that are powered down. When set to 0, writes are quietly discarded and reads return 0.<br><br>
                                 DISABLE              = 0x0 - Bus operations to powered down peripherals are quietly discarded<br>
                             ENABLE               = 0x1 - Bus operations to powered down peripherals result in a bus fault.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DMAENABLE</td>
                            <td>RW</td>
                            <td>Enable the DMA controller. When disabled, DMA requests will be ignored by the controller<br><br>
                                 DISABLE              = 0x0 - DMA operations disabled<br>
                             ENABLE               = 0x1 - DMA operations enabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FORCEAXICLKEN" class="panel-title">FORCEAXICLKEN - Force AXI Clock Enabled</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020284</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Force AXI Clock Enabled</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">FRCAXICLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>FRCAXICLKEN</td>
                            <td>RW</td>
                            <td>This bit will override the AXI fabric clock enable logic to force it on.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="KEXTCLKSEL" class="panel-title">KEXTCLKSEL - Key Register to enable the use of external clock selects via the EXTCLKSEL reg</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020338</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Locks the state of the EXTCLKSEL register from writes. This is done to prevent errant writes to the register, as this could cause the chip to halt. Write a value of 0x53 to unlock write access to the EXTCLKSEL register. Once unlocked, the register will read back a 1 to undicate this is unlocked. Writing the register with any other value other than 0x53 will enable the lock.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">KEXTCLKSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>KEXTCLKSEL</td>
                            <td>RW</td>
                            <td>Key register value.<br><br>
                                 Key                  = 0x53 - Key value to unlock the register.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK0" class="panel-title">SIMOBUCK0 - SIMOBUCK specific control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002033C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This WRITE_ONLY register controls various buck parameters. It will read back as 0x00000000.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="27">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">TONTOFFNODEGLITCH
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCLVRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFRXCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCRXCOMPEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:5</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>TONTOFFNODEGLITCH</td>
                            <td>RW</td>
                            <td>Enable the ton and toff signals no deglitch output.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>VDDCLVRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDC LV rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>VDDSRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDS rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>VDDFRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDS rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>VDDCRXCOMPEN</td>
                            <td>RW</td>
                            <td>Enable the VDDC rail.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK1" class="panel-title">SIMOBUCK1 - SIMO Buck Clock, buck sequence, observation bus Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020340</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>1. Control the even division of 3 clocks: refresh, low power and TONCLK. 2. Control gap bewteen secondary switches. 3. Debug features: control the amount of time TONCLK is on, and the time before snubber asserts for each buck sequence. 4. Enable or disable the observation bus. 5. Select the buck sequence operation mode. 6. Control delay between primary Pmos and Nmos transitions.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">SIMOBUCKHPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SIMOBUCKOBSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">BUCKMODE
                                <br>0x0</td>

                            <td align="center" colspan="1">FORCEBUCKOFF
                                <br>0x0</td>

                            <td align="center" colspan="2">TPNDTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">TONCLKTRIM
                                <br>0x1</td>

                            <td align="center" colspan="1">WSELVDDSBSMODE
                                <br>0x0</td>

                            <td align="center" colspan="1">WSELDELAYTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">RXSCHEDULINGCODE
                                <br>0x0</td>

                            <td align="center" colspan="2">OBSMODE
                                <br>0x0</td>

                            <td align="center" colspan="5">RXCLKLPTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">RXCLKACTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">RXCLKACTSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">LPFBEN
                                <br>0x0</td>

                            <td align="center" colspan="1">FORCETONCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">DCMMODEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">COARSESEL
                                <br>0x0</td>

                            <td align="center" colspan="1">ACTFBEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>SIMOBUCKHPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the simobuck HP mode trim<br><br>
                                 SIMOBUCK_HP_OFF      = 0x0 - Disable simobuck hp trim.<br>
                             SIMOBUCK_HP_ON       = 0x1 - Enable simobuck hp trim.</td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>SIMOBUCKOBSEN</td>
                            <td>RW</td>
                            <td>Enable the simobuck observation bus output.<br><br>
                                 SIMO_DATA_OFF        = 0x0 - Disable simobuck data output.<br>
                             SIMO_DATA_ON         = 0x1 - Enable simobuck data output.</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>BUCKMODE</td>
                            <td>RW</td>
                            <td>The buck sequence can operate in two buck sequence modes: default (zxcomp) and backup. Set before simobuck comes up.<br><br>
                                 ZXCOMP               = 0x0 - Select default (ZXCOMP) sequence operating mode.<br>
                             NOZXCOMP             = 0x1 - Select backup sequence operating mode.</td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>FORCEBUCKOFF</td>
                            <td>RW</td>
                            <td>Control the buck sequence stopping point before snubber asserts. Set before simobuck comes up.<br><br>
                                 VARIED_CYCLES        = 0x0 - Stop point will vary depending on operating mode.<br>
                             TWO_CYCLE            = 0x1 - Stop exactly 1 TONCLK cycle before snubber asserts.</td>
                        </tr>

                        <tr>
                            <td>27:26</td>
                            <td>TPNDTRIM</td>
                            <td>RW</td>
                            <td>Control delay between primary Pmos and Nmos transitions.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:22</td>
                            <td>TONCLKTRIM</td>
                            <td>RW</td>
                            <td>This divides the 100 MHz ton clock. Even divides are supported only. This value represents the division amount minus 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>WSELVDDSBSMODE</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>WSELDELAYTRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:18</td>
                            <td>RXSCHEDULINGCODE</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>OBSMODE</td>
                            <td>RW</td>
                            <td>Choose from 4 modes of operation<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:11</td>
                            <td>RXCLKLPTRIM</td>
                            <td>RW</td>
                            <td>This divides the 32 kHz low power clock. Even divides are supported only. This value represents the division amount minus 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:6</td>
                            <td>RXCLKACTTRIM</td>
                            <td>RW</td>
                            <td>This divides the 5 MHz refresh clock. Even divides are supported only. This value represents the division amount minus 1.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>RXCLKACTSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>LPFBEN</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>FORCETONCLKEN</td>
                            <td>RW</td>
                            <td>TONCLK is active only when needed to save power. This keeps the clock always on (AON). Set before simobuck comes up.<br><br>
                                 LP_TONCLK            = 0x0 - TONCLK will be active only when needed.<br>
                             AON_TONCLK           = 0x1 - TONCLK is always on.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>DCMMODEEN</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>COARSESEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>ACTFBEN</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK2" class="panel-title">SIMOBUCK2 - SIMO Buck Muxed VDDC Active Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020344</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDC Active Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCACTLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCACTLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCACTLOWTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCACTHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCACTHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCACTHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCACTDRVSTRTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>VDDCINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:25</td>
                            <td>VDDCACTLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC active high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:20</td>
                            <td>VDDCACTLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC active low toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:16</td>
                            <td>VDDCACTLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:11</td>
                            <td>VDDCACTHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC active high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:6</td>
                            <td>VDDCACTHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC active high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:2</td>
                            <td>VDDCACTHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>VDDCACTDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDC active trim control for drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK3" class="panel-title">SIMOBUCK3 - SIMO Buck Muxed VDDC low power Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020348</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDC low power Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">VDDCLPLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLPLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCLPLOWTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLPHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLPHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCLPHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLPDRVSTRTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLEAKAGETRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>VDDCLPLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC LP low ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:22</td>
                            <td>VDDCLPLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC LP low toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:18</td>
                            <td>VDDCLPLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>VDDCLPHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC LP high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:8</td>
                            <td>VDDCLPHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC LP high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>VDDCLPHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>VDDCLPDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDC LP trim control for drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>VDDCLEAKAGETRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK4" class="panel-title">SIMOBUCK4 - SIMO Buck Muxed VDDC LV Active Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002034C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDC LV Active Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCLVINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVACTLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVACTLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCLVACTLOWTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVACTHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVACTHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCLVACTHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLVACTDRVSTRTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>VDDCLVINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:25</td>
                            <td>VDDCLVACTLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV active low ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:20</td>
                            <td>VDDCLVACTLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV active low trim control for a 500 MHz clock inside the simobuck analog design.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:16</td>
                            <td>VDDCLVACTLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:11</td>
                            <td>VDDCLVACTHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV active high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:6</td>
                            <td>VDDCLVACTHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV active high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:2</td>
                            <td>VDDCLVACTHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>VDDCLVACTDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV active trim control for drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK5" class="panel-title">SIMOBUCK5 - SIMO Buck Muxed VDDC LV Low PowerSequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020350</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDC LV Low PowerSequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="5">VDDCLVLPLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVLPLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCLVLPLOWTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVLPHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVLPHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDCLVLPHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLVLPDRVSTRTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLVLEAKAGETRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:27</td>
                            <td>VDDCLVLPLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV low power high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:22</td>
                            <td>VDDCLVLPLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV low power low toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:18</td>
                            <td>VDDCLVLPLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>VDDCLVLPHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV low power high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:8</td>
                            <td>VDDCLVLPHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV low power high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>VDDCLVLPHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>VDDCLVLPDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDC LV low power trim control for drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>VDDCLVLEAKAGETRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK6" class="panel-title">SIMOBUCK6 - SIMO Buck Muxed VDDF Active Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020354</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDF Active Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">VDDFLEAKAGETRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="6">VDDFACTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFACTINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFACTHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFACTHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDFACTHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="6">VDDFACTFBTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDFACTDRVSTRTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>VDDFLEAKAGETRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>VDDFINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:23</td>
                            <td>VDDFACTTRIM</td>
                            <td>RW</td>
                            <td>VDDF active trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>VDDFACTINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:17</td>
                            <td>VDDFACTHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDF active high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:12</td>
                            <td>VDDFACTHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDF active high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>VDDFACTHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>VDDFACTFBTRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>VDDFACTDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDF active high toff trim for drive strength.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK7" class="panel-title">SIMOBUCK7 - SIMO Buck Muxed VDDF active Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020358</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDF active Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">VDDFLPTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDFLPINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">ZXCOMPZXTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDFLPFBCDACTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFLPFBCDACEN
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDFLPDRVSTRTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFACTLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFACTLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="3">VDDFACTLOWTOFFTRIMFINE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30:25</td>
                            <td>VDDFLPTRIM</td>
                            <td>RW</td>
                            <td>VDDF low power trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:23</td>
                            <td>VDDFLPINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22:18</td>
                            <td>ZXCOMPZXTRIM</td>
                            <td>RW</td>
                            <td>Zxcomp trim. Feedthrough to analog.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:16</td>
                            <td>VDDFLPFBCDACTRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>VDDFLPFBCDACEN</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>VDDFLPDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDF active trim control for drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12:8</td>
                            <td>VDDFACTLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDF active low ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:3</td>
                            <td>VDDFACTLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDF active low toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>VDDFACTLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK8" class="panel-title">SIMOBUCK8 - SIMO Buck Muxed VDDF Low Power Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002035C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDF Low Power Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFLPLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFLPLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDFLPLOWTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFLPHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFLPHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDFLPHIGHTOFFTRIMFINE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:23</td>
                            <td>VDDFLPLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDF low power low ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22:18</td>
                            <td>VDDFLPLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDF low power low toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:14</td>
                            <td>VDDFLPLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:9</td>
                            <td>VDDFLPHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDF low power high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>VDDFLPHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDF low power high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>VDDFLPHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK9" class="panel-title">SIMOBUCK9 - SIMO Buck Muxed VDDS Active Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020360</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDS Active Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSLEAKAGETRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSACTLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSACTINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSACTHIGHTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSACTHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDSACTHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="6">VDDSACTFBTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDSACTDRVSTRTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>VDDSLEAKAGETRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:23</td>
                            <td>VDDSACTLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDS active low ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>VDDSACTINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:17</td>
                            <td>VDDSACTHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDS active high ton trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:12</td>
                            <td>VDDSACTHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDS active high toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:8</td>
                            <td>VDDSACTHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:2</td>
                            <td>VDDSACTFBTRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>VDDSACTDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>simobuck_vdds_act_drvstr_trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK10" class="panel-title">SIMOBUCK10 - SIMO Buck Muxed VDDS active Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020364</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed VDDS active Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSLPHIGHTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDSLPHIGHTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="6">VDDSLPFBTRIM
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDSLPFBCDACTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSLPFBCDACEN
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDSLPDRVSTRTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSACTLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDSACTLOWTOFFTRIMFINE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:29</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:24</td>
                            <td>VDDSLPHIGHTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDS low power high toff trim control for a Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:20</td>
                            <td>VDDSLPHIGHTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:14</td>
                            <td>VDDSLPFBTRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:12</td>
                            <td>VDDSLPFBCDACTRIM</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>VDDSLPFBCDACEN</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:9</td>
                            <td>VDDSLPDRVSTRTRIM</td>
                            <td>RW</td>
                            <td>VDDS low power trim control for drive strength.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>VDDSACTLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDS active low toff trim control for Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:0</td>
                            <td>VDDSACTLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK11" class="panel-title">SIMOBUCK11 - SIMO Buck Muxed Sequence Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020368</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Muxed Sequence Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="4">ENBRNOUT
                                <br>0x0</td>

                            <td align="center" colspan="2">TRIMCHANGEDLYPOST
                                <br>0x0</td>

                            <td align="center" colspan="2">TRIMCHANGEDLYPRE
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSLPLOWTONTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSLPLOWTOFFTRIM
                                <br>0x0</td>

                            <td align="center" colspan="4">VDDSLPLOWTOFFTRIMFINE
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSLPINPREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSLPHIGHTONTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:24</td>
                            <td>ENBRNOUT</td>
                            <td>RO</td>
                            <td>Enable each individual rail counter.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>TRIMCHANGEDLYPOST</td>
                            <td>RW</td>
                            <td>Delay used on the trims valid assertion after trims are changed.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>TRIMCHANGEDLYPRE</td>
                            <td>RW</td>
                            <td>Delay used on the trims valid de-assertion before trims are changed.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:15</td>
                            <td>VDDSLPLOWTONTRIM</td>
                            <td>RW</td>
                            <td>VDDS low power low ton trim control for a Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:10</td>
                            <td>VDDSLPLOWTOFFTRIM</td>
                            <td>RW</td>
                            <td>VDDS low power low toff trim control for a Buck sequence.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:6</td>
                            <td>VDDSLPLOWTOFFTRIMFINE</td>
                            <td>RW</td>
                            <td>DEPRECATED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>VDDSLPINPREFSEL</td>
                            <td>RW</td>
                            <td>DEPRECATED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDSLPHIGHTONTRIM</td>
                            <td>RW</td>
                            <td>VDDS low power high ton trim control for a Buck sequence.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK12" class="panel-title">SIMOBUCK12 - SIMO Buck Compare, Brown out, Active, Low power Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002036C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Compare, Brown out, Active, Low power Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="6">LPTRIMVDDF
                                <br>0x0</td>

                            <td align="center" colspan="6">ACTTRIMVDDF
                                <br>0x0</td>

                            <td align="center" colspan="10">VDDCLVBRNOUTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCLVCOMPTRIMMINUS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:26</td>
                            <td>LPTRIMVDDF</td>
                            <td>RW</td>
                            <td>Low power VDDF trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:20</td>
                            <td>ACTTRIMVDDF</td>
                            <td>RW</td>
                            <td>Active VDDF trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:10</td>
                            <td>VDDCLVBRNOUTTRIM</td>
                            <td>RW</td>
                            <td>Digital brown out max counter value for VDDC LV rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDCLVCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation when low power GT active rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDCLVCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation between low power and active rail.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK13" class="panel-title">SIMOBUCK13 - SIMO Buck Compare, Brown out, Active, Low power Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020370</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Compare, Brown out, Active, Low power Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="6">LPTRIMVDDS
                                <br>0x0</td>

                            <td align="center" colspan="6">ACTTRIMVDDS
                                <br>0x0</td>

                            <td align="center" colspan="10">VDDSBRNOUTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDSCOMPTRIMMINUS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:26</td>
                            <td>LPTRIMVDDS</td>
                            <td>RW</td>
                            <td>Low power VDDS trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:20</td>
                            <td>ACTTRIMVDDS</td>
                            <td>RW</td>
                            <td>Active VDDS trim.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:10</td>
                            <td>VDDSBRNOUTTRIM</td>
                            <td>RW</td>
                            <td>Digital brown out max counter value for VDDS rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDSCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation when low power GT active rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDSCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation between low power and active rail.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK14" class="panel-title">SIMOBUCK14 - SIMO Buck Compare, Brown out, Active, Low power and Leakage Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020374</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Compare, Brown out, Active, Low power and Leakage Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">VDDCLKGEN
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLKGTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFLKGEN
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDFLKGTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSLKGEN
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDSLKGTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCLVLKGEN
                                <br>0x0</td>

                            <td align="center" colspan="2">VDDCLVLKGTRIM
                                <br>0x0</td>

                            <td align="center" colspan="10">VDDFBRNOUTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDFCOMPTRIMMINUS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>VDDCLKGEN</td>
                            <td>RW</td>
                            <td>Leakage vddc rail enable. Set before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>VDDCLKGTRIM</td>
                            <td>RW</td>
                            <td>Leakage trim for vddc.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>VDDFLKGEN</td>
                            <td>RW</td>
                            <td>Leakage vddf rail enable. Set before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:26</td>
                            <td>VDDFLKGTRIM</td>
                            <td>RW</td>
                            <td>Leakage trim for vddf.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>VDDSLKGEN</td>
                            <td>RW</td>
                            <td>Leakage vdds rail enable. Set before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24:23</td>
                            <td>VDDSLKGTRIM</td>
                            <td>RW</td>
                            <td>Leakage trim for vdds.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>VDDCLVLKGEN</td>
                            <td>RW</td>
                            <td>Leakage vddc lv rail enable. Set before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>VDDCLVLKGTRIM</td>
                            <td>RW</td>
                            <td>Leakage trim for vddc lv.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:10</td>
                            <td>VDDFBRNOUTTRIM</td>
                            <td>RW</td>
                            <td>Digital Brown out max counter value for VDDF rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDFCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation when low power GT active rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDFCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation between low power and active rail.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SIMOBUCK15" class="panel-title">SIMOBUCK15 - SIMO Buck Compare, Brown out, Active and Low power Trim Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020378</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SIMO Buck Compare, Brown out, Active and Low power Trim Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">TRIMLATCHOVER
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="5">ZXCOMPOFFSETTRIM
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDFRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDSRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDCLVRXCOMPTRIMEN
                                <br>0x0</td>

                            <td align="center" colspan="10">VDDCBRNOUTTRIM
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCCOMPTRIMPLUS
                                <br>0x0</td>

                            <td align="center" colspan="5">VDDCCOMPTRIMMINUS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>TRIMLATCHOVER</td>
                            <td>RW</td>
                            <td>Override / Bypass the simobuck trim latch to enable on-the-fly trimming for VDDF and VDDS active and LP trims<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30:29</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28:24</td>
                            <td>ZXCOMPOFFSETTRIM</td>
                            <td>RW</td>
                            <td>Zxcomp offset trim. Feedthrough to analog.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23</td>
                            <td>VDDCRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the VDDC rail. If not enabled, the rail will not be regulated. This must be done before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>22</td>
                            <td>VDDFRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the VDDF rail. If not enabled, the rail will not be regulated. This must be done before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21</td>
                            <td>VDDSRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the VDDS rail. If not enabled, the rail will not be regulated. This must be done before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>20</td>
                            <td>VDDCLVRXCOMPTRIMEN</td>
                            <td>RW</td>
                            <td>Enable the VDDC LV rail. If not enabled, the rail will not be regulated. This must be done before simobuck comes up.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:10</td>
                            <td>VDDCBRNOUTTRIM</td>
                            <td>RW</td>
                            <td>Digital brown out max counter value for VDDC rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:5</td>
                            <td>VDDCCOMPTRIMPLUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation when low power GT active rail.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>4:0</td>
                            <td>VDDCCOMPTRIMMINUS</td>
                            <td>RW</td>
                            <td>Static trim to allow separation between low power and active rail.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRSW0" class="panel-title">PWRSW0 - PWRSW Control 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002037C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PWRSW Control 0</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">PWRSWVDDRCPUOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRCPUDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMLOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMLSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMLDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDMCPUDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="7">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCAORPGN
                                <br>0x1</td>

                            <td align="center" colspan="1">PWRSWVDDCAOROVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="2">PWRSWVDDCAORDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCPUOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDCPUPGN
                                <br>0x0</td>

                            <td align="center" colspan="2">PWRSWVDDCPUDYNSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>PWRSWVDDRCPUOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrcpu_dynsel and pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>PWRSWVDDRCPUSTATSEL</td>
                            <td>RW</td>
                            <td>VDDRCPU power switch static select<br><br>
                                 VDDFLP               = 0x1 - Select VDDFLP rail<br>
                             VDDS                 = 0x0 - Select VDDS rail</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>PWRSWVDDRCPUPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrcpu_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>PWRSWVDDRCPUDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PWRSWVDDMLOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddml_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PWRSWVDDMLSTATSEL</td>
                            <td>RW</td>
                            <td>VDDML power switch static select<br><br>
                                 VDDC                 = 0x0 - Select VDDC rail<br>
                             VDDF                 = 0x1 - Select VDDF rail</td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PWRSWVDDMLDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddml_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:18</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRSWVDDMCPUOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddmcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRSWVDDMCPUSTATSEL</td>
                            <td>RW</td>
                            <td>VDDMCPU power switch static select<br><br>
                                 VDDC                 = 0x0 - Select VDDC rail<br>
                             VDDF                 = 0x1 - Select VDDF rail</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRSWVDDMCPUDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddmcpu_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:8</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7</td>
                            <td>PWRSWVDDCAORPGN</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcaor_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>6</td>
                            <td>PWRSWVDDCAOROVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcaor_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>PWRSWVDDCAORDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddcaor_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PWRSWVDDCPUOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddcpu_dynsel and pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRSWVDDCPUPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddcpu_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>PWRSWVDDCPUDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddcpu_dynsel<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRSW1" class="panel-title">PWRSW1 - PWRSW Control 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020380</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PWRSW Control 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">SHORTVDDFVDDSORVAL
                                <br>0x0</td>

                            <td align="center" colspan="1">SHORTVDDFVDDSOREN
                                <br>0x0</td>

                            <td align="center" colspan="1">SHORTVDDCVDDCLVORVAL
                                <br>0x0</td>

                            <td align="center" colspan="1">SHORTVDDCVDDCLVOREN
                                <br>0x0</td>

                            <td align="center" colspan="1">FORCEVDDRMOFF
                                <br>0x0</td>

                            <td align="center" colspan="1">FORCEVDDRMVDDF
                                <br>0x0</td>

                            <td align="center" colspan="6">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDLOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDLPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRMDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLPGN
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDRLDYNSEL
                                <br>0x0</td>

                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>SHORTVDDFVDDSORVAL</td>
                            <td>RW</td>
                            <td>pwrsw short override value for vddf/vdds<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>SHORTVDDFVDDSOREN</td>
                            <td>RW</td>
                            <td>pwrsw short override select for vddf/vdds<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>SHORTVDDCVDDCLVORVAL</td>
                            <td>RW</td>
                            <td>pwrsw short override value for vddc/vddclv<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>SHORTVDDCVDDCLVOREN</td>
                            <td>RW</td>
                            <td>pwrsw short override select for vddc/vddclv<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>FORCEVDDRMOFF</td>
                            <td>RW</td>
                            <td>Setting this bit forces VDDRM to be open when Flash is off. This is valid for only normal operational mode (i.e. without overrides).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>FORCEVDDRMVDDF</td>
                            <td>RW</td>
                            <td>Setting this bit selects VDDF for VDDRM when Flash is off. This is valid for only normal operational mode (i.e. without overrides).<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25:20</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19</td>
                            <td>PWRSWVDDLOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>PWRSWVDDLPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>PWRSWVDDRMOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrm_dynsel and pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PWRSWVDDRMSTATSEL</td>
                            <td>RW</td>
                            <td>VDDRM power switch static select<br><br>
                                 VDDFLP               = 0x1 - Select VDDFLP rail<br>
                             VDDS                 = 0x0 - Select VDDS rail</td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>PWRSWVDDRMPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrm_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>PWRSWVDDRMDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrm_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>PWRSWVDDRLOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddrl_dynsel and pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PWRSWVDDRLSTATSEL</td>
                            <td>RW</td>
                            <td>VDDRL power switch static select<br><br>
                                 VDDFLP               = 0x1 - Select VDDFLP rail<br>
                             VDDS                 = 0x0 - Select VDDS rail</td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>PWRSWVDDRLPGN</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrl_pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>PWRSWVDDRLDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddrl_dynsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9:0</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="USBRSTCTRL" class="panel-title">USBRSTCTRL - USB Reset Startup Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020388</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>USB Reset Startup Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">USBUTMIRSTRELEASE
                                <br>0x0</td>

                            <td align="center" colspan="1">USBPORRSTRELEASE
                                <br>0x0</td>

                            <td align="center" colspan="1">USBRSTENABLE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>USBUTMIRSTRELEASE</td>
                            <td>RW</td>
                            <td>Set this bit to '1' after USB power domain is up.  This will release the reset override condition<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>USBPORRSTRELEASE</td>
                            <td>RW</td>
                            <td>Set this bit to '1' after USB power domain is up.  This will release the reset override condition<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>USBRSTENABLE</td>
                            <td>RW</td>
                            <td>This bit enables this register control. If set to '1', the reset release bits will be active.  If set to '0', this register is not controlling the USB override bits.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT0" class="panel-title">FLASHWPROT0 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203A8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW0BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW0BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00000000 - 0x0007FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT1" class="panel-title">FLASHWPROT1 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203AC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW1BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW1BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00080000 - 0x000FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT2" class="panel-title">FLASHWPROT2 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203B0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW2BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW2BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00100000 - 0x0017FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT3" class="panel-title">FLASHWPROT3 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203B4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW3BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW3BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00180000 - 0x001FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT0" class="panel-title">FLASHRPROT0 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203B8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR0BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR0BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00000000 - 0x0007FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT1" class="panel-title">FLASHRPROT1 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203BC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR1BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR1BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00080000 - 0x000FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT2" class="panel-title">FLASHRPROT2 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203C0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR2BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR2BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00100000 - 0x0017FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT3" class="panel-title">FLASHRPROT3 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203C4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR3BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR3BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00180000 - 0x001FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT0" class="panel-title">SRAMWPROT0 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203C8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT0</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT1" class="panel-title">SRAMWPROT1 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203CC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT1</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT2" class="panel-title">SRAMWPROT2 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203D0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT2</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT3" class="panel-title">SRAMWPROT3 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203D4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT3</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT4" class="panel-title">SRAMWPROT4 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203D8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT4
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT4</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMWPROT5" class="panel-title">SRAMWPROT5 - SRAM write-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203DC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMWPROT5
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMWPROT5</td>
                            <td>RW</td>
                            <td>Write protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu writes, when set to 0, DMA may write the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT0" class="panel-title">SRAMRPROT0 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203F0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT0</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT1" class="panel-title">SRAMRPROT1 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203F4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT1
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT1</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT2" class="panel-title">SRAMRPROT2 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203F8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT2
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT2</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT3" class="panel-title">SRAMRPROT3 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400203FC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT3
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT3</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT4" class="panel-title">SRAMRPROT4 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020400</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT4
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT4</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SRAMRPROT5" class="panel-title">SRAMRPROT5 - SRAM read-protection bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020404</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect system SRAM from non-cpu access in 16KB chunks.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">SRAMRPROT5
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>SRAMRPROT5</td>
                            <td>RW</td>
                            <td>Read protect SRAM from non-cpu access. Each bit provides write protection for an 16KB region of memory. When set to 1, the region will be protected from non-cpu reads, when set to 0, DMA may read the region.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="AUDADCPWRCTRL" class="panel-title">AUDADCPWRCTRL - Audio ADC Power Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020430</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Audio ADC Power Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCKEEPOUTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCRFBUFSLWEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCINBUFEN
                                <br>0x0</td>

                            <td align="center" colspan="2">AUDADCINBUFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCVBATDIVEN
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDAUDADCRESETN
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDAUDADCDIGISOLATE
                                <br>0x0</td>

                            <td align="center" colspan="1">VDDAUDADCSARISOLATE
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDREFKEEPPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDREFBUFPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDBGTPEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCBPSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCAPSEN
                                <br>0x0</td>

                            <td align="center" colspan="1">AUDADCPWRCTRLSWE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>AUDADCKEEPOUTEN</td>
                            <td>RW</td>
                            <td>Audio ADC reference keeper out en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>AUDADCRFBUFSLWEN</td>
                            <td>RW</td>
                            <td>Audio ADC reference buffer slew enable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>AUDADCINBUFEN</td>
                            <td>RW</td>
                            <td>Audio ADC Input Buffer Power Enable ( if the AUDADCPWRCTRLSWE bit is set )<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:14</td>
                            <td>AUDADCINBUFSEL</td>
                            <td>RW</td>
                            <td>Audio ADC input buffer mux select<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>AUDADCVBATDIVEN</td>
                            <td>RW</td>
                            <td>Audio ADC VBAT DIV Power Enable ( if the AUDADCPWRCTRLSWE bit is set )<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10</td>
                            <td>VDDAUDADCRESETN</td>
                            <td>RW</td>
                            <td>RESETN signal for Power Switched SAR and Digital Controller (when global power switch is off and if the AUDADCPWRCTRLSWE bit is set)<br><br>
                                 ASSERT               = 0x0 - Resetn is asserted<br>
                             DEASSERT             = 0x1 - Resetn is de-asserted</td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>VDDAUDADCDIGISOLATE</td>
                            <td>RW</td>
                            <td>ISOLATE signal for audio ADC Digital Contoller ( when AUDADCAPSEN is switched off and if the AUDADCPWRCTRLSWE bit is set)<br><br>
                                 DIS                  = 0x0 - No Isolation<br>
                             EN                   = 0x1 - Isolate</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>VDDAUDADCSARISOLATE</td>
                            <td>RW</td>
                            <td>ISOLATE signal for Power Switched SAR ( when AUDADCBPSEN is switched off )<br><br>
                                 DIS                  = 0x0 - No Isolation<br>
                             EN                   = 0x1 - Isolate</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>AUDREFKEEPPEN</td>
                            <td>RW</td>
                            <td>Reference Buffer Keeper Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Reference Buffer Keeper Power Switch disable.<br>
                             EN                   = 0x1 - Reference Buffer Keeper Power Switch enable.</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>AUDREFBUFPEN</td>
                            <td>RW</td>
                            <td>Reference Buffer Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Reference Buffer Power Switch disable.<br>
                             EN                   = 0x1 - Reference Buffer Power Switch enable.</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>AUDBGTPEN</td>
                            <td>RW</td>
                            <td>Bandgap and Temperature Sensor Power Switch Enable<br><br>
                                 DIS                  = 0x0 - Bandgap and temperature sensor disable.<br>
                             EN                   = 0x1 - Bandgap and temperature sensor enable.</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>AUDADCBPSEN</td>
                            <td>RW</td>
                            <td>Enable the Analog, IO and SAR Digital logic Power Switch on when set to 1 if the AUDADCPWRCTRLSWE bit is set.<br><br>
                                 DIS                  = 0x0 - AUDADC power switch software power disable.<br>
                             EN                   = 0x1 - AUDADC power switch software power enable.</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>AUDADCAPSEN</td>
                            <td>RW</td>
                            <td>Enable the Global audio ADC Power Switch on when set to 1 if the AUDADCPWRCTRLSWE bit is set.<br><br>
                                 DIS                  = 0x0 - AUDADC power switch software power disable.<br>
                             EN                   = 0x1 - AUDADC power switch software power enable.</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>AUDADCPWRCTRLSWE</td>
                            <td>RW</td>
                            <td>Audio ADC Power Control Software Override Enable<br><br>
                                 OVERRIDE_DIS         = 0x0 - Audio ADC temperature sensor and bandgap Software Override Disable.<br>
                             OVERRIDE_EN          = 0x1 - Audio ADC temperature sensor and bandgap Software Override Enable.</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="AUDIO1" class="panel-title">AUDIO1 - Audio trims 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020434</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Audio trims 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="10">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">PGAADCIFCCOMPTRIM
                                <br>0x3</td>

                            <td align="center" colspan="3">PGAADCIFIBIASOUTTRIM
                                <br>0x6</td>

                            <td align="center" colspan="1">PGAADCIFIBIASINTRIM
                                <br>0x1</td>

                            <td align="center" colspan="3">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">MICBIASPDNB
                                <br>0x0</td>

                            <td align="center" colspan="6">MICBIASVOLTAGETRIM
                                <br>0x0</td>

                            <td align="center" colspan="6">MICBIASMISCTRIM
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:22</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>PGAADCIFCCOMPTRIM</td>
                            <td>RW</td>
                            <td>pgaadcif_ccomp_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:17</td>
                            <td>PGAADCIFIBIASOUTTRIM</td>
                            <td>RW</td>
                            <td>pgaadcif_ibias_out_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16</td>
                            <td>PGAADCIFIBIASINTRIM</td>
                            <td>RW</td>
                            <td>pgaadcif_ibias_in_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:13</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>MICBIASPDNB</td>
                            <td>RW</td>
                            <td>micbias_pdnb<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:6</td>
                            <td>MICBIASVOLTAGETRIM</td>
                            <td>RW</td>
                            <td>micbias_voltage_trim<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>MICBIASMISCTRIM</td>
                            <td>RW</td>
                            <td>micbias_misc_trim<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PGAADCIFCTRL" class="panel-title">PGAADCIFCTRL - PGA ADCIF control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002043C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PGA ADCIF control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="17">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">PGAADCIFVCOMPSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PGAADCIFVCOMPEN
                                <br>0x0</td>

                            <td align="center" colspan="3">PGAADCIFTESTPADSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PGAADCIFTESTPADEN
                                <br>0x0</td>

                            <td align="center" colspan="2">PGAADCIFCHBPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGAADCIFCHBACTIVE
                                <br>0x0</td>

                            <td align="center" colspan="2">PGAADCIFCHAPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGAADCIFCHAACTIVE
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:15</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:13</td>
                            <td>PGAADCIFVCOMPSEL</td>
                            <td>RW</td>
                            <td>pgaadcif_vcomp_sel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PGAADCIFVCOMPEN</td>
                            <td>RW</td>
                            <td>pgaadcif_vcomp_en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>PGAADCIFTESTPADSEL</td>
                            <td>RW</td>
                            <td>pgaadcif_testpad_sel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>PGAADCIFTESTPADEN</td>
                            <td>RW</td>
                            <td>pgaadcif_testpad_en<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>PGAADCIFCHBPDNB</td>
                            <td>RW</td>
                            <td>pgaadcif_chB_pdnb<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:4</td>
                            <td>PGAADCIFCHBACTIVE</td>
                            <td>RW</td>
                            <td>pgaadcif_chB_active<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>PGAADCIFCHAPDNB</td>
                            <td>RW</td>
                            <td>pgaadcif_chA_pdnb<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>PGAADCIFCHAACTIVE</td>
                            <td>RW</td>
                            <td>pgaadcif_chA_active<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PGACTRL1" class="panel-title">PGACTRL1 - PGA control 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020440</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PGA control 1</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">PGAGAINAOVRD
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VCOMPSELPGA
                                <br>0x0</td>

                            <td align="center" colspan="1">PGAVREFGENQUICKSTARTEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PGAVREFGENPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">PGAIREFGENPDNB
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHAVCMGENQCHARGEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHAVCMGENPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGACHAOPAMPOUTPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGACHAOPAMPINPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGACHABYPASSEN
                                <br>0x0</td>

                            <td align="center" colspan="5">PGACHA1GAIN2SEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHA1GAIN2DIV2SEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PGACHA1GAIN1SEL
                                <br>0x0</td>

                            <td align="center" colspan="5">PGACHA0GAIN2SEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHA0GAIN2DIV2SEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PGACHA0GAIN1SEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>PGAGAINAOVRD</td>
                            <td>RW</td>
                            <td>Apply BYPASS and GAIN bits from this register (for channel A) instead of automatically via audio ADC.  Note that audio ADC FIFO meta data will not reflect dB gain as used when configuring audio ADC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>VCOMPSELPGA</td>
                            <td>RW</td>
                            <td>d2a_vcomp_sel_pga_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>PGAVREFGENQUICKSTARTEN</td>
                            <td>RW</td>
                            <td>d2a_pga_vrefgen_quickstart_en_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>PGAVREFGENPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_vrefgen_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26</td>
                            <td>PGAIREFGENPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_irefgen_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PGACHAVCMGENQCHARGEEN</td>
                            <td>RW</td>
                            <td>d2a_pga_chA_vcmgen_qcharge_en_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PGACHAVCMGENPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_chA_vcmgen_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>PGACHAOPAMPOUTPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_chA_opamp_out_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>PGACHAOPAMPINPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_chA_opamp_in_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:18</td>
                            <td>PGACHABYPASSEN</td>
                            <td>RW</td>
                            <td>d2a_pga_chA_bypass_en_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>PGACHA1GAIN2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chA1_gain2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PGACHA1GAIN2DIV2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chA1_gain2_div2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>PGACHA1GAIN1SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chA1_gain1_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>PGACHA0GAIN2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chA0_gain2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PGACHA0GAIN2DIV2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chA0_gain2_div2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>PGACHA0GAIN1SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chA0_gain1_sel_vddh<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PGACTRL2" class="panel-title">PGACTRL2 - PGA control 2</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020444</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PGA control 2</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">PGAGAINBOVRD
                                <br>0x0</td>

                            <td align="center" colspan="5">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHBVCMGENQCHARGEEN
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHBVCMGENPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGACHBOPAMPOUTPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGACHBOPAMPINPDNB
                                <br>0x0</td>

                            <td align="center" colspan="2">PGACHBBYPASSEN
                                <br>0x0</td>

                            <td align="center" colspan="5">PGACHB1GAIN2SEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHB1GAIN2DIV2SEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PGACHB1GAIN1SEL
                                <br>0x0</td>

                            <td align="center" colspan="5">PGACHB0GAIN2SEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PGACHB0GAIN2DIV2SEL
                                <br>0x0</td>

                            <td align="center" colspan="3">PGACHB0GAIN1SEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>PGAGAINBOVRD</td>
                            <td>RW</td>
                            <td>Apply BYPASS and GAIN bits from this register (for channel B) instead of automatically via audio ADC.  Note that audio ADC FIFO meta data will not reflect dB gain as used when configuring audio ADC.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30:26</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>25</td>
                            <td>PGACHBVCMGENQCHARGEEN</td>
                            <td>RW</td>
                            <td>d2a_pga_chB_vcmgen_qcharge_en_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>24</td>
                            <td>PGACHBVCMGENPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_chB_vcmgen_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:22</td>
                            <td>PGACHBOPAMPOUTPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_chB_opamp_out_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>21:20</td>
                            <td>PGACHBOPAMPINPDNB</td>
                            <td>RW</td>
                            <td>d2a_pga_chB_opamp_in_pdnb_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>19:18</td>
                            <td>PGACHBBYPASSEN</td>
                            <td>RW</td>
                            <td>d2a_pga_chB_bypass_en_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17:13</td>
                            <td>PGACHB1GAIN2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chB1_gain2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>12</td>
                            <td>PGACHB1GAIN2DIV2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chB1_gain2_div2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11:9</td>
                            <td>PGACHB1GAIN1SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chB1_gain1_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>PGACHB0GAIN2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chB0_gain2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>PGACHB0GAIN2DIV2SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chB0_gain2_div2_sel_vddh<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2:0</td>
                            <td>PGACHB0GAIN1SEL</td>
                            <td>RW</td>
                            <td>d2a_pga_chB0_gain1_sel_vddh<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="AUDADCPWRDLY" class="panel-title">AUDADCPWRDLY - Audio ADC Power Up Delay Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020448</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>Audio ADC Power Up Delay Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="16">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">AUDADCPWR1
                                <br>0x2</td>

                            <td align="center" colspan="8">AUDADCPWR0
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:16</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:8</td>
                            <td>AUDADCPWR1</td>
                            <td>RW</td>
                            <td>ADC Reference Keeper enable delay in 16 ADC CLK increments for ADC_CLKSEL = 0x1, 8 ADC CLOCK increments for ADC_CLKSEL = 0x2.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:0</td>
                            <td>AUDADCPWR0</td>
                            <td>RW</td>
                            <td>ADC Reference Buffer Power Enable delay in 64 ADC CLK increments for ADC_CLKSEL = 0x1, 32 ADC CLOCK increments for ADC_CLKSEL = 0x2.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SDIO0CTRL" class="panel-title">SDIO0CTRL - SDIO0/eMMC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020454</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SDIO0/eMMC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0DATOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0CMDOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="2">SDIO0XINCLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0ASYNCWKUPENA
                                <br>0x0</td>

                            <td align="center" colspan="4">SDIO0OTAPDLYSEL
                                <br>0x4</td>

                            <td align="center" colspan="1">SDIO0OTAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="5">SDIO0ITAPDLYSEL
                                <br>0x8</td>

                            <td align="center" colspan="1">SDIO0ITAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0ITAPCHGWIN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0XINCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO0SYSCLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>SDIO0DATOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO0 DAT line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>SDIO0CMDOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO0 CMD line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>SDIO0XINCLKSEL</td>
                            <td>RW</td>
                            <td>Select clock source for SDIO0 xin_clk.<br><br>
                                 HFRC_96MHz           = 0x0 - 96MHz sourced from the HFRC<br>
                             HFRC_48MHz           = 0x1 - 48MHz sourced from the HFRC<br>
                             HFRC_24MHz           = 0x2 - 24MHz sourced from the HFRC</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>SDIO0ASYNCWKUPENA</td>
                            <td>RW</td>
                            <td>SDIO0 asynchronous wakeup mode. 0: Synchronous wakeup mode, 1: Asynchronous wakeup mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:10</td>
                            <td>SDIO0OTAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 16 Taps on the sdcard_clk. This is effective only when otapdlyena is asserted.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SDIO0OTAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable the selective Tap delay on the sdcard_clk so as to generate the delayed sdcard_clk. This is used to latch the CMD/DAT outputs to generate delay on them w.r.t CLK going out. This signal along with otapdlysel[3:0] selects the amount of delay to be inserted on the Clock line. This signal should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>SDIO0ITAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 32 Taps on the rxclk_in line. This is effective only when itapdlyena is asserted and Tuning is not enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>SDIO0ITAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable selective Tap delay line on the Looped back SD Clock (rxclk_in). This signal along with the itapdlysel[4:0] selects the the amount of delay to be inserted on the line. When Tuning is enabled (for SDR104 and optionally for SDR50), this signal is ignored and internalcontrols are used instead. This should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>SDIO0ITAPCHGWIN</td>
                            <td>RW</td>
                            <td>This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before the itapdlysel changes and should be asserted for few clocks after.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SDIO0XINCLKEN</td>
                            <td>RW</td>
                            <td>SDIO0 serial clock source enable.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SDIO0SYSCLKEN</td>
                            <td>RW</td>
                            <td>SDIO0 system clock enable.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="SDIO1CTRL" class="panel-title">SDIO1CTRL - SDIO1/eMMC Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x40020458</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>SDIO1/eMMC Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="13">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1DATOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1CMDOPENDRAINEN
                                <br>0x0</td>

                            <td align="center" colspan="2">SDIO1XINCLKSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1ASYNCWKUPENA
                                <br>0x0</td>

                            <td align="center" colspan="4">SDIO1OTAPDLYSEL
                                <br>0x4</td>

                            <td align="center" colspan="1">SDIO1OTAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="5">SDIO1ITAPDLYSEL
                                <br>0x8</td>

                            <td align="center" colspan="1">SDIO1ITAPDLYENA
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1ITAPCHGWIN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1XINCLKEN
                                <br>0x0</td>

                            <td align="center" colspan="1">SDIO1SYSCLKEN
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:19</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>18</td>
                            <td>SDIO1DATOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO1 DAT line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>17</td>
                            <td>SDIO1CMDOPENDRAINEN</td>
                            <td>RW</td>
                            <td>SDIO1 CMD line configured as open-drian. 0: Push-pull mode, 1: Open-drain mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>16:15</td>
                            <td>SDIO1XINCLKSEL</td>
                            <td>RW</td>
                            <td>Select clock source for SDIO1 xin_clk.<br><br>
                                 HFRC_96MHz           = 0x0 - 96MHz sourced from the HFRC<br>
                             HFRC_48MHz           = 0x1 - 48MHz sourced from the HFRC<br>
                             HFRC_24MHz           = 0x2 - 24MHz sourced from the HFRC</td>
                        </tr>

                        <tr>
                            <td>14</td>
                            <td>SDIO1ASYNCWKUPENA</td>
                            <td>RW</td>
                            <td>SDIO1 asynchronous wakeup mode. 0: Synchronous wakeup mode, 1: Asynchronous wakeup mode<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>13:10</td>
                            <td>SDIO1OTAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 16 Taps on the sdcard_clk. This is effective only when otapdlyena is asserted.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>SDIO1OTAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable the selective Tap delay on the sdcard_clk so as to generate the delayed sdcard_clk. This is used to latch the CMD/DAT outputs to generate delay on them w.r.t CLK going out. This signal along with otapdlysel[3:0] selects the amount of delay to be inserted on the Clock line. This signal should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:4</td>
                            <td>SDIO1ITAPDLYSEL</td>
                            <td>RW</td>
                            <td>Selects one of the 32 Taps on the rxclk_in line. This is effective only when itapdlyena is asserted and Tuning is not enabled.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>SDIO1ITAPDLYENA</td>
                            <td>RW</td>
                            <td>Used to enable selective Tap delay line on the Looped back SD Clock (rxclk_in). This signal along with the itapdlysel[4:0] selects the the amount of delay to be inserted on the line. When Tuning is enabled (for SDR104 and optionally for SDR50), this signal is ignored and internalcontrols are used instead. This should not be asserted when operating in DS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>SDIO1ITAPCHGWIN</td>
                            <td>RW</td>
                            <td>This is used to gate the output of the Tap Delay lines so as to avoid glithches being propagated into the Core. This signal should be asserted few clocks before the itapdlysel changes and should be asserted for few clocks after.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>SDIO1XINCLKEN</td>
                            <td>RW</td>
                            <td>SDIO1 serial clock source enable.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>SDIO1SYSCLKEN</td>
                            <td>RW</td>
                            <td>SDIO1 system clock enable.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PDMCTRL" class="panel-title">PDMCTRL - PDM Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x4002045C</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PDM Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PDMGLOBALEN
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PDMGLOBALEN</td>
                            <td>RW</td>
                            <td>PDM global enable to allow all PDMs to have synchronized interface clocks and FIFO sampling.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="DSIBIST" class="panel-title">DSIBIST - dphy bist control and status register</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204A0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>DPHY BIST register for the Analog testing</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">DSIBISTDONE
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXESC
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXESCSYNC
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXHS
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTERRRXHSSYNC
                                <br>0x0</td>

                            <td align="center" colspan="11">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="8">DSIBISTSEED
                                <br>0x4</td>

                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">DSIBISTMODE
                                <br>0x1</td>

                            <td align="center" colspan="1">DSIBISTFORCEERR
                                <br>0x0</td>

                            <td align="center" colspan="1">DSIBISTLP
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>DSIBISTDONE</td>
                            <td>RO</td>
                            <td>Status of the BIST engine, indicates the completion as well as error conditions.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>DSIBISTERRRXESC</td>
                            <td>RO</td>
                            <td>Indicates the normal error conditions in LP mode. Also indicates the RxClkEsc mode error.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>DSIBISTERRRXESCSYNC</td>
                            <td>RO</td>
                            <td>Indicates the sync error conditions in LP mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>28</td>
                            <td>DSIBISTERRRXHS</td>
                            <td>RO</td>
                            <td>Indicates the normal error conditions in HS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27</td>
                            <td>DSIBISTERRRXHSSYNC</td>
                            <td>RO</td>
                            <td>Indicates the sync error conditions in HS mode.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>26:16</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15:8</td>
                            <td>DSIBISTSEED</td>
                            <td>RW</td>
                            <td>bist_seed in hardware<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:4</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>DSIBISTMODE</td>
                            <td>RW</td>
                            <td>{bist_en_esc_lp, bist_en_esc_hs} in hardware.<br><br>
                                 RSVDMODE             = 0x0 - reserved mode<br>
                             HSMODE               = 0x1 - HS mode<br>
                             LPMODE               = 0x2 - LP mode<br>
                             RXCLKESCMODE         = 0x3 - RxClkEsc mode</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DSIBISTFORCEERR</td>
                            <td>RW</td>
                            <td>bist_force_error in hardware<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>DSIBISTLP</td>
                            <td>RW</td>
                            <td>To enable the BIST this bit (dln_loop_back in hardware) needs to be set to 1. This signal internally asserts the clock for the BIST modules.<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="MMSMISCCTRL" class="panel-title">MMSMISCCTRL - MM Sytem Miscellaneous Control</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204A4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>MM Sytem Miscellaneous Control</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="30">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">DISPSRAMCHK
                                <br>0x1</td>

                            <td align="center" colspan="1">GFXSRAMCHK
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:2</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>RESERVED<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>DISPSRAMCHK</td>
                            <td>RW</td>
                            <td>Control bit for the sram power domain checking in DC.<br><br>
                                 DIS                  = 0x0 - Disable sram power domain checking.<br>
                             EN                   = 0x1 - Enable sram power domain checking</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>GFXSRAMCHK</td>
                            <td>RW</td>
                            <td>Control bit for the sram power domain checking in GFX.<br><br>
                                 DIS                  = 0x0 - Disable sram power domain checking.<br>
                             EN                   = 0x1 - Enable sram power domain checking</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT4" class="panel-title">FLASHWPROT4 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204A8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW4BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW4BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00200000 - 0x0027FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT5" class="panel-title">FLASHWPROT5 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204AC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW5BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW5BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00280000 - 0x002FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT6" class="panel-title">FLASHWPROT6 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204B0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW6BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW6BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00300000 - 0x0037FFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHWPROT7" class="panel-title">FLASHWPROT7 - Flash Write Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204B4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits write-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FW7BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FW7BITS</td>
                            <td>RW</td>
                            <td>Write protect flash 0x00380000 - 0x004FFFFF. Each bit provides write protection for 16KB chunks of flash data space. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT4" class="panel-title">FLASHRPROT4 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204B8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR4BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR4BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00200000 - 0x0027FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT5" class="panel-title">FLASHRPROT5 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204BC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR5BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR5BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00280000 - 0x002FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT6" class="panel-title">FLASHRPROT6 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204C0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR6BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR6BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00300000 - 0x0037FFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="FLASHRPROT7" class="panel-title">FLASHRPROT7 - Flash Read Protection Bits</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204C4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>These bits read-protect flash in 16KB chunks, but cpu still can excute from that that memory.</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="32">FR7BITS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:0</td>
                            <td>FR7BITS</td>
                            <td>RW</td>
                            <td>Copy (read) protect flash 0x00380000 - 0x003FFFFF. Each bit provides read protection for 16KB chunks of flash. Bits are cleared by writing a 1 to the bit. When read, 0 indicates the region is protected. Bits are sticky (can be set when PROTLOCK is 1, but only cleared by reset)<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PWRSW2" class="panel-title">PWRSW2 - PWRSW Control 2</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204C8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>PWRSW Control 2</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="29">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDGFXOVERRIDE
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDGFXSTATSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">PWRSWVDDGFXDYNSEL
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:3</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>PWRSWVDDGFXOVERRIDE</td>
                            <td>RW</td>
                            <td>override enable for pwrsw_vddgfx_dynsel and pgn<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>PWRSWVDDGFXSTATSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddgfx_statsel<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>PWRSWVDDGFXDYNSEL</td>
                            <td>RW</td>
                            <td>override value for pwrsw_vddgfx_dynsel<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="CPUCFG" class="panel-title">CPUCFG - CPU config</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204CC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>CPU config</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="26">CFGNSSTCALIB
                                <br>0x0</td>

                            <td align="center" colspan="1">INITL1RSTDIS
                                <br>0x0</td>

                            <td align="center" colspan="1">INITPAHBDIS
                                <br>0x0</td>

                            <td align="center" colspan="2">INITTCMDIS
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:30</td>
                            <td>RSVD</td>
                            <td>RO</td>
                            <td>RESERVED.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>29:4</td>
                            <td>CFGNSSTCALIB</td>
                            <td>RW</td>
                            <td>CFGNSST calib value<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>INITL1RSTDIS</td>
                            <td>RW</td>
                            <td>Init L1 reset diable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>INITPAHBDIS</td>
                            <td>RW</td>
                            <td>InitPAHB disable<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>INITTCMDIS</td>
                            <td>RW</td>
                            <td>INIT TCM disable<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLCTL0" class="panel-title">PLLCTL0 - System PLL Control Register - 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204D8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register controls power down and enable for various features of the system PLL</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="1">SYSPLLVDDFPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">SYSPLLVDDHPDNB
                                <br>0x1</td>

                            <td align="center" colspan="1">SYSPLLPDB
                                <br>0x0</td>

                            <td align="center" colspan="19">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">VCOSELECT
                                <br>0x0</td>

                            <td align="center" colspan="1">BYPASS
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">FREFSEL
                                <br>0x0</td>

                            <td align="center" colspan="1">DACPD
                                <br>0x1</td>

                            <td align="center" colspan="1">DSMPD
                                <br>0x1</td>

                            <td align="center" colspan="1">FOUT4PHASEPD
                                <br>0x1</td>

                            <td align="center" colspan="1">FOUTPOSTDIVPD
                                <br>0x1</td>

                            <td align="center" colspan="1">FOUTVCOPD
                                <br>0x1</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31</td>
                            <td>SYSPLLVDDFPDNB</td>
                            <td>RW</td>
                            <td>System PLL VDDF enable<br><br>
                                 ENABLE               = 0x0 - VDDF power up<br>
                             DISABLE              = 0x1 - VDDF disable</td>
                        </tr>

                        <tr>
                            <td>30</td>
                            <td>SYSPLLVDDHPDNB</td>
                            <td>RW</td>
                            <td>System PLL VDDH enable<br><br>
                                 ENABLE               = 0x0 - VDDH power up<br>
                             DISABLE              = 0x1 - VDDH disable</td>
                        </tr>

                        <tr>
                            <td>29</td>
                            <td>SYSPLLPDB</td>
                            <td>RW</td>
                            <td>System PLL enable. When the PLL is enabled, SW must ensure that the PLL receives adequate current by forcing the LDO to be in active mode: SIMOBUCKACTIVE = 1 (in BUCK mode), MEMLDOACTIVE = 1 (in LDO mode).<br><br>
                                 DISABLE              = 0x0 - PLL power down<br>
                             ENABLE               = 0x1 - PLL enable</td>
                        </tr>

                        <tr>
                            <td>28:10</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>9</td>
                            <td>VCOSELECT</td>
                            <td>RW</td>
                            <td>System PLL VCO range select, connected to PLL pin VCOSEL<br><br>
                                 VCOLO                = 0x0 - VCO operates in the range 60MHz - 240MHz<br>
                             VCOHI                = 0x1 - VCO operates in the range 240MHz - 960MHz</td>
                        </tr>

                        <tr>
                            <td>8</td>
                            <td>BYPASS</td>
                            <td>RW</td>
                            <td>System PLL bypass, connected to PLL pin BYPASS<br><br>
                                 NORMAL               = 0x0 - Normal operation<br>
                             BYPASS               = 0x1 - FREF is bypassed to FOUTPOSTDIV</td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5</td>
                            <td>FREFSEL</td>
                            <td>RW</td>
                            <td>System PLL reference clock select, connected to PLL pin FREF<br><br>
                                 XTAL32MHz            = 0x0 - Select high frequency crystal oscillator output (e.g. 32 MHz)<br>
                             EXTREFCLK            = 0x1 - Select external reference clock (from GPIO)</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>DACPD</td>
                            <td>RW</td>
                            <td>System PLL noise canceling DAC power down, connected to PLL pin DACPD<br><br>
                                 ACTIVE               = 0x0 - Noise canceling DAC is active<br>
                             POWERDOWN            = 0x1 - Power down noise canceling DAC (test mode only)</td>
                        </tr>

                        <tr>
                            <td>3</td>
                            <td>DSMPD</td>
                            <td>RW</td>
                            <td>System PLL DSM (delta-sigma modulator) power down, connected to PLL pin DSMPD<br><br>
                                 ACTIVE               = 0x0 - DSM is active<br>
                             POWERDOWN            = 0x1 - DSM is powered down</td>
                        </tr>

                        <tr>
                            <td>2</td>
                            <td>FOUT4PHASEPD</td>
                            <td>RW</td>
                            <td>System PLL 4-phase clock generator power down, connected to PLL pin FOUT4PHASEPD<br><br>
                                 ACTIVE               = 0x0 - Four phase clock generator and outputs are enabled<br>
                             POWERDOWN            = 0x1 - Four phase clock generator and outputs are disabled</td>
                        </tr>

                        <tr>
                            <td>1</td>
                            <td>FOUTPOSTDIVPD</td>
                            <td>RW</td>
                            <td>System PLL post divider power down, connected to PLL pin FOUTPOSTDIVPD. Must enable when using 4-phase outputs<br><br>
                                 ACTIVE               = 0x0 - Post divider enabled<br>
                             POWERDOWN            = 0x1 - Post divider disabled</td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>FOUTVCOPD</td>
                            <td>RW</td>
                            <td>System PLL VCO rate output clock power down, connected to PLL pin FOUTVCOPD<br><br>
                                 ACTIVE               = 0x0 - Rate output enabled<br>
                             POWERDOWN            = 0x1 - Rate output disabled</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLDIV0" class="panel-title">PLLDIV0 - System PLL Divider Control Register - 0</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204DC</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register sets the fractional portion of the feedback divider when the system PLL is in fractional mode. Refer to the PLLTS22ULPHVLPFRACA datasheet for more details</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="8">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="24">FRAC
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:24</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>23:0</td>
                            <td>FRAC</td>
                            <td>RW</td>
                            <td>System PLL feedback divide value (fractional portion), connected to PLL pin FRAC[23:0]. Do not change FRAC while the clock is in use as it can make the clock unstable. First disable the clock, change FRAC, and then enable the clock<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLDIV1" class="panel-title">PLLDIV1 - System PLL Divider Control Register - 1</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204E0</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register sets the integer portion of the feedback divider along with the other dividers in the system PLL. Refer to the PLLTS22ULPHVLPFRACA datasheet for more details</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="4">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="12">FBDIV
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">POSTDIV1
                                <br>0x0</td>

                            <td align="center" colspan="1">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="3">POSTDIV2
                                <br>0x0</td>

                            <td align="center" colspan="2">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="6">REFDIV
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:28</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>27:16</td>
                            <td>FBDIV</td>
                            <td>RW</td>
                            <td>System PLL feedback divide value, connected to PLL pin FBDIV[11:0]. Valid range is 4 to 960 in integer mode, 10 to 96 in fractional mode. Do not change FBDIV while the clock is in use as it can make the clock unstable. First disable the clock, change FBDIV, and then enable the clock<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>15</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>14:12</td>
                            <td>POSTDIV1</td>
                            <td>RW</td>
                            <td>System PLL post divide 1 setting, connected to PLL pin POSTDIV1[2:0]. Valid range is 1 to 7. A setting of 0 will send 1 to the PLL. Total post divide is POSTDIV1*POSTDIV2<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>11</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>10:8</td>
                            <td>POSTDIV2</td>
                            <td>RW</td>
                            <td>System PLL post divide 2 setting, connected to PLL pin POSTDIV2[2:0]. Valid range is 1 to 7. A setting of 0 will send 1 to the PLL. Total post divide is POSTDIV1*POSTDIV2. The value of POSTDIV1 should be maximized before enabling POSTDIV2.<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>7:6</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>5:0</td>
                            <td>REFDIV</td>
                            <td>RW</td>
                            <td>System PLL reference divide value, connnected to PLL pin REFDIV[5:0]. Valid range is 1 to 63. A setting of 0 will send 1 to the PLL<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLSTAT" class="panel-title">PLLSTAT - System PLL Status</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204E4</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register indicates the system PLL status</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="31">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="1">LOCK
                                <br>0x0</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:1</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>0</td>
                            <td>LOCK</td>
                            <td>RO</td>
                            <td>System PLL lock signal, connected to PLL pin LOCK. Indicates no cycle slip between the feedback clock and FPFD for 128 consecutive cycles<br><br>
                                </td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

        <div class="panel panel-default">
            <div class="panel-heading">
                <h3 id="PLLMUXCTL" class="panel-title">PLLMUXCTL - System PLL clock mux controls</h3>
            </div>
            <div class="panel-body">
                <h3>Address:</h3>
                <table style="margin:10px">
                    <tr id="row_0_0_">
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">Instance 0 Address:</span>
                        </td>
                        <td class="entry">
                            <span style="width:32px;display:inline-block;">&#160;</span>
                            <span class="h5">0x400204E8</span>
                        </td>
                    </tr>

                </table>
                <h3>Description:</h3>
                <p>This register selects clock sources for the clocks that may be driven by the system PLL</p>
                <h3>Register Fields:</h3>
                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>31</th>
                            <th>30</th>
                            <th>29</th>
                            <th>28</th>
                            <th>27</th>
                            <th>26</th>
                            <th>25</th>
                            <th>24</th>
                            <th>23</th>
                            <th>22</th>
                            <th>21</th>
                            <th>20</th>
                            <th>19</th>
                            <th>18</th>
                            <th>17</th>
                            <th>16</th>
                            <th>15</th>
                            <th>14</th>
                            <th>13</th>
                            <th>12</th>
                            <th>11</th>
                            <th>10</th>
                            <th>9</th>
                            <th>8</th>
                            <th>7</th>
                            <th>6</th>
                            <th>5</th>
                            <th>4</th>
                            <th>3</th>
                            <th>2</th>
                            <th>1</th>
                            <th>0</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td align="center" colspan="23">RSVD
                                <br>0x0</td>

                            <td align="center" colspan="2">I2S1PLLCLKSEL
                                <br>0x1</td>

                            <td align="center" colspan="2">I2S0PLLCLKSEL
                                <br>0x1</td>

                            <td align="center" colspan="1">USBPLLCLKSEL
                                <br>0x1</td>

                            <td align="center" colspan="2">AUDADCPLLCLKSEL
                                <br>0x2</td>

                            <td align="center" colspan="2">PDMPLLCLKSEL
                                <br>0x2</td>

                        </tr>
                    </tbody>
                </table>
                <br>

                <table style="margin:10px" class="table table-bordered table-condensed">
                    <thead>
                        <tr>
                            <th>Bits</th>
                            <th>Name</th>
                            <th>RW</th>
                            <th>Description</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>31:9</td>
                            <td>RSVD</td>
                            <td>RW</td>
                            <td>Reserved<br><br>
                                </td>
                        </tr>

                        <tr>
                            <td>8:7</td>
                            <td>I2S1PLLCLKSEL</td>
                            <td>RW</td>
                            <td>I2S1 PLL clock select<br><br>
                                 PLLFOUT4             = 0x0 - FOUTPOSTDIV divide by 8 from PLL<br>
                             PLLFOUT3             = 0x1 - FOUTPOSTDIV divide by 6 from PLL<br>
                             CLKGEN               = 0x2 - I2S1 clock from CLKGEN</td>
                        </tr>

                        <tr>
                            <td>6:5</td>
                            <td>I2S0PLLCLKSEL</td>
                            <td>RW</td>
                            <td>I2S0 PLL clock select<br><br>
                                 PLLFOUT4             = 0x0 - FOUTPOSTDIV divide by 8 from PLL<br>
                             PLLFOUT3             = 0x1 - FOUTPOSTDIV divide by 6 from PLL<br>
                             CLKGEN               = 0x2 - I2S0 clock from CLKGEN</td>
                        </tr>

                        <tr>
                            <td>4</td>
                            <td>USBPLLCLKSEL</td>
                            <td>RW</td>
                            <td>USB PLL clock select<br><br>
                                 PLL                  = 0x0 - FOUTPOSTDIV from PLL<br>
                             CLKGEN               = 0x1 - USB PHY clock from CLKGEN</td>
                        </tr>

                        <tr>
                            <td>3:2</td>
                            <td>AUDADCPLLCLKSEL</td>
                            <td>RW</td>
                            <td>AUDADC PLL clock select<br><br>
                                 PLL                  = 0x0 - FOUTPOSTDIV from PLL<br>
                             HFRC                 = 0x1 - 48MHz HFRC clock<br>
                             CLKGEN               = 0x2 - AUDADC clock from CLKGEN</td>
                        </tr>

                        <tr>
                            <td>1:0</td>
                            <td>PDMPLLCLKSEL</td>
                            <td>RW</td>
                            <td>PDM PLL clock select<br><br>
                                 PLL                  = 0x0 - FOUTPOSTDIV from PLL<br>
                             HFRC                 = 0x1 - 48MHz HFRC clock<br>
                             CLKGEN               = 0x2 - PDM clock from CLKGEN</td>
                        </tr>

                    </tbody>
                </table>
                <br>
            </div>
        </div>

    </body>

    <hr size="1">
    <body>
        <div id="footer" align="right">
            <small>
                AmbiqSuite Register Documentation&nbsp;
                <a href="http://www.ambiqmicro.com">
                <img class="footer" src="../resources/ambiqmicro_logo.png" alt="Ambiq Micro"/></a>&nbsp&nbsp Copyright &copy; 2025&nbsp&nbsp<br />
                This documentation is licensed and distributed under the <a rel="license" href="http://opensource.org/licenses/BSD-3-Clause">BSD 3-Clause License</a>.&nbsp&nbsp<br/>
            </small>
        </div>
    </body>
</html>

