|FinalProject
CF <= Flags:inst4.CF
CLKT => inst24.IN0
Board_Clock => debouncer:inst18.Board
Board_Clock => LCD:inst29.CLOCK_50
Manual_Clock => inst23.IN0
RESET_IN => inst20.DATAIN
IN[0] => busmux_4_to_1:WMR.In4[0]
IN[1] => busmux_4_to_1:WMR.In4[1]
IN[2] => busmux_4_to_1:WMR.In4[2]
IN[3] => busmux_4_to_1:WMR.In4[3]
IN[4] => busmux_4_to_1:WMR.In4[4]
IN[5] => busmux_4_to_1:WMR.In4[5]
IN[6] => busmux_4_to_1:WMR.In4[6]
IN[7] => busmux_4_to_1:WMR.In4[7]
OF <= Flags:inst4.OF
NF <= Flags:inst4.NF
ZF <= Flags:inst4.ZF
IXA1 <= seven_seg_decoder:inst10.A
IXB1 <= seven_seg_decoder:inst10.B
IXC1 <= seven_seg_decoder:inst10.C
IXD1 <= seven_seg_decoder:inst10.D
IXE1 <= seven_seg_decoder:inst10.E
IXF1 <= seven_seg_decoder:inst10.F
IXG1 <= seven_seg_decoder:inst10.G
IXA2 <= seven_seg_decoder:inst11.A
IXB2 <= seven_seg_decoder:inst11.B
IXC2 <= seven_seg_decoder:inst11.C
IXD2 <= seven_seg_decoder:inst11.D
IXE2 <= seven_seg_decoder:inst11.E
IXF2 <= seven_seg_decoder:inst11.F
IXG2 <= seven_seg_decoder:inst11.G
MREGA1 <= seven_seg_decoder:inst6.A
MregOut[0] => busmux_4_to_1:inst1.s0
MregOut[1] => busmux_4_to_1:inst1.s1
MREGB1 <= seven_seg_decoder:inst6.B
MREGC1 <= seven_seg_decoder:inst6.C
MREGD1 <= seven_seg_decoder:inst6.D
MREGE1 <= seven_seg_decoder:inst6.E
MREGF1 <= seven_seg_decoder:inst6.F
MREGG1 <= seven_seg_decoder:inst6.G
MREGA2 <= seven_seg_decoder:inst8.A
MREGB2 <= seven_seg_decoder:inst8.B
MREGC2 <= seven_seg_decoder:inst8.C
MREGD2 <= seven_seg_decoder:inst8.D
MREGE2 <= seven_seg_decoder:inst8.E
MREGF2 <= seven_seg_decoder:inst8.F
MREGG2 <= seven_seg_decoder:inst8.G
DMEMA1 <= seven_seg_decoder:inst14.A
DMEMOUT32[0] => busmux_8_to_1:inst22.S[0]
DMEMOUT32[1] => busmux_8_to_1:inst22.S[1]
DMEMOUT32[2] => busmux_8_to_1:inst22.S[2]
DMEMB1 <= seven_seg_decoder:inst14.B
DMEMC1 <= seven_seg_decoder:inst14.C
DMEMD1 <= seven_seg_decoder:inst14.D
DMEME1 <= seven_seg_decoder:inst14.E
DMEMF1 <= seven_seg_decoder:inst14.F
DMEMG1 <= seven_seg_decoder:inst14.G
DMEMA2 <= seven_seg_decoder:inst15.A
DMEMB2 <= seven_seg_decoder:inst15.B
DMEMC2 <= seven_seg_decoder:inst15.C
DMEMD2 <= seven_seg_decoder:inst15.D
DMEME2 <= seven_seg_decoder:inst15.E
DMEMF2 <= seven_seg_decoder:inst15.F
DMEMG2 <= seven_seg_decoder:inst15.G
DMEMA3 <= seven_seg_decoder:inst16.A
DMEMOUT10[0] => busmux_8_to_1:inst13.S[0]
DMEMOUT10[1] => busmux_8_to_1:inst13.S[1]
DMEMOUT10[2] => busmux_8_to_1:inst13.S[2]
DMEMB3 <= seven_seg_decoder:inst16.B
DMEMC3 <= seven_seg_decoder:inst16.C
DMEMD3 <= seven_seg_decoder:inst16.D
DMEME3 <= seven_seg_decoder:inst16.E
DMEMF3 <= seven_seg_decoder:inst16.F
DMEMG3 <= seven_seg_decoder:inst16.G
DMEMA4 <= seven_seg_decoder:inst17.A
DMEMB4 <= seven_seg_decoder:inst17.B
DMEMC4 <= seven_seg_decoder:inst17.C
DMEME4 <= seven_seg_decoder:inst17.E
DMEMD4 <= seven_seg_decoder:inst17.D
DMEMF4 <= seven_seg_decoder:inst17.F
DMEMG4 <= seven_seg_decoder:inst17.G
LCD_ON <= LCD:inst29.LCD_ON
LCD_RW <= LCD:inst29.LCD_RW
LCD_EN <= inst31.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD:inst29.LCD_RS
IM[0] <= I[0].DB_MAX_OUTPUT_PORT_TYPE
IM[1] <= I[1].DB_MAX_OUTPUT_PORT_TYPE
IM[2] <= I[2].DB_MAX_OUTPUT_PORT_TYPE
IM[3] <= I[3].DB_MAX_OUTPUT_PORT_TYPE
IM[4] <= I[4].DB_MAX_OUTPUT_PORT_TYPE
IM[5] <= I[5].DB_MAX_OUTPUT_PORT_TYPE
IM[6] <= I[6].DB_MAX_OUTPUT_PORT_TYPE
IM[7] <= I[7].DB_MAX_OUTPUT_PORT_TYPE
IM[8] <= I[8].DB_MAX_OUTPUT_PORT_TYPE
IM[9] <= I[9].DB_MAX_OUTPUT_PORT_TYPE
IM[10] <= I[10].DB_MAX_OUTPUT_PORT_TYPE
IM[11] <= I[11].DB_MAX_OUTPUT_PORT_TYPE
IM[12] <= I[12].DB_MAX_OUTPUT_PORT_TYPE
IM[13] <= I[13].DB_MAX_OUTPUT_PORT_TYPE
IM[14] <= I[14].DB_MAX_OUTPUT_PORT_TYPE
IM[15] <= I[15].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD:inst29.LCD_DATA[0]
LCD_DATA[1] <= LCD:inst29.LCD_DATA[1]
LCD_DATA[2] <= LCD:inst29.LCD_DATA[2]
LCD_DATA[3] <= LCD:inst29.LCD_DATA[3]
LCD_DATA[4] <= LCD:inst29.LCD_DATA[4]
LCD_DATA[5] <= LCD:inst29.LCD_DATA[5]
LCD_DATA[6] <= LCD:inst29.LCD_DATA[6]
LCD_DATA[7] <= LCD:inst29.LCD_DATA[7]
PC[0] <= PC:inst5.A[0]
PC[1] <= PC:inst5.A[1]
PC[2] <= PC:inst5.A[2]
PC[3] <= PC:inst5.A[3]


|FinalProject|Flags:inst4
Flags[0] => Flags[0].IN1
Flags[1] => Flags[1].IN1
Flags[2] => Flags[2].IN1
Flags[3] => Flags[3].IN1
FWE => FWE.IN4
CLK => CLK.IN4
RESET => RESET.IN4
CF <= register:A.OUT
OF <= register:B.OUT
NF <= register:C.OUT
ZF <= register:D.OUT


|FinalProject|Flags:inst4|register:A
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|Flags:inst4|register:B
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|Flags:inst4|register:C
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|Flags:inst4|register:D
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|Control:inst9
REG_WLINE_1 <= inst6.DB_MAX_OUTPUT_PORT_TYPE
I[0] => inst35.IN1
I[0] => inst39.IN1
I[0] => inst43.IN0
I[1] => inst34.IN1
I[1] => inst38.IN1
I[1] => inst42.IN0
I[2] => inst4.IN1
I[2] => inst7.IN3
I[2] => inst27.IN0
I[2] => AND_5_bit:inst78.In5
I[2] => AND_5_bit:inst62.In5
I[2] => inst81.IN2
I[2] => AND_5_bit:inst72.In1
I[2] => AND_5_bit:inst74.In5
I[3] => inst7.IN1
I[3] => inst12.IN0
I[3] => AND_5_bit:inst78.In4
I[3] => AND_5_bit:inst62.In4
I[3] => AND_5_bit:inst74.In4
I[3] => inst80.IN1
I[4] => inst6.IN2
I[4] => inst9.IN2
I[4] => inst23.IN0
I[4] => inst19.IN1
I[4] => inst28.IN2
I[4] => inst17.IN0
I[4] => inst31.IN0
I[4] => inst30.IN1
I[4] => inst36.IN3
I[4] => inst13.IN0
I[4] => inst41.IN1
I[4] => inst48.IN2
I[4] => inst51.IN1
I[4] => inst58.IN3
I[4] => inst56.IN3
I[4] => inst61.IN1
I[4] => inst64.IN3
I[4] => inst65.IN0
I[4] => inst83.IN2
I[4] => inst68.IN3
I[4] => inst73.IN1
I[4] => inst75.IN1
I[4] => inst77.IN1
I[5] => inst3.IN1
I[5] => inst2.IN0
I[5] => inst7.IN2
I[5] => inst23.IN1
I[5] => inst19.IN0
I[5] => inst26.IN2
I[5] => inst17.IN1
I[5] => inst31.IN1
I[5] => inst14.IN0
I[5] => inst37.IN2
I[5] => inst40.IN3
I[5] => inst41.IN0
I[5] => inst51.IN0
I[5] => inst56.IN2
I[5] => inst61.IN0
I[5] => inst65.IN1
I[5] => inst83.IN1
I[5] => AND_5_bit:inst72.In4
I[5] => inst73.IN0
I[5] => inst76.IN3
I[5] => inst77.IN3
I[6] => inst3.IN0
I[6] => inst2.IN1
I[6] => inst7.IN0
I[6] => inst24.IN2
I[6] => inst20.IN1
I[6] => inst26.IN1
I[6] => inst18.IN2
I[6] => inst32.IN1
I[6] => inst36.IN1
I[6] => inst15.IN0
I[6] => inst40.IN2
I[6] => inst47.IN1
I[6] => inst46.IN1
I[6] => inst50.IN1
I[6] => inst57.IN1
I[6] => inst66.IN2
I[6] => inst84.IN0
I[6] => inst68.IN1
I[6] => inst77.IN2
I[7] => inst16.IN0
I[7] => inst24.IN1
I[7] => inst26.IN0
I[7] => inst47.IN0
I[7] => inst50.IN0
I[7] => inst58.IN0
I[7] => inst64.IN0
I[7] => inst66.IN1
I[7] => inst76.IN1
I[7] => inst77.IN0
I[7] => inst87.IN0
REG_WLINE_0 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
REG_W_EN <= inst29.DB_MAX_OUTPUT_PORT_TYPE
REG_W_ADD_1 <= inst34.DB_MAX_OUTPUT_PORT_TYPE
REG_W_ADD_0 <= inst35.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_4 <= inst36.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_3 <= inst38.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_2 <= inst39.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_1 <= inst44.DB_MAX_OUTPUT_PORT_TYPE
REG_ADD_0 <= inst45.DB_MAX_OUTPUT_PORT_TYPE
ADD_SUB <= inst49.DB_MAX_OUTPUT_PORT_TYPE
ALU_S_0 <= inst53.DB_MAX_OUTPUT_PORT_TYPE
ALU_S_1 <= inst52.DB_MAX_OUTPUT_PORT_TYPE
FLAG_W <= inst60.DB_MAX_OUTPUT_PORT_TYPE
ALU_SL_1 <= inst67.DB_MAX_OUTPUT_PORT_TYPE
ALU_SL_0 <= inst82.DB_MAX_OUTPUT_PORT_TYPE
DMEM_W_EN <= AND_5_bit:inst72.Out
DMEM_S_ADD <= AND_5_bit:inst74.Out
PC_LD_EN <= inst76.DB_MAX_OUTPUT_PORT_TYPE
ZF => inst80.IN0
PC_EN <= inst77.DB_MAX_OUTPUT_PORT_TYPE
OUT_EN <= inst87.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|Control:inst9|AND_5_bit:inst78
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|Control:inst9|AND_5_bit:inst62
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|Control:inst9|AND_5_bit:inst72
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|Control:inst9|AND_5_bit:inst74
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|IMEM:inst
I[0] <= busmux_16_to_1:inst16.F[0]
I[1] <= busmux_16_to_1:inst16.F[1]
I[2] <= busmux_16_to_1:inst16.F[2]
I[3] <= busmux_16_to_1:inst16.F[3]
I[4] <= busmux_16_to_1:inst16.F[4]
I[5] <= busmux_16_to_1:inst16.F[5]
I[6] <= busmux_16_to_1:inst16.F[6]
I[7] <= busmux_16_to_1:inst16.F[7]
I[8] <= busmux_16_to_1:inst16.F[8]
I[9] <= busmux_16_to_1:inst16.F[9]
I[10] <= busmux_16_to_1:inst16.F[10]
I[11] <= busmux_16_to_1:inst16.F[11]
I[12] <= busmux_16_to_1:inst16.F[12]
I[13] <= busmux_16_to_1:inst16.F[13]
I[14] <= busmux_16_to_1:inst16.F[14]
I[15] <= busmux_16_to_1:inst16.F[15]
RESET => inst25.ACLR
RESET => reg_16_bit:inst14.RESET
RESET => reg_16_bit:inst12.RESET
RESET => reg_16_bit:inst9.RESET
RESET => reg_16_bit:inst7.RESET
RESET => reg_16_bit:inst5.RESET
RESET => reg_16_bit:inst.RESET
RESET => reg_16_bit:inst1.RESET
RESET => reg_16_bit:inst2.RESET
RESET => reg_16_bit:inst3.RESET
RESET => reg_16_bit:inst4.RESET
RESET => reg_16_bit:inst6.RESET
RESET => reg_16_bit:inst8.RESET
RESET => reg_16_bit:inst10.RESET
RESET => reg_16_bit:inst11.RESET
RESET => reg_16_bit:inst13.RESET
RESET => reg_16_bit:inst15.RESET
CLK => inst25.CLK
CLK => reg_16_bit:inst14.CLK
CLK => reg_16_bit:inst12.CLK
CLK => reg_16_bit:inst9.CLK
CLK => reg_16_bit:inst7.CLK
CLK => reg_16_bit:inst5.CLK
CLK => reg_16_bit:inst.CLK
CLK => reg_16_bit:inst1.CLK
CLK => reg_16_bit:inst2.CLK
CLK => reg_16_bit:inst3.CLK
CLK => reg_16_bit:inst4.CLK
CLK => reg_16_bit:inst6.CLK
CLK => reg_16_bit:inst8.CLK
CLK => reg_16_bit:inst10.CLK
CLK => reg_16_bit:inst11.CLK
CLK => reg_16_bit:inst13.CLK
CLK => reg_16_bit:inst15.CLK
IA[0] => busmux_16_to_1:inst16.S[0]
IA[1] => busmux_16_to_1:inst16.S[1]
IA[2] => busmux_16_to_1:inst16.S[2]
IA[3] => busmux_16_to_1:inst16.S[3]


|FinalProject|IMEM:inst|busmux_16_to_1:inst16
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
S[3] => F.OUTPUTSELECT
A[0] => F.DATAA
A[1] => F.DATAA
A[2] => F.DATAA
A[3] => F.DATAA
A[4] => F.DATAA
A[5] => F.DATAA
A[6] => F.DATAA
A[7] => F.DATAA
A[8] => F.DATAA
A[9] => F.DATAA
A[10] => F.DATAA
A[11] => F.DATAA
A[12] => F.DATAA
A[13] => F.DATAA
A[14] => F.DATAA
A[15] => F.DATAA
B[0] => F.DATAB
B[1] => F.DATAB
B[2] => F.DATAB
B[3] => F.DATAB
B[4] => F.DATAB
B[5] => F.DATAB
B[6] => F.DATAB
B[7] => F.DATAB
B[8] => F.DATAB
B[9] => F.DATAB
B[10] => F.DATAB
B[11] => F.DATAB
B[12] => F.DATAB
B[13] => F.DATAB
B[14] => F.DATAB
B[15] => F.DATAB
C[0] => F.DATAA
C[1] => F.DATAA
C[2] => F.DATAA
C[3] => F.DATAA
C[4] => F.DATAA
C[5] => F.DATAA
C[6] => F.DATAA
C[7] => F.DATAA
C[8] => F.DATAA
C[9] => F.DATAA
C[10] => F.DATAA
C[11] => F.DATAA
C[12] => F.DATAA
C[13] => F.DATAA
C[14] => F.DATAA
C[15] => F.DATAA
D[0] => F.DATAB
D[1] => F.DATAB
D[2] => F.DATAB
D[3] => F.DATAB
D[4] => F.DATAB
D[5] => F.DATAB
D[6] => F.DATAB
D[7] => F.DATAB
D[8] => F.DATAB
D[9] => F.DATAB
D[10] => F.DATAB
D[11] => F.DATAB
D[12] => F.DATAB
D[13] => F.DATAB
D[14] => F.DATAB
D[15] => F.DATAB
E[0] => F.DATAA
E[1] => F.DATAA
E[2] => F.DATAA
E[3] => F.DATAA
E[4] => F.DATAA
E[5] => F.DATAA
E[6] => F.DATAA
E[7] => F.DATAA
E[8] => F.DATAA
E[9] => F.DATAA
E[10] => F.DATAA
E[11] => F.DATAA
E[12] => F.DATAA
E[13] => F.DATAA
E[14] => F.DATAA
E[15] => F.DATAA
FI[0] => F.DATAB
FI[1] => F.DATAB
FI[2] => F.DATAB
FI[3] => F.DATAB
FI[4] => F.DATAB
FI[5] => F.DATAB
FI[6] => F.DATAB
FI[7] => F.DATAB
FI[8] => F.DATAB
FI[9] => F.DATAB
FI[10] => F.DATAB
FI[11] => F.DATAB
FI[12] => F.DATAB
FI[13] => F.DATAB
FI[14] => F.DATAB
FI[15] => F.DATAB
G[0] => F.DATAA
G[1] => F.DATAA
G[2] => F.DATAA
G[3] => F.DATAA
G[4] => F.DATAA
G[5] => F.DATAA
G[6] => F.DATAA
G[7] => F.DATAA
G[8] => F.DATAA
G[9] => F.DATAA
G[10] => F.DATAA
G[11] => F.DATAA
G[12] => F.DATAA
G[13] => F.DATAA
G[14] => F.DATAA
G[15] => F.DATAA
H[0] => F.DATAB
H[1] => F.DATAB
H[2] => F.DATAB
H[3] => F.DATAB
H[4] => F.DATAB
H[5] => F.DATAB
H[6] => F.DATAB
H[7] => F.DATAB
H[8] => F.DATAB
H[9] => F.DATAB
H[10] => F.DATAB
H[11] => F.DATAB
H[12] => F.DATAB
H[13] => F.DATAB
H[14] => F.DATAB
H[15] => F.DATAB
I[0] => F.DATAA
I[1] => F.DATAA
I[2] => F.DATAA
I[3] => F.DATAA
I[4] => F.DATAA
I[5] => F.DATAA
I[6] => F.DATAA
I[7] => F.DATAA
I[8] => F.DATAA
I[9] => F.DATAA
I[10] => F.DATAA
I[11] => F.DATAA
I[12] => F.DATAA
I[13] => F.DATAA
I[14] => F.DATAA
I[15] => F.DATAA
J[0] => F.DATAB
J[1] => F.DATAB
J[2] => F.DATAB
J[3] => F.DATAB
J[4] => F.DATAB
J[5] => F.DATAB
J[6] => F.DATAB
J[7] => F.DATAB
J[8] => F.DATAB
J[9] => F.DATAB
J[10] => F.DATAB
J[11] => F.DATAB
J[12] => F.DATAB
J[13] => F.DATAB
J[14] => F.DATAB
J[15] => F.DATAB
K[0] => F.DATAA
K[1] => F.DATAA
K[2] => F.DATAA
K[3] => F.DATAA
K[4] => F.DATAA
K[5] => F.DATAA
K[6] => F.DATAA
K[7] => F.DATAA
K[8] => F.DATAA
K[9] => F.DATAA
K[10] => F.DATAA
K[11] => F.DATAA
K[12] => F.DATAA
K[13] => F.DATAA
K[14] => F.DATAA
K[15] => F.DATAA
L[0] => F.DATAB
L[1] => F.DATAB
L[2] => F.DATAB
L[3] => F.DATAB
L[4] => F.DATAB
L[5] => F.DATAB
L[6] => F.DATAB
L[7] => F.DATAB
L[8] => F.DATAB
L[9] => F.DATAB
L[10] => F.DATAB
L[11] => F.DATAB
L[12] => F.DATAB
L[13] => F.DATAB
L[14] => F.DATAB
L[15] => F.DATAB
M[0] => F.DATAA
M[1] => F.DATAA
M[2] => F.DATAA
M[3] => F.DATAA
M[4] => F.DATAA
M[5] => F.DATAA
M[6] => F.DATAA
M[7] => F.DATAA
M[8] => F.DATAA
M[9] => F.DATAA
M[10] => F.DATAA
M[11] => F.DATAA
M[12] => F.DATAA
M[13] => F.DATAA
M[14] => F.DATAA
M[15] => F.DATAA
N[0] => F.DATAB
N[1] => F.DATAB
N[2] => F.DATAB
N[3] => F.DATAB
N[4] => F.DATAB
N[5] => F.DATAB
N[6] => F.DATAB
N[7] => F.DATAB
N[8] => F.DATAB
N[9] => F.DATAB
N[10] => F.DATAB
N[11] => F.DATAB
N[12] => F.DATAB
N[13] => F.DATAB
N[14] => F.DATAB
N[15] => F.DATAB
O[0] => F.DATAA
O[1] => F.DATAA
O[2] => F.DATAA
O[3] => F.DATAA
O[4] => F.DATAA
O[5] => F.DATAA
O[6] => F.DATAA
O[7] => F.DATAA
O[8] => F.DATAA
O[9] => F.DATAA
O[10] => F.DATAA
O[11] => F.DATAA
O[12] => F.DATAA
O[13] => F.DATAA
O[14] => F.DATAA
O[15] => F.DATAA
P[0] => F.DATAB
P[1] => F.DATAB
P[2] => F.DATAB
P[3] => F.DATAB
P[4] => F.DATAB
P[5] => F.DATAB
P[6] => F.DATAB
P[7] => F.DATAB
P[8] => F.DATAB
P[9] => F.DATAB
P[10] => F.DATAB
P[11] => F.DATAB
P[12] => F.DATAB
P[13] => F.DATAB
P[14] => F.DATAB
P[15] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|IMEM:inst|reg_16_bit:inst14
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst14|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|BUSMUX:inst24
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|FinalProject|IMEM:inst|BUSMUX:inst24|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|FinalProject|IMEM:inst|BUSMUX:inst24|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|IMEM:inst|IMEM_PRGM:inst17
A[0] <= <GND>
A[1] <= <GND>
A[2] <= <GND>
A[3] <= <GND>
A[4] <= <GND>
A[5] <= <GND>
A[6] <= <GND>
A[7] <= <GND>
A[8] <= <GND>
A[9] <= <GND>
A[10] <= <GND>
A[11] <= <GND>
A[12] <= <GND>
A[13] <= <GND>
A[14] <= <GND>
A[15] <= <GND>
B[0] <= <VCC>
B[1] <= <GND>
B[2] <= <VCC>
B[3] <= <GND>
B[4] <= <VCC>
B[5] <= <VCC>
B[6] <= <VCC>
B[7] <= <VCC>
B[8] <= <GND>
B[9] <= <GND>
B[10] <= <GND>
B[11] <= <GND>
B[12] <= <VCC>
B[13] <= <GND>
B[14] <= <GND>
B[15] <= <GND>
C[0] <= <GND>
C[1] <= <GND>
C[2] <= <GND>
C[3] <= <GND>
C[4] <= <GND>
C[5] <= <GND>
C[6] <= <GND>
C[7] <= <GND>
C[8] <= <GND>
C[9] <= <GND>
C[10] <= <GND>
C[11] <= <GND>
C[12] <= <VCC>
C[13] <= <GND>
C[14] <= <VCC>
C[15] <= <GND>
D[0] <= <GND>
D[1] <= <GND>
D[2] <= <GND>
D[3] <= <GND>
D[4] <= <GND>
D[5] <= <GND>
D[6] <= <GND>
D[7] <= <GND>
D[8] <= <GND>
D[9] <= <GND>
D[10] <= <GND>
D[11] <= <GND>
D[12] <= <GND>
D[13] <= <GND>
D[14] <= <GND>
D[15] <= <VCC>
E[0] <= <GND>
E[1] <= <VCC>
E[2] <= <GND>
E[3] <= <VCC>
E[4] <= <GND>
E[5] <= <GND>
E[6] <= <GND>
E[7] <= <GND>
E[8] <= <GND>
E[9] <= <GND>
E[10] <= <GND>
E[11] <= <GND>
E[12] <= <VCC>
E[13] <= <GND>
E[14] <= <GND>
E[15] <= <VCC>
F[0] <= <GND>
F[1] <= <VCC>
F[2] <= <GND>
F[3] <= <GND>
F[4] <= <GND>
F[5] <= <GND>
F[6] <= <GND>
F[7] <= <GND>
F[8] <= <GND>
F[9] <= <GND>
F[10] <= <GND>
F[11] <= <GND>
F[12] <= <VCC>
F[13] <= <VCC>
F[14] <= <GND>
F[15] <= <VCC>
G[0] <= <GND>
G[1] <= <GND>
G[2] <= <GND>
G[3] <= <GND>
G[4] <= <GND>
G[5] <= <GND>
G[6] <= <GND>
G[7] <= <GND>
G[8] <= <GND>
G[9] <= <GND>
G[10] <= <GND>
G[11] <= <GND>
G[12] <= <VCC>
G[13] <= <VCC>
G[14] <= <VCC>
G[15] <= <VCC>
H[0] <= <GND>
H[1] <= <GND>
H[2] <= <GND>
H[3] <= <GND>
H[4] <= <GND>
H[5] <= <GND>
H[6] <= <GND>
H[7] <= <GND>
H[8] <= <GND>
H[9] <= <GND>
H[10] <= <GND>
H[11] <= <GND>
H[12] <= <GND>
H[13] <= <GND>
H[14] <= <GND>
H[15] <= <GND>
I[0] <= <GND>
I[1] <= <GND>
I[2] <= <GND>
I[3] <= <GND>
I[4] <= <GND>
I[5] <= <GND>
I[6] <= <GND>
I[7] <= <GND>
I[8] <= <GND>
I[9] <= <GND>
I[10] <= <GND>
I[11] <= <GND>
I[12] <= <GND>
I[13] <= <GND>
I[14] <= <GND>
I[15] <= <GND>
J[0] <= <GND>
J[1] <= <GND>
J[2] <= <GND>
J[3] <= <GND>
J[4] <= <GND>
J[5] <= <GND>
J[6] <= <GND>
J[7] <= <GND>
J[8] <= <GND>
J[9] <= <GND>
J[10] <= <GND>
J[11] <= <GND>
J[12] <= <GND>
J[13] <= <GND>
J[14] <= <GND>
J[15] <= <GND>
K[0] <= <GND>
K[1] <= <GND>
K[2] <= <GND>
K[3] <= <GND>
K[4] <= <GND>
K[5] <= <GND>
K[6] <= <GND>
K[7] <= <GND>
K[8] <= <GND>
K[9] <= <GND>
K[10] <= <GND>
K[11] <= <GND>
K[12] <= <GND>
K[13] <= <GND>
K[14] <= <GND>
K[15] <= <GND>
L[0] <= <GND>
L[1] <= <GND>
L[2] <= <GND>
L[3] <= <GND>
L[4] <= <GND>
L[5] <= <GND>
L[6] <= <GND>
L[7] <= <GND>
L[8] <= <GND>
L[9] <= <GND>
L[10] <= <GND>
L[11] <= <GND>
L[12] <= <GND>
L[13] <= <GND>
L[14] <= <GND>
L[15] <= <GND>
M[0] <= <GND>
M[1] <= <GND>
M[2] <= <GND>
M[3] <= <GND>
M[4] <= <GND>
M[5] <= <GND>
M[6] <= <GND>
M[7] <= <GND>
M[8] <= <GND>
M[9] <= <GND>
M[10] <= <GND>
M[11] <= <GND>
M[12] <= <GND>
M[13] <= <GND>
M[14] <= <GND>
M[15] <= <GND>
N[0] <= <GND>
N[1] <= <GND>
N[2] <= <GND>
N[3] <= <GND>
N[4] <= <GND>
N[5] <= <GND>
N[6] <= <GND>
N[7] <= <GND>
N[8] <= <GND>
N[9] <= <GND>
N[10] <= <GND>
N[11] <= <GND>
N[12] <= <GND>
N[13] <= <GND>
N[14] <= <GND>
N[15] <= <GND>
O[0] <= <GND>
O[1] <= <GND>
O[2] <= <GND>
O[3] <= <GND>
O[4] <= <GND>
O[5] <= <GND>
O[6] <= <GND>
O[7] <= <GND>
O[8] <= <GND>
O[9] <= <GND>
O[10] <= <GND>
O[11] <= <GND>
O[12] <= <GND>
O[13] <= <GND>
O[14] <= <GND>
O[15] <= <GND>
P[0] <= <GND>
P[1] <= <GND>
P[2] <= <GND>
P[3] <= <GND>
P[4] <= <GND>
P[5] <= <GND>
P[6] <= <GND>
P[7] <= <GND>
P[8] <= <GND>
P[9] <= <GND>
P[10] <= <GND>
P[11] <= <GND>
P[12] <= <GND>
P[13] <= <GND>
P[14] <= <GND>
P[15] <= <GND>


|FinalProject|IMEM:inst|reg_16_bit:inst12
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst12|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst9|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst7|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst5|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst1|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst2|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst3|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst4|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst6|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst8|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst10|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst11|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst13|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
IN[8] => IN[8].IN1
IN[9] => IN[9].IN1
IN[10] => IN[10].IN1
IN[11] => IN[11].IN1
IN[12] => IN[12].IN1
IN[13] => IN[13].IN1
IN[14] => IN[14].IN1
IN[15] => IN[15].IN1
LOAD => LOAD.IN16
CLK => CLK.IN16
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
OUT[8] <= register:reg8.OUT
OUT[9] <= register:reg9.OUT
OUT[10] <= register:reg10.OUT
OUT[11] <= register:reg11.OUT
OUT[12] <= register:reg12.OUT
OUT[13] <= register:reg13.OUT
OUT[14] <= register:reg14.OUT
OUT[15] <= register:reg15.OUT
RESET => RESET.IN16


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg8
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg9
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg10
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg11
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg12
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg13
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg14
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|IMEM:inst|reg_16_bit:inst15|register:reg15
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|FinalProject|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|FinalProject|BUSMUX:inst12|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|debouncer:inst18
Debouncer <= clock_divider_1024:inst3.CLK_OUT
Board => clock_divider_1024:inst4.CLK_IN
Auto <= inst5.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|debouncer:inst18|clock_divider_1024:inst3
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|FinalProject|debouncer:inst18|clock_divider_1024:inst4
CLK_OUT <= inst10.DB_MAX_OUTPUT_PORT_TYPE
CLK_IN => inst1.CLK
CLK_IN => inst2.CLK
CLK_IN => inst3.CLK
CLK_IN => inst4.CLK
CLK_IN => inst5.CLK
CLK_IN => inst6.CLK
CLK_IN => inst7.CLK
CLK_IN => inst8.CLK
CLK_IN => inst9.CLK
CLK_IN => inst10.CLK


|FinalProject|PC:inst5
A[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
RESET => inst.ACLR
RESET => inst10.ACLR
RESET => inst12.ACLR
RESET => inst19.ACLR
Clock => inst.CLK
Clock => inst10.CLK
Clock => inst12.CLK
Clock => inst19.CLK
LOAD => BUSMUX:inst15.sel
LOAD => BUSMUX:inst16.sel
LOAD => BUSMUX:inst18.sel
LOAD => BUSMUX:inst17.sel
PCEN => inst5.IN1
PCEN => inst1.IN0
IN[0] => BUSMUX:inst15.datab[0]
IN[1] => BUSMUX:inst16.datab[0]
IN[2] => BUSMUX:inst17.datab[0]
IN[3] => BUSMUX:inst18.datab[0]


|FinalProject|PC:inst5|BUSMUX:inst15
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|FinalProject|PC:inst5|BUSMUX:inst15|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|FinalProject|PC:inst5|BUSMUX:inst15|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|PC:inst5|BUSMUX:inst16
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|FinalProject|PC:inst5|BUSMUX:inst16|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|FinalProject|PC:inst5|BUSMUX:inst16|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|PC:inst5|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|FinalProject|PC:inst5|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|FinalProject|PC:inst5|BUSMUX:inst18|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|PC:inst5|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
datab[0] => lpm_mux:$00000.data[1][0]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]


|FinalProject|PC:inst5|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_7rc:auto_generated.data[0]
data[1][0] => mux_7rc:auto_generated.data[1]
sel[0] => mux_7rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_7rc:auto_generated.result[0]


|FinalProject|PC:inst5|BUSMUX:inst17|lpm_mux:$00000|mux_7rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|ALU:inst3
CF <= CLA_8_bit:inst1.Cout
ADD/SUB => CLA_8_bit:inst1.Cin
X[0] => CLA_8_bit:inst1.X[0]
X[0] => AND_8_bit:inst2.Control[0]
X[0] => OR_8_bit:inst3.Control[0]
X[0] => XOR_8_bit:inst4.Control[0]
X[1] => CLA_8_bit:inst1.X[1]
X[1] => AND_8_bit:inst2.Control[1]
X[1] => OR_8_bit:inst3.Control[1]
X[1] => XOR_8_bit:inst4.Control[1]
X[2] => CLA_8_bit:inst1.X[2]
X[2] => AND_8_bit:inst2.Control[2]
X[2] => OR_8_bit:inst3.Control[2]
X[2] => XOR_8_bit:inst4.Control[2]
X[3] => CLA_8_bit:inst1.X[3]
X[3] => AND_8_bit:inst2.Control[3]
X[3] => OR_8_bit:inst3.Control[3]
X[3] => XOR_8_bit:inst4.Control[3]
X[4] => CLA_8_bit:inst1.X[4]
X[4] => AND_8_bit:inst2.Control[4]
X[4] => OR_8_bit:inst3.Control[4]
X[4] => XOR_8_bit:inst4.Control[4]
X[5] => CLA_8_bit:inst1.X[5]
X[5] => AND_8_bit:inst2.Control[5]
X[5] => OR_8_bit:inst3.Control[5]
X[5] => XOR_8_bit:inst4.Control[5]
X[6] => CLA_8_bit:inst1.X[6]
X[6] => AND_8_bit:inst2.Control[6]
X[6] => OR_8_bit:inst3.Control[6]
X[6] => XOR_8_bit:inst4.Control[6]
X[7] => CLA_8_bit:inst1.X[7]
X[7] => AND_8_bit:inst2.Control[7]
X[7] => OR_8_bit:inst3.Control[7]
X[7] => XOR_8_bit:inst4.Control[7]
Y[0] => CLA_8_bit:inst1.Y[0]
Y[0] => AND_8_bit:inst2.In[0]
Y[0] => OR_8_bit:inst3.In[0]
Y[0] => XOR_8_bit:inst4.In[0]
Y[1] => CLA_8_bit:inst1.Y[1]
Y[1] => AND_8_bit:inst2.In[1]
Y[1] => OR_8_bit:inst3.In[1]
Y[1] => XOR_8_bit:inst4.In[1]
Y[2] => CLA_8_bit:inst1.Y[2]
Y[2] => AND_8_bit:inst2.In[2]
Y[2] => OR_8_bit:inst3.In[2]
Y[2] => XOR_8_bit:inst4.In[2]
Y[3] => CLA_8_bit:inst1.Y[3]
Y[3] => AND_8_bit:inst2.In[3]
Y[3] => OR_8_bit:inst3.In[3]
Y[3] => XOR_8_bit:inst4.In[3]
Y[4] => CLA_8_bit:inst1.Y[4]
Y[4] => AND_8_bit:inst2.In[4]
Y[4] => OR_8_bit:inst3.In[4]
Y[4] => XOR_8_bit:inst4.In[4]
Y[5] => CLA_8_bit:inst1.Y[5]
Y[5] => AND_8_bit:inst2.In[5]
Y[5] => OR_8_bit:inst3.In[5]
Y[5] => XOR_8_bit:inst4.In[5]
Y[6] => CLA_8_bit:inst1.Y[6]
Y[6] => AND_8_bit:inst2.In[6]
Y[6] => OR_8_bit:inst3.In[6]
Y[6] => XOR_8_bit:inst4.In[6]
Y[7] => CLA_8_bit:inst1.Y[7]
Y[7] => AND_8_bit:inst2.In[7]
Y[7] => OR_8_bit:inst3.In[7]
Y[7] => XOR_8_bit:inst4.In[7]
OF <= CLA_8_bit:inst1.Ov
NF <= N[7].DB_MAX_OUTPUT_PORT_TYPE
ZF <= inst5.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= O[0].DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= O[1].DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= O[2].DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= O[3].DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= O[4].DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= O[5].DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= O[6].DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= O[7].DB_MAX_OUTPUT_PORT_TYPE
AS1 => busmux_4_to_1:inst.s1
AS0 => busmux_4_to_1:inst.s0


|FinalProject|ALU:inst3|CLA_8_bit:inst1
Cout <= inst71.DB_MAX_OUTPUT_PORT_TYPE
X[0] => inst.IN0
X[0] => inst8.IN1
X[0] => XOR_3_bit:inst16.In1
X[1] => inst3.IN0
X[1] => inst10.IN1
X[1] => XOR_3_bit:inst17.In1
X[2] => inst4.IN0
X[2] => inst11.IN1
X[2] => XOR_3_bit:inst18.In1
X[3] => inst12.IN1
X[3] => inst7.IN0
X[3] => XOR_3_bit:inst19.In1
X[4] => inst38.IN0
X[4] => inst13.IN1
X[4] => XOR_3_bit:inst22.In1
X[5] => inst46.IN0
X[5] => inst15.IN1
X[5] => XOR_3_bit:inst21.In1
X[6] => inst14.IN1
X[6] => inst55.IN0
X[6] => XOR_3_bit:inst28.In1
X[7] => inst66.IN0
X[7] => inst65.IN1
X[7] => XOR_3_bit:inst20.In1
Cin => bit_1_to_8:inst68.In
Cin => inst70.IN1
Cin => inst48.IN6
Cin => XOR_3_bit:inst16.In3
Cin => inst1.IN0
Cin => inst23.IN2
Cin => inst24.IN3
Cin => AND_5_bit:inst34.In5
Cin => inst36.IN5
Cin => AND_7_bit:inst40.In7
Y[0] => XOR_8_bit:inst69.In[0]
Y[1] => XOR_8_bit:inst69.In[1]
Y[2] => XOR_8_bit:inst69.In[2]
Y[3] => XOR_8_bit:inst69.In[3]
Y[4] => XOR_8_bit:inst69.In[4]
Y[5] => XOR_8_bit:inst69.In[5]
Y[6] => XOR_8_bit:inst69.In[6]
Y[7] => XOR_8_bit:inst69.In[7]
Ov <= inst73.DB_MAX_OUTPUT_PORT_TYPE
S[0] <= XOR_3_bit:inst16.Out
S[1] <= XOR_3_bit:inst17.Out
S[2] <= XOR_3_bit:inst18.Out
S[3] <= XOR_3_bit:inst19.Out
S[4] <= XOR_3_bit:inst22.Out
S[5] <= XOR_3_bit:inst21.Out
S[6] <= XOR_3_bit:inst28.Out
S[7] <= XOR_3_bit:inst20.Out


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_8_bit:inst69
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|bit_1_to_8:inst68
In => Decoder0.IN0
Out[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst61
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_7_bit:inst59
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
In6 => WideAnd0.IN5
In7 => WideAnd0.IN6
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst51
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_7_bit:inst49
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
In6 => WideAnd0.IN5
In7 => WideAnd0.IN6
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst16
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst17
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst18
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst19
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst22
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|OR_5_bit:inst35
In1 => WideOr0.IN0
In2 => WideOr0.IN1
In3 => WideOr0.IN2
In4 => WideOr0.IN3
In5 => WideOr0.IN4
Out <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst34
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst21
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst37
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst28
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|OR_7_bit:inst47
In1 => WideOr0.IN0
In2 => WideOr0.IN1
In3 => WideOr0.IN2
In4 => WideOr0.IN3
In5 => WideOr0.IN4
In6 => WideOr0.IN5
In7 => WideOr0.IN6
Out <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_5_bit:inst42
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|AND_7_bit:inst40
In1 => WideAnd0.IN0
In2 => WideAnd0.IN1
In3 => WideAnd0.IN2
In4 => WideAnd0.IN3
In5 => WideAnd0.IN4
In6 => WideAnd0.IN5
In7 => WideAnd0.IN6
Out <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|CLA_8_bit:inst1|XOR_3_bit:inst20
In1 => Out.IN0
In2 => Out.IN1
In3 => Out.IN1
Out <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|busmux_4_to_1:inst
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|AND_8_bit:inst2
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|OR_8_bit:inst3
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|ALU:inst3|XOR_8_bit:inst4
In[0] => Out.IN0
In[1] => Out.IN0
In[2] => Out.IN0
In[3] => Out.IN0
In[4] => Out.IN0
In[5] => Out.IN0
In[6] => Out.IN0
In[7] => Out.IN0
Control[0] => Out.IN1
Control[1] => Out.IN1
Control[2] => Out.IN1
Control[3] => Out.IN1
Control[4] => Out.IN1
Control[5] => Out.IN1
Control[6] => Out.IN1
Control[7] => Out.IN1
Out[0] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Out.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Out.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|mainreg:inst7
IN[0] => IN[0].IN4
IN[1] => IN[1].IN4
IN[2] => IN[2].IN4
IN[3] => IN[3].IN4
IN[4] => IN[4].IN4
IN[5] => IN[5].IN4
IN[6] => IN[6].IN4
IN[7] => IN[7].IN4
MRWE => MRWE.IN1
WA0 => WA0.IN1
WA1 => WA1.IN1
RA0 => RA0.IN1
RA1 => RA1.IN1
RA2 => RA2.IN1
RA3 => RA3.IN1
RA4 => RA4.IN1
CLK => CLK.IN4
RESET => RESET.IN4
OUTA[0] <= busmux_4_to_1:opa.Out
OUTA[1] <= busmux_4_to_1:opa.Out
OUTA[2] <= busmux_4_to_1:opa.Out
OUTA[3] <= busmux_4_to_1:opa.Out
OUTA[4] <= busmux_4_to_1:opa.Out
OUTA[5] <= busmux_4_to_1:opa.Out
OUTA[6] <= busmux_4_to_1:opa.Out
OUTA[7] <= busmux_4_to_1:opa.Out
OUTB[0] <= busmux_4_to_1:opb.Out
OUTB[1] <= busmux_4_to_1:opb.Out
OUTB[2] <= busmux_4_to_1:opb.Out
OUTB[3] <= busmux_4_to_1:opb.Out
OUTB[4] <= busmux_4_to_1:opb.Out
OUTB[5] <= busmux_4_to_1:opb.Out
OUTB[6] <= busmux_4_to_1:opb.Out
OUTB[7] <= busmux_4_to_1:opb.Out
OUTC[0] <= busmux_4_to_1:opc.Out
OUTC[1] <= busmux_4_to_1:opc.Out
OUTC[2] <= busmux_4_to_1:opc.Out
OUTC[3] <= busmux_4_to_1:opc.Out
OUTC[4] <= busmux_4_to_1:opc.Out
OUTC[5] <= busmux_4_to_1:opc.Out
OUTC[6] <= busmux_4_to_1:opc.Out
OUTC[7] <= busmux_4_to_1:opc.Out
OA[0] <= OA[0].DB_MAX_OUTPUT_PORT_TYPE
OA[1] <= OA[1].DB_MAX_OUTPUT_PORT_TYPE
OA[2] <= OA[2].DB_MAX_OUTPUT_PORT_TYPE
OA[3] <= OA[3].DB_MAX_OUTPUT_PORT_TYPE
OA[4] <= OA[4].DB_MAX_OUTPUT_PORT_TYPE
OA[5] <= OA[5].DB_MAX_OUTPUT_PORT_TYPE
OA[6] <= OA[6].DB_MAX_OUTPUT_PORT_TYPE
OA[7] <= OA[7].DB_MAX_OUTPUT_PORT_TYPE
OB[0] <= OB[0].DB_MAX_OUTPUT_PORT_TYPE
OB[1] <= OB[1].DB_MAX_OUTPUT_PORT_TYPE
OB[2] <= OB[2].DB_MAX_OUTPUT_PORT_TYPE
OB[3] <= OB[3].DB_MAX_OUTPUT_PORT_TYPE
OB[4] <= OB[4].DB_MAX_OUTPUT_PORT_TYPE
OB[5] <= OB[5].DB_MAX_OUTPUT_PORT_TYPE
OB[6] <= OB[6].DB_MAX_OUTPUT_PORT_TYPE
OB[7] <= OB[7].DB_MAX_OUTPUT_PORT_TYPE
OC[0] <= OC[0].DB_MAX_OUTPUT_PORT_TYPE
OC[1] <= OC[1].DB_MAX_OUTPUT_PORT_TYPE
OC[2] <= OC[2].DB_MAX_OUTPUT_PORT_TYPE
OC[3] <= OC[3].DB_MAX_OUTPUT_PORT_TYPE
OC[4] <= OC[4].DB_MAX_OUTPUT_PORT_TYPE
OC[5] <= OC[5].DB_MAX_OUTPUT_PORT_TYPE
OC[6] <= OC[6].DB_MAX_OUTPUT_PORT_TYPE
OC[7] <= OC[7].DB_MAX_OUTPUT_PORT_TYPE
OIX[0] <= OIX[0].DB_MAX_OUTPUT_PORT_TYPE
OIX[1] <= OIX[1].DB_MAX_OUTPUT_PORT_TYPE
OIX[2] <= OIX[2].DB_MAX_OUTPUT_PORT_TYPE
OIX[3] <= OIX[3].DB_MAX_OUTPUT_PORT_TYPE
OIX[4] <= OIX[4].DB_MAX_OUTPUT_PORT_TYPE
OIX[5] <= OIX[5].DB_MAX_OUTPUT_PORT_TYPE
OIX[6] <= OIX[6].DB_MAX_OUTPUT_PORT_TYPE
OIX[7] <= OIX[7].DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|mainreg:inst7|Decoder2to4:decoder
S1 => Decoder0.IN0
S0 => Decoder0.IN1
EN => Y3.OUTPUTSELECT
EN => Y2.OUTPUTSELECT
EN => Y1.OUTPUTSELECT
EN => Y0.OUTPUTSELECT
Y0 <= Y0.DB_MAX_OUTPUT_PORT_TYPE
Y1 <= Y1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= Y2.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= Y3.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|mainreg:inst7|reg_8_bit:A
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:A|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:B|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:C|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|reg_8_bit:IX|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|mainreg:inst7|Zeros:Z
Z[0] <= <GND>
Z[1] <= <GND>
Z[2] <= <GND>
Z[3] <= <GND>
Z[4] <= <GND>
Z[5] <= <GND>
Z[6] <= <GND>
Z[7] <= <GND>


|FinalProject|mainreg:inst7|Ones:O
O[0] <= <VCC>
O[1] <= <VCC>
O[2] <= <VCC>
O[3] <= <VCC>
O[4] <= <VCC>
O[5] <= <VCC>
O[6] <= <VCC>
O[7] <= <VCC>


|FinalProject|mainreg:inst7|busmux_4_to_1:opa
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|mainreg:inst7|busmux_4_to_1:opb
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|mainreg:inst7|busmux_4_to_1:opc
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|busmux_4_to_1:WMR
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|DMEM:inst2
OUTA[0] <= reg_8_bit:inst14.OUT[0]
OUTA[1] <= reg_8_bit:inst14.OUT[1]
OUTA[2] <= reg_8_bit:inst14.OUT[2]
OUTA[3] <= reg_8_bit:inst14.OUT[3]
OUTA[4] <= reg_8_bit:inst14.OUT[4]
OUTA[5] <= reg_8_bit:inst14.OUT[5]
OUTA[6] <= reg_8_bit:inst14.OUT[6]
OUTA[7] <= reg_8_bit:inst14.OUT[7]
RESET => inst.ACLR
RESET => reg_8_bit:inst14.CLEAR_N
RESET => reg_8_bit:inst15.CLEAR_N
RESET => reg_8_bit:inst16.CLEAR_N
RESET => reg_8_bit:inst17.CLEAR_N
RESET => reg_8_bit:inst18.CLEAR_N
RESET => reg_8_bit:inst19.CLEAR_N
RESET => reg_8_bit:inst20.CLEAR_N
RESET => reg_8_bit:inst21.CLEAR_N
CLK => inst.CLK
CLK => reg_8_bit:inst14.CLK
CLK => reg_8_bit:inst15.CLK
CLK => reg_8_bit:inst16.CLK
CLK => reg_8_bit:inst17.CLK
CLK => reg_8_bit:inst18.CLK
CLK => reg_8_bit:inst19.CLK
CLK => reg_8_bit:inst20.CLK
CLK => reg_8_bit:inst21.CLK
DMEMWE => Decoder3to8:inst4.EN
WRA[0] => Decoder3to8:inst4.S[0]
WRA[0] => busmux_8_to_1:inst25.S[0]
WRA[1] => Decoder3to8:inst4.S[1]
WRA[1] => busmux_8_to_1:inst25.S[1]
WRA[2] => Decoder3to8:inst4.S[2]
WRA[2] => busmux_8_to_1:inst25.S[2]
IN[0] => BUSMUX:inst6.datab[0]
IN[0] => BUSMUX:inst7.datab[0]
IN[0] => BUSMUX:inst8.datab[0]
IN[0] => BUSMUX:inst9.datab[0]
IN[0] => BUSMUX:inst10.datab[0]
IN[0] => BUSMUX:inst11.datab[0]
IN[0] => BUSMUX:inst12.datab[0]
IN[0] => BUSMUX:inst13.datab[0]
IN[1] => BUSMUX:inst6.datab[1]
IN[1] => BUSMUX:inst7.datab[1]
IN[1] => BUSMUX:inst8.datab[1]
IN[1] => BUSMUX:inst9.datab[1]
IN[1] => BUSMUX:inst10.datab[1]
IN[1] => BUSMUX:inst11.datab[1]
IN[1] => BUSMUX:inst12.datab[1]
IN[1] => BUSMUX:inst13.datab[1]
IN[2] => BUSMUX:inst6.datab[2]
IN[2] => BUSMUX:inst7.datab[2]
IN[2] => BUSMUX:inst8.datab[2]
IN[2] => BUSMUX:inst9.datab[2]
IN[2] => BUSMUX:inst10.datab[2]
IN[2] => BUSMUX:inst11.datab[2]
IN[2] => BUSMUX:inst12.datab[2]
IN[2] => BUSMUX:inst13.datab[2]
IN[3] => BUSMUX:inst6.datab[3]
IN[3] => BUSMUX:inst7.datab[3]
IN[3] => BUSMUX:inst8.datab[3]
IN[3] => BUSMUX:inst9.datab[3]
IN[3] => BUSMUX:inst10.datab[3]
IN[3] => BUSMUX:inst11.datab[3]
IN[3] => BUSMUX:inst12.datab[3]
IN[3] => BUSMUX:inst13.datab[3]
IN[4] => BUSMUX:inst6.datab[4]
IN[4] => BUSMUX:inst7.datab[4]
IN[4] => BUSMUX:inst8.datab[4]
IN[4] => BUSMUX:inst9.datab[4]
IN[4] => BUSMUX:inst10.datab[4]
IN[4] => BUSMUX:inst11.datab[4]
IN[4] => BUSMUX:inst12.datab[4]
IN[4] => BUSMUX:inst13.datab[4]
IN[5] => BUSMUX:inst6.datab[5]
IN[5] => BUSMUX:inst7.datab[5]
IN[5] => BUSMUX:inst8.datab[5]
IN[5] => BUSMUX:inst9.datab[5]
IN[5] => BUSMUX:inst10.datab[5]
IN[5] => BUSMUX:inst11.datab[5]
IN[5] => BUSMUX:inst12.datab[5]
IN[5] => BUSMUX:inst13.datab[5]
IN[6] => BUSMUX:inst6.datab[6]
IN[6] => BUSMUX:inst7.datab[6]
IN[6] => BUSMUX:inst8.datab[6]
IN[6] => BUSMUX:inst9.datab[6]
IN[6] => BUSMUX:inst10.datab[6]
IN[6] => BUSMUX:inst11.datab[6]
IN[6] => BUSMUX:inst12.datab[6]
IN[6] => BUSMUX:inst13.datab[6]
IN[7] => BUSMUX:inst6.datab[7]
IN[7] => BUSMUX:inst7.datab[7]
IN[7] => BUSMUX:inst8.datab[7]
IN[7] => BUSMUX:inst9.datab[7]
IN[7] => BUSMUX:inst10.datab[7]
IN[7] => BUSMUX:inst11.datab[7]
IN[7] => BUSMUX:inst12.datab[7]
IN[7] => BUSMUX:inst13.datab[7]
OUTB[0] <= reg_8_bit:inst15.OUT[0]
OUTB[1] <= reg_8_bit:inst15.OUT[1]
OUTB[2] <= reg_8_bit:inst15.OUT[2]
OUTB[3] <= reg_8_bit:inst15.OUT[3]
OUTB[4] <= reg_8_bit:inst15.OUT[4]
OUTB[5] <= reg_8_bit:inst15.OUT[5]
OUTB[6] <= reg_8_bit:inst15.OUT[6]
OUTB[7] <= reg_8_bit:inst15.OUT[7]
OUTC[0] <= reg_8_bit:inst16.OUT[0]
OUTC[1] <= reg_8_bit:inst16.OUT[1]
OUTC[2] <= reg_8_bit:inst16.OUT[2]
OUTC[3] <= reg_8_bit:inst16.OUT[3]
OUTC[4] <= reg_8_bit:inst16.OUT[4]
OUTC[5] <= reg_8_bit:inst16.OUT[5]
OUTC[6] <= reg_8_bit:inst16.OUT[6]
OUTC[7] <= reg_8_bit:inst16.OUT[7]
OUTD[0] <= reg_8_bit:inst17.OUT[0]
OUTD[1] <= reg_8_bit:inst17.OUT[1]
OUTD[2] <= reg_8_bit:inst17.OUT[2]
OUTD[3] <= reg_8_bit:inst17.OUT[3]
OUTD[4] <= reg_8_bit:inst17.OUT[4]
OUTD[5] <= reg_8_bit:inst17.OUT[5]
OUTD[6] <= reg_8_bit:inst17.OUT[6]
OUTD[7] <= reg_8_bit:inst17.OUT[7]
OUTE[0] <= reg_8_bit:inst18.OUT[0]
OUTE[1] <= reg_8_bit:inst18.OUT[1]
OUTE[2] <= reg_8_bit:inst18.OUT[2]
OUTE[3] <= reg_8_bit:inst18.OUT[3]
OUTE[4] <= reg_8_bit:inst18.OUT[4]
OUTE[5] <= reg_8_bit:inst18.OUT[5]
OUTE[6] <= reg_8_bit:inst18.OUT[6]
OUTE[7] <= reg_8_bit:inst18.OUT[7]
OUTF[0] <= reg_8_bit:inst19.OUT[0]
OUTF[1] <= reg_8_bit:inst19.OUT[1]
OUTF[2] <= reg_8_bit:inst19.OUT[2]
OUTF[3] <= reg_8_bit:inst19.OUT[3]
OUTF[4] <= reg_8_bit:inst19.OUT[4]
OUTF[5] <= reg_8_bit:inst19.OUT[5]
OUTF[6] <= reg_8_bit:inst19.OUT[6]
OUTF[7] <= reg_8_bit:inst19.OUT[7]
OUTG[0] <= reg_8_bit:inst20.OUT[0]
OUTG[1] <= reg_8_bit:inst20.OUT[1]
OUTG[2] <= reg_8_bit:inst20.OUT[2]
OUTG[3] <= reg_8_bit:inst20.OUT[3]
OUTG[4] <= reg_8_bit:inst20.OUT[4]
OUTG[5] <= reg_8_bit:inst20.OUT[5]
OUTG[6] <= reg_8_bit:inst20.OUT[6]
OUTG[7] <= reg_8_bit:inst20.OUT[7]
OUTH[0] <= reg_8_bit:inst21.OUT[0]
OUTH[1] <= reg_8_bit:inst21.OUT[1]
OUTH[2] <= reg_8_bit:inst21.OUT[2]
OUTH[3] <= reg_8_bit:inst21.OUT[3]
OUTH[4] <= reg_8_bit:inst21.OUT[4]
OUTH[5] <= reg_8_bit:inst21.OUT[5]
OUTH[6] <= reg_8_bit:inst21.OUT[6]
OUTH[7] <= reg_8_bit:inst21.OUT[7]
OUTM[0] <= busmux_8_to_1:inst25.F[0]
OUTM[1] <= busmux_8_to_1:inst25.F[1]
OUTM[2] <= busmux_8_to_1:inst25.F[2]
OUTM[3] <= busmux_8_to_1:inst25.F[3]
OUTM[4] <= busmux_8_to_1:inst25.F[4]
OUTM[5] <= busmux_8_to_1:inst25.F[5]
OUTM[6] <= busmux_8_to_1:inst25.F[6]
OUTM[7] <= busmux_8_to_1:inst25.F[7]


|FinalProject|DMEM:inst2|reg_8_bit:inst14
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst14|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst23
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst23|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst23|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|Ones:inst22
O[0] <= <VCC>
O[1] <= <VCC>
O[2] <= <VCC>
O[3] <= <VCC>
O[4] <= <VCC>
O[5] <= <VCC>
O[6] <= <VCC>
O[7] <= <VCC>


|FinalProject|DMEM:inst2|Decoder3to8:inst4
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
EN => Y.OUTPUTSELECT
S[0] => Decoder0.IN2
S[1] => Decoder0.IN1
S[2] => Decoder0.IN0
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|DMEM:inst2|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst6|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|DMEM_PRGM:inst24
D0[0] <= <GND>
D0[1] <= <VCC>
D0[2] <= <GND>
D0[3] <= <VCC>
D0[4] <= <GND>
D0[5] <= <GND>
D0[6] <= <GND>
D0[7] <= <GND>
D1[0] <= <VCC>
D1[1] <= <GND>
D1[2] <= <GND>
D1[3] <= <GND>
D1[4] <= <GND>
D1[5] <= <GND>
D1[6] <= <GND>
D1[7] <= <GND>
D2[0] <= <GND>
D2[1] <= <GND>
D2[2] <= <GND>
D2[3] <= <GND>
D2[4] <= <GND>
D2[5] <= <GND>
D2[6] <= <GND>
D2[7] <= <GND>
D3[0] <= <GND>
D3[1] <= <GND>
D3[2] <= <GND>
D3[3] <= <GND>
D3[4] <= <GND>
D3[5] <= <GND>
D3[6] <= <GND>
D3[7] <= <GND>
D4[0] <= <GND>
D4[1] <= <GND>
D4[2] <= <GND>
D4[3] <= <GND>
D4[4] <= <GND>
D4[5] <= <GND>
D4[6] <= <GND>
D4[7] <= <GND>
D5[0] <= <GND>
D5[1] <= <GND>
D5[2] <= <GND>
D5[3] <= <GND>
D5[4] <= <GND>
D5[5] <= <GND>
D5[6] <= <GND>
D5[7] <= <GND>
D6[0] <= <GND>
D6[1] <= <GND>
D6[2] <= <GND>
D6[3] <= <GND>
D6[4] <= <GND>
D6[5] <= <GND>
D6[6] <= <GND>
D6[7] <= <GND>
D7[0] <= <GND>
D7[1] <= <GND>
D7[2] <= <GND>
D7[3] <= <GND>
D7[4] <= <GND>
D7[5] <= <GND>
D7[6] <= <GND>
D7[7] <= <GND>


|FinalProject|DMEM:inst2|reg_8_bit:inst15
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst15|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst7
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst7|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst7|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|reg_8_bit:inst16
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst16|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst8
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst8|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst8|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|reg_8_bit:inst17
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst17|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst9|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|reg_8_bit:inst18
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst18|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst10
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst10|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst10|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|reg_8_bit:inst19
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst19|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst11
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst11|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst11|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|reg_8_bit:inst20
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst20|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst12
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst12|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst12|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|reg_8_bit:inst21
IN[0] => IN[0].IN1
IN[1] => IN[1].IN1
IN[2] => IN[2].IN1
IN[3] => IN[3].IN1
IN[4] => IN[4].IN1
IN[5] => IN[5].IN1
IN[6] => IN[6].IN1
IN[7] => IN[7].IN1
LOAD => LOAD.IN8
CLK => CLK.IN8
OUT[0] <= register:reg0.OUT
OUT[1] <= register:reg1.OUT
OUT[2] <= register:reg2.OUT
OUT[3] <= register:reg3.OUT
OUT[4] <= register:reg4.OUT
OUT[5] <= register:reg5.OUT
OUT[6] <= register:reg6.OUT
OUT[7] <= register:reg7.OUT
PRESET_N => PRESET_N.IN8
CLEAR_N => CLEAR_N.IN8


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg0
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg1
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg2
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg3
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg4
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg5
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg6
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|reg_8_bit:inst21|register:reg7
IN => my_dff.DATAIN
LOAD => my_dff.ENA
CLK => my_dff.CLK
OUT <= my_dff.DB_MAX_OUTPUT_PORT_TYPE
PRESET_N => my_dff.PRESET
CLEAR_N => my_dff.ACLR


|FinalProject|DMEM:inst2|BUSMUX:inst13
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst13|lpm_mux:$00000
data[0][0] => mux_erc:auto_generated.data[0]
data[0][1] => mux_erc:auto_generated.data[1]
data[0][2] => mux_erc:auto_generated.data[2]
data[0][3] => mux_erc:auto_generated.data[3]
data[0][4] => mux_erc:auto_generated.data[4]
data[0][5] => mux_erc:auto_generated.data[5]
data[0][6] => mux_erc:auto_generated.data[6]
data[0][7] => mux_erc:auto_generated.data[7]
data[1][0] => mux_erc:auto_generated.data[8]
data[1][1] => mux_erc:auto_generated.data[9]
data[1][2] => mux_erc:auto_generated.data[10]
data[1][3] => mux_erc:auto_generated.data[11]
data[1][4] => mux_erc:auto_generated.data[12]
data[1][5] => mux_erc:auto_generated.data[13]
data[1][6] => mux_erc:auto_generated.data[14]
data[1][7] => mux_erc:auto_generated.data[15]
sel[0] => mux_erc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_erc:auto_generated.result[0]
result[1] <= mux_erc:auto_generated.result[1]
result[2] <= mux_erc:auto_generated.result[2]
result[3] <= mux_erc:auto_generated.result[3]
result[4] <= mux_erc:auto_generated.result[4]
result[5] <= mux_erc:auto_generated.result[5]
result[6] <= mux_erc:auto_generated.result[6]
result[7] <= mux_erc:auto_generated.result[7]


|FinalProject|DMEM:inst2|BUSMUX:inst13|lpm_mux:$00000|mux_erc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|DMEM:inst2|busmux_8_to_1:inst25
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
W0[0] => F.DATAA
W0[1] => F.DATAA
W0[2] => F.DATAA
W0[3] => F.DATAA
W0[4] => F.DATAA
W0[5] => F.DATAA
W0[6] => F.DATAA
W0[7] => F.DATAA
W1[0] => F.DATAB
W1[1] => F.DATAB
W1[2] => F.DATAB
W1[3] => F.DATAB
W1[4] => F.DATAB
W1[5] => F.DATAB
W1[6] => F.DATAB
W1[7] => F.DATAB
W2[0] => F.DATAA
W2[1] => F.DATAA
W2[2] => F.DATAA
W2[3] => F.DATAA
W2[4] => F.DATAA
W2[5] => F.DATAA
W2[6] => F.DATAA
W2[7] => F.DATAA
W3[0] => F.DATAB
W3[1] => F.DATAB
W3[2] => F.DATAB
W3[3] => F.DATAB
W3[4] => F.DATAB
W3[5] => F.DATAB
W3[6] => F.DATAB
W3[7] => F.DATAB
W4[0] => F.DATAA
W4[1] => F.DATAA
W4[2] => F.DATAA
W4[3] => F.DATAA
W4[4] => F.DATAA
W4[5] => F.DATAA
W4[6] => F.DATAA
W4[7] => F.DATAA
W5[0] => F.DATAB
W5[1] => F.DATAB
W5[2] => F.DATAB
W5[3] => F.DATAB
W5[4] => F.DATAB
W5[5] => F.DATAB
W5[6] => F.DATAB
W5[7] => F.DATAB
W6[0] => F.DATAA
W6[1] => F.DATAA
W6[2] => F.DATAA
W6[3] => F.DATAA
W6[4] => F.DATAA
W6[5] => F.DATAA
W6[6] => F.DATAA
W6[7] => F.DATAA
W7[0] => F.DATAB
W7[1] => F.DATAB
W7[2] => F.DATAB
W7[3] => F.DATAB
W7[4] => F.DATAB
W7[5] => F.DATAB
W7[6] => F.DATAB
W7[7] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|BUSMUX:WRDMEM
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]


|FinalProject|BUSMUX:WRDMEM|lpm_mux:$00000
data[0][0] => mux_9rc:auto_generated.data[0]
data[0][1] => mux_9rc:auto_generated.data[1]
data[0][2] => mux_9rc:auto_generated.data[2]
data[1][0] => mux_9rc:auto_generated.data[3]
data[1][1] => mux_9rc:auto_generated.data[4]
data[1][2] => mux_9rc:auto_generated.data[5]
sel[0] => mux_9rc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9rc:auto_generated.result[0]
result[1] <= mux_9rc:auto_generated.result[1]
result[2] <= mux_9rc:auto_generated.result[2]


|FinalProject|BUSMUX:WRDMEM|lpm_mux:$00000|mux_9rc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[0].IN1
data[4] => result_node[1].IN1
data[5] => result_node[2].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|FinalProject|busmux_4_to_1:SALU
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst10
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst11
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst6
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|busmux_4_to_1:inst1
In1[0] => Mux7.IN0
In1[1] => Mux6.IN0
In1[2] => Mux5.IN0
In1[3] => Mux4.IN0
In1[4] => Mux3.IN0
In1[5] => Mux2.IN0
In1[6] => Mux1.IN0
In1[7] => Mux0.IN0
In2[0] => Mux7.IN1
In2[1] => Mux6.IN1
In2[2] => Mux5.IN1
In2[3] => Mux4.IN1
In2[4] => Mux3.IN1
In2[5] => Mux2.IN1
In2[6] => Mux1.IN1
In2[7] => Mux0.IN1
In3[0] => Mux7.IN2
In3[1] => Mux6.IN2
In3[2] => Mux5.IN2
In3[3] => Mux4.IN2
In3[4] => Mux3.IN2
In3[5] => Mux2.IN2
In3[6] => Mux1.IN2
In3[7] => Mux0.IN2
In4[0] => Mux7.IN3
In4[1] => Mux6.IN3
In4[2] => Mux5.IN3
In4[3] => Mux4.IN3
In4[4] => Mux3.IN3
In4[5] => Mux2.IN3
In4[6] => Mux1.IN3
In4[7] => Mux0.IN3
s1 => Mux0.IN4
s1 => Mux1.IN4
s1 => Mux2.IN4
s1 => Mux3.IN4
s1 => Mux4.IN4
s1 => Mux5.IN4
s1 => Mux6.IN4
s1 => Mux7.IN4
s0 => Mux0.IN5
s0 => Mux1.IN5
s0 => Mux2.IN5
s0 => Mux3.IN5
s0 => Mux4.IN5
s0 => Mux5.IN5
s0 => Mux6.IN5
s0 => Mux7.IN5
Out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst8
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst14
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|busmux_8_to_1:inst22
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
W0[0] => F.DATAA
W0[1] => F.DATAA
W0[2] => F.DATAA
W0[3] => F.DATAA
W0[4] => F.DATAA
W0[5] => F.DATAA
W0[6] => F.DATAA
W0[7] => F.DATAA
W1[0] => F.DATAB
W1[1] => F.DATAB
W1[2] => F.DATAB
W1[3] => F.DATAB
W1[4] => F.DATAB
W1[5] => F.DATAB
W1[6] => F.DATAB
W1[7] => F.DATAB
W2[0] => F.DATAA
W2[1] => F.DATAA
W2[2] => F.DATAA
W2[3] => F.DATAA
W2[4] => F.DATAA
W2[5] => F.DATAA
W2[6] => F.DATAA
W2[7] => F.DATAA
W3[0] => F.DATAB
W3[1] => F.DATAB
W3[2] => F.DATAB
W3[3] => F.DATAB
W3[4] => F.DATAB
W3[5] => F.DATAB
W3[6] => F.DATAB
W3[7] => F.DATAB
W4[0] => F.DATAA
W4[1] => F.DATAA
W4[2] => F.DATAA
W4[3] => F.DATAA
W4[4] => F.DATAA
W4[5] => F.DATAA
W4[6] => F.DATAA
W4[7] => F.DATAA
W5[0] => F.DATAB
W5[1] => F.DATAB
W5[2] => F.DATAB
W5[3] => F.DATAB
W5[4] => F.DATAB
W5[5] => F.DATAB
W5[6] => F.DATAB
W5[7] => F.DATAB
W6[0] => F.DATAA
W6[1] => F.DATAA
W6[2] => F.DATAA
W6[3] => F.DATAA
W6[4] => F.DATAA
W6[5] => F.DATAA
W6[6] => F.DATAA
W6[7] => F.DATAA
W7[0] => F.DATAB
W7[1] => F.DATAB
W7[2] => F.DATAB
W7[3] => F.DATAB
W7[4] => F.DATAB
W7[5] => F.DATAB
W7[6] => F.DATAB
W7[7] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst15
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst16
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|busmux_8_to_1:inst13
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[0] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[1] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
S[2] => F.OUTPUTSELECT
W0[0] => F.DATAA
W0[1] => F.DATAA
W0[2] => F.DATAA
W0[3] => F.DATAA
W0[4] => F.DATAA
W0[5] => F.DATAA
W0[6] => F.DATAA
W0[7] => F.DATAA
W1[0] => F.DATAB
W1[1] => F.DATAB
W1[2] => F.DATAB
W1[3] => F.DATAB
W1[4] => F.DATAB
W1[5] => F.DATAB
W1[6] => F.DATAB
W1[7] => F.DATAB
W2[0] => F.DATAA
W2[1] => F.DATAA
W2[2] => F.DATAA
W2[3] => F.DATAA
W2[4] => F.DATAA
W2[5] => F.DATAA
W2[6] => F.DATAA
W2[7] => F.DATAA
W3[0] => F.DATAB
W3[1] => F.DATAB
W3[2] => F.DATAB
W3[3] => F.DATAB
W3[4] => F.DATAB
W3[5] => F.DATAB
W3[6] => F.DATAB
W3[7] => F.DATAB
W4[0] => F.DATAA
W4[1] => F.DATAA
W4[2] => F.DATAA
W4[3] => F.DATAA
W4[4] => F.DATAA
W4[5] => F.DATAA
W4[6] => F.DATAA
W4[7] => F.DATAA
W5[0] => F.DATAB
W5[1] => F.DATAB
W5[2] => F.DATAB
W5[3] => F.DATAB
W5[4] => F.DATAB
W5[5] => F.DATAB
W5[6] => F.DATAB
W5[7] => F.DATAB
W6[0] => F.DATAA
W6[1] => F.DATAA
W6[2] => F.DATAA
W6[3] => F.DATAA
W6[4] => F.DATAA
W6[5] => F.DATAA
W6[6] => F.DATAA
W6[7] => F.DATAA
W7[0] => F.DATAB
W7[1] => F.DATAB
W7[2] => F.DATAB
W7[3] => F.DATAB
W7[4] => F.DATAB
W7[5] => F.DATAB
W7[6] => F.DATAB
W7[7] => F.DATAB
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|seven_seg_decoder:inst17
X3 => Decoder0.IN0
X2 => Decoder0.IN1
X1 => Decoder0.IN2
X0 => Decoder0.IN3
A <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
B <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
C <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
D <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
E <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
F <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
G <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|LCD:inst29
CLOCK_50 => CLOCK_50.IN2
SW[0] => hex[0].IN1
SW[1] => hex[1].IN1
SW[2] => hex[2].IN1
SW[3] => hex[3].IN1
SW[4] => hex[4].IN1
SW[5] => hex[5].IN1
SW[6] => hex[6].IN1
SW[7] => hex[7].IN1
LCD_ON <= <VCC>
LCD_RW <= LCD_Display:u1.LCD_RW
LCD_EN <= LCD_Display:u1.LCD_E
LCD_RS <= LCD_Display:u1.LCD_RS
LCD_DATA[0] <> LCD_Display:u1.DATA_BUS
LCD_DATA[1] <> LCD_Display:u1.DATA_BUS
LCD_DATA[2] <> LCD_Display:u1.DATA_BUS
LCD_DATA[3] <> LCD_Display:u1.DATA_BUS
LCD_DATA[4] <> LCD_Display:u1.DATA_BUS
LCD_DATA[5] <> LCD_Display:u1.DATA_BUS
LCD_DATA[6] <> LCD_Display:u1.DATA_BUS
LCD_DATA[7] <> LCD_Display:u1.DATA_BUS


|FinalProject|LCD:inst29|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FinalProject|LCD:inst29|LCD_Display:u1
iCLK_50MHZ => CLK_400HZ.CLK
iCLK_50MHZ => CLK_COUNT_400HZ[0].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[1].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[2].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[3].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[4].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[5].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[6].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[7].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[8].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[9].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[10].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[11].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[12].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[13].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[14].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[15].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[16].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[17].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[18].CLK
iCLK_50MHZ => CLK_COUNT_400HZ[19].CLK
iRST_N => CHAR_COUNT[0].OUTPUTSELECT
iRST_N => CHAR_COUNT[1].OUTPUTSELECT
iRST_N => CHAR_COUNT[2].OUTPUTSELECT
iRST_N => CHAR_COUNT[3].OUTPUTSELECT
iRST_N => CHAR_COUNT[4].OUTPUTSELECT
iRST_N => next_command.DISPLAY_CLEAR.OUTPUTSELECT
iRST_N => next_command.DISPLAY_OFF.OUTPUTSELECT
iRST_N => next_command.RESET3.OUTPUTSELECT
iRST_N => next_command.RESET2.OUTPUTSELECT
iRST_N => next_command.RETURN_HOME.OUTPUTSELECT
iRST_N => next_command.LINE2.OUTPUTSELECT
iRST_N => next_command.Print_String.OUTPUTSELECT
iRST_N => next_command.MODE_SET.OUTPUTSELECT
iRST_N => next_command.DISPLAY_ON.OUTPUTSELECT
iRST_N => next_command.FUNC_SET.OUTPUTSELECT
iRST_N => CLK_400HZ.ACLR
iRST_N => CLK_COUNT_400HZ[0].ACLR
iRST_N => CLK_COUNT_400HZ[1].ACLR
iRST_N => CLK_COUNT_400HZ[2].ACLR
iRST_N => CLK_COUNT_400HZ[3].ACLR
iRST_N => CLK_COUNT_400HZ[4].ACLR
iRST_N => CLK_COUNT_400HZ[5].ACLR
iRST_N => CLK_COUNT_400HZ[6].ACLR
iRST_N => CLK_COUNT_400HZ[7].ACLR
iRST_N => CLK_COUNT_400HZ[8].ACLR
iRST_N => CLK_COUNT_400HZ[9].ACLR
iRST_N => CLK_COUNT_400HZ[10].ACLR
iRST_N => CLK_COUNT_400HZ[11].ACLR
iRST_N => CLK_COUNT_400HZ[12].ACLR
iRST_N => CLK_COUNT_400HZ[13].ACLR
iRST_N => CLK_COUNT_400HZ[14].ACLR
iRST_N => CLK_COUNT_400HZ[15].ACLR
iRST_N => CLK_COUNT_400HZ[16].ACLR
iRST_N => CLK_COUNT_400HZ[17].ACLR
iRST_N => CLK_COUNT_400HZ[18].ACLR
iRST_N => CLK_COUNT_400HZ[19].ACLR
iRST_N => state~13.DATAIN
iRST_N => LCD_E~reg0.ENA
iRST_N => LCD_RS~reg0.ENA
iRST_N => LCD_RW_INT.ENA
iRST_N => DATA_BUS_VALUE[7].ENA
iRST_N => DATA_BUS_VALUE[6].ENA
iRST_N => DATA_BUS_VALUE[5].ENA
iRST_N => DATA_BUS_VALUE[4].ENA
iRST_N => DATA_BUS_VALUE[3].ENA
iRST_N => DATA_BUS_VALUE[2].ENA
iRST_N => DATA_BUS_VALUE[1].ENA
iRST_N => DATA_BUS_VALUE[0].ENA
hex[0] => hex[0].IN1
hex[1] => hex[1].IN1
hex[2] => hex[2].IN1
hex[3] => hex[3].IN1
hex[4] => hex[4].IN1
hex[5] => hex[5].IN1
hex[6] => hex[6].IN1
hex[7] => hex[7].IN1
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW_INT.DB_MAX_OUTPUT_PORT_TYPE
DATA_BUS[0] <> DATA_BUS[0]
DATA_BUS[1] <> DATA_BUS[1]
DATA_BUS[2] <> DATA_BUS[2]
DATA_BUS[3] <> DATA_BUS[3]
DATA_BUS[4] <> DATA_BUS[4]
DATA_BUS[5] <> DATA_BUS[5]
DATA_BUS[6] <> DATA_BUS[6]
DATA_BUS[7] <> DATA_BUS[7]


|FinalProject|LCD:inst29|LCD_Display:u1|BCD_7_bit:bcd1
hex[0] => x[0].DATAA
hex[0] => Add0.IN16
hex[1] => x[1].DATAA
hex[1] => Add0.IN15
hex[2] => x[2].DATAA
hex[2] => Add0.IN14
hex[3] => x[3].DATAA
hex[3] => Add0.IN13
hex[4] => x[4].DATAA
hex[4] => Add0.IN12
hex[5] => x[5].DATAA
hex[5] => Add0.IN11
hex[6] => x[6].DATAA
hex[6] => Add0.IN10
hex[7] => Decoder0.IN0
hex[7] => Add0.IN9
hex3[0] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= hex3.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= <VCC>
hex3[6] <= <GND>
hex3[7] <= <GND>
hex2[0] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= hex2.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= <VCC>
hex2[6] <= <GND>
hex2[7] <= <GND>
hex1[0] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= <VCC>
hex1[6] <= <GND>
hex1[7] <= <GND>
hex0[0] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= <VCC>
hex0[6] <= <GND>
hex0[7] <= <GND>


|FinalProject|LCD:inst29|LCD_Display:u1|LCD_display_string:u1
index[0] => Mux0.IN32
index[0] => Mux1.IN32
index[0] => Mux2.IN32
index[0] => Mux3.IN32
index[0] => Mux4.IN32
index[0] => Mux5.IN32
index[0] => Mux6.IN32
index[0] => Mux7.IN32
index[1] => Mux0.IN31
index[1] => Mux1.IN31
index[1] => Mux2.IN31
index[1] => Mux3.IN31
index[1] => Mux4.IN31
index[1] => Mux5.IN31
index[1] => Mux6.IN31
index[1] => Mux7.IN31
index[2] => Mux0.IN30
index[2] => Mux1.IN30
index[2] => Mux2.IN30
index[2] => Mux3.IN30
index[2] => Mux4.IN30
index[2] => Mux5.IN30
index[2] => Mux6.IN30
index[2] => Mux7.IN30
index[3] => Mux0.IN29
index[3] => Mux1.IN29
index[3] => Mux2.IN29
index[3] => Mux3.IN29
index[3] => Mux4.IN29
index[3] => Mux5.IN29
index[3] => Mux6.IN29
index[3] => Mux7.IN29
index[4] => Mux0.IN28
index[4] => Mux1.IN28
index[4] => Mux2.IN28
index[4] => Mux3.IN28
index[4] => Mux4.IN28
index[4] => Mux5.IN28
index[4] => Mux6.IN28
index[4] => Mux7.IN28
out[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] => Mux7.IN36
hex0[1] => Mux6.IN36
hex0[2] => Mux5.IN36
hex0[3] => Mux4.IN36
hex0[4] => Mux3.IN36
hex0[5] => Mux2.IN36
hex0[6] => Mux1.IN36
hex0[7] => Mux0.IN36
hex1[0] => Mux7.IN35
hex1[1] => Mux6.IN35
hex1[2] => Mux5.IN35
hex1[3] => Mux4.IN35
hex1[4] => Mux3.IN35
hex1[5] => Mux2.IN35
hex1[6] => Mux1.IN35
hex1[7] => Mux0.IN35
hex2[0] => Mux7.IN34
hex2[1] => Mux6.IN34
hex2[2] => Mux5.IN34
hex2[3] => Mux4.IN34
hex2[4] => Mux3.IN34
hex2[5] => Mux2.IN34
hex2[6] => Mux1.IN34
hex2[7] => Mux0.IN34
hex3[0] => Mux7.IN33
hex3[1] => Mux6.IN33
hex3[2] => Mux5.IN33
hex3[3] => Mux4.IN33
hex3[4] => Mux3.IN33
hex3[5] => Mux2.IN33
hex3[6] => Mux1.IN33
hex3[7] => Mux0.IN33


