module main(input logic X,Z,R,
				output logic U);
		assign X = U;

endmodule
