Shabbir Batterywala , Narendra Shenoy , William Nicholls , Hai Zhou, Track assignment: a desirable intermediate step between global routing and detailed routing, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.59-66, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774581]
Chin-Chih Chang , J. J.S. Cong, An efficient approach to multilayer layer assignment with an application to via minimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.5, p.608-620, November 2006[doi>10.1109/43.759077]
Chin-Chih Chang , J. Cong, Pseudopin assignment with crosstalk noise control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.5, p.598-611, November 2006[doi>10.1109/43.920686]
Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th Annual Design Automation Conference, p.458-463, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337541]
Cho, J. D., Raje, S., Sarrafzadeh, M., Sriram, M., and Kang, S. M. 1993. Crosstalk-minimum layer assignment. In Proceedings of the Custom Integrated Circuits Conference. 29.7.1--29.7.4.
J. Cong , Jie Fang , Kei-Yong Khoo, DUNE-a multilayer gridless routing system, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.5, p.633-647, November 2006[doi>10.1109/43.920694]
Dion, J. and Monier, L. M. 1995. Contour: A tile-based gridless router. Western Research Laboratory Res. rep. 95/3.
Tong Gao , C. L. Liu, Minimum crosstalk channel routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.5, p.465-474, November 2006[doi>10.1109/43.506134]
Pei-Ning Guo , T. Takahashi , Chung-Kuan Cheng , T. Yoshimura, Floorplanning using a tree representation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.2, p.281-289, November 2006[doi>10.1109/43.908471]
He, L. and Xu, M. 1999. Modeling and layout optimization for on-chip inductive coupling. Tech. rep. ECE-00-1. University of Wiscons in at Madison.
Tsung-Yi Ho , Yao-Wen Chang , Sao-Jie Chen , Der-Tsai Lee, Crosstalk- and performance-driven multilevel full-chip routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.869-878, November 2006[doi>10.1109/TCAD.2005.847902]
Wen-Chung Kao , Tai-Ming Parng, Cross point assignment with global rerouting for general-architecture designs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.337-348, November 2006[doi>10.1109/43.365124]
Ryan Kastner , Elaheh Bozorgzadeh , Majid Sarrafzadeh, Predictable routing, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Kuo, Y. S., Chern, T. C., and Shih, W. K. 1988. Fast algorithm for optimal layer assignment. In Proceedings of the 25th ACM/IEEE Conference on Design Automation, 554--559.
Y. -L. Li , Hsin-Yu Chen , Chih-Ta Lin, NEMO: A New Implicit-Connection-Graph-Based Gridless Router With Multilayer Planes and Pseudo Tile Propagation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.705-718, April 2007[doi>10.1109/TCAD.2007.891381]
Margarino, A., Romano, A., Gloria, A. De, Curatelli, F., and Antognetti, P. 1987. A tile-expansion router. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 6, 507--517.
Min Pan , Chris Chu, FastRoute: a step to integrate global routing into placement, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233596]
Sadiq M. Sait , Habib Youssef, VISI Physical Design Automation: Theory and Practice, McGraw-Hill, Inc., New York, NY, 1994
S. S. Sapatnekar, A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.5, p.550-559, November 2006[doi>10.1109/43.845079]
Shi, C. J. R. 1997. Solving constrained via minimization by compact linear programming. In Proceedings of the Asia and South Pacific Design Automation Conference. 635--640.
Hsiao-Ping Tseng , L. Scheffer , C. Sechen, Timing- and crosstalk-driven area routing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.4, p.528-544, November 2006[doi>10.1109/43.918211]
Shang-Wei Tu , Wen-Zen Shen , Yao-Wen Chang , Tai-Chen Chen , Jing-Yang Jou, Inductance Modeling for On-Chip Interconnects, Analog Integrated Circuits and Signal Processing, v.35 n.1, p.65-78, April 2003[doi>10.1023/A:1023425621006]
A. Vittal , M. Marek-Sadowska, Crosstalk reduction for VLSI, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.290-298, November 2006[doi>10.1109/43.594834]
Di Wu , Jiang Hu , Min Zhao , Rabi Mahapatra, Timing driven track routing considering coupling capacitance, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120929]
Tianxiong Xue , Ernest S. Kuh , Dongsheng Wang, Post global routing crosstalk risk estimation and reduction, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.302-309, November 10-14, 1996, San Jose, California, USA
Hai Zhou , D. F. Wong, Global routing with crosstalk constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.11, p.1683-1688, November 2006[doi>10.1109/43.806813]
