[
  {
    "path": ".clang-format",
    "mode": "100644",
    "type": "blob",
    "sha": "aeb6bf80105c6e6ff02912172f6a1f0984d60ed5",
    "size": 296,
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/blobs/aeb6bf80105c6e6ff02912172f6a1f0984d60ed5"
  },
  {
    "path": ".clang-tidy",
    "mode": "100644",
    "type": "blob",
    "sha": "ae0153a395de1a058a4c7ff2d79b29866e61a96c",
    "size": 4608,
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/blobs/ae0153a395de1a058a4c7ff2d79b29866e61a96c"
  },
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "b8ef98c087aaf170e530e947efb7324104eae285",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/b8ef98c087aaf170e530e947efb7324104eae285"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "76032539b54d59c77020c0955537bd0eb09ca73b",
    "size": 152,
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/blobs/76032539b54d59c77020c0955537bd0eb09ca73b"
  },
  {
    "path": ".gitmodules",
    "mode": "100644",
    "type": "blob",
    "sha": "0af5ed4420b564f2787664c56d72a99aed0bc4c2",
    "size": 1029,
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/blobs/0af5ed4420b564f2787664c56d72a99aed0bc4c2"
  },
  {
    "path": "CMakeLists.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "b817c8789734195599be70f1cda5ebbad4411ed6",
    "size": 3045,
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/blobs/b817c8789734195599be70f1cda5ebbad4411ed6"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "3a1de0dade89e36e0f8b6eceaf51d7f7a9bdf04e",
    "size": 1847,
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/blobs/3a1de0dade89e36e0f8b6eceaf51d7f7a9bdf04e"
  },
  {
    "path": "artifact",
    "mode": "040000",
    "type": "tree",
    "sha": "2287d76b22098294b6fd028214017becdc6011a6",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/2287d76b22098294b6fd028214017becdc6011a6"
  },
  {
    "path": "fpga",
    "mode": "040000",
    "type": "tree",
    "sha": "1d66f679e3b6f2df88c2b6295d489346038b4675",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/1d66f679e3b6f2df88c2b6295d489346038b4675"
  },
  {
    "path": "include",
    "mode": "040000",
    "type": "tree",
    "sha": "10f908938846ccc13e052b8a40882c2b7a00409e",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/10f908938846ccc13e052b8a40882c2b7a00409e"
  },
  {
    "path": "lib",
    "mode": "040000",
    "type": "tree",
    "sha": "a5ce78f001fef64d83bf8b6acbfe76c0e3fef105",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/a5ce78f001fef64d83bf8b6acbfe76c0e3fef105"
  },
  {
    "path": "microbench",
    "mode": "040000",
    "type": "tree",
    "sha": "92ada75d2890bad793ca158e76cc359faaa48eb2",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/92ada75d2890bad793ca158e76cc359faaa48eb2"
  },
  {
    "path": "script",
    "mode": "040000",
    "type": "tree",
    "sha": "223fbc7161d95e7e85fb8ab27ba1f989ae25cb19",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/223fbc7161d95e7e85fb8ab27ba1f989ae25cb19"
  },
  {
    "path": "src",
    "mode": "040000",
    "type": "tree",
    "sha": "1f62d54c4847e18e384762c60b5a53f7fb374dbf",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/1f62d54c4847e18e384762c60b5a53f7fb374dbf"
  },
  {
    "path": "use_cases",
    "mode": "040000",
    "type": "tree",
    "sha": "14b2f1202109c284d0604888b392890600003566",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/14b2f1202109c284d0604888b392890600003566"
  },
  {
    "path": "workloads",
    "mode": "040000",
    "type": "tree",
    "sha": "c07f2396ffd15bd89aa2a7a2d96b27bad8a7eeb8",
    "url": "https://api.github.com/repos/SlugLab/CXLMemSim/git/trees/c07f2396ffd15bd89aa2a7a2d96b27bad8a7eeb8"
  }
]