{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\title{*myHDL* to *PYNQ-Z1/2* Fabric Only Examples}\n",
    "\\author{Steven K Armour}\n",
    "\\maketitle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "These are a rework of the excellent example *ARTY* tutorials by Will Green of [*Time to Explore*](https://timetoexplore.net/). But reworked in python's *myHDL* module to then regenerate Verilog/VHDL code that with the appropriate constraints can be redeployed on the *PYNQ-Z1/2* board using only the programmable logic of its ZYNQ-7000 FPGA. \n",
    "\n",
    "(These examples do not use the FPGA's SoC capability and thus do not use the *PYNQ* (Python Productivity for ZYNQ) SDK wrapper )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "toc": true
   },
   "source": [
    "<h1>Table of Contents<span class=\"tocSkip\"></span></h1>\n",
    "<div class=\"toc\" style=\"margin-top: 1em;\"><ul class=\"toc-item\"><li><span><a href=\"#References\" data-toc-modified-id=\"References-1\"><span class=\"toc-item-num\">1&nbsp;&nbsp;</span>References</a></span></li><li><span><a href=\"#Libraries-and-Helper-functions\" data-toc-modified-id=\"Libraries-and-Helper-functions-2\"><span class=\"toc-item-num\">2&nbsp;&nbsp;</span>Libraries and Helper functions</a></span></li><li><span><a href=\"#How-to-load-the-Verilog-Sources,-Testbench,-and-Constraints-into-Vivado\" data-toc-modified-id=\"How-to-load-the-Verilog-Sources,-Testbench,-and-Constraints-into-Vivado-3\"><span class=\"toc-item-num\">3&nbsp;&nbsp;</span>How to load the Verilog Sources, Testbench, and Constraints into Vivado</a></span></li><li><span><a href=\"#Project-1:-1-Switch-1-LED\" data-toc-modified-id=\"Project-1:-1-Switch-1-LED-4\"><span class=\"toc-item-num\">4&nbsp;&nbsp;</span>Project 1: 1 Switch 1 LED</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Code\" data-toc-modified-id=\"myHDL-Code-4.1\"><span class=\"toc-item-num\">4.1&nbsp;&nbsp;</span>myHDL Code</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-4.2\"><span class=\"toc-item-num\">4.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-4.3\"><span class=\"toc-item-num\">4.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#PYNQ-Z1-Constraints-File\" data-toc-modified-id=\"PYNQ-Z1-Constraints-File-4.4\"><span class=\"toc-item-num\">4.4&nbsp;&nbsp;</span>PYNQ-Z1 Constraints File</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-4.5\"><span class=\"toc-item-num\">4.5&nbsp;&nbsp;</span>Verilog Testbench</a></span></li><li><span><a href=\"#Board-Verification\" data-toc-modified-id=\"Board-Verification-4.6\"><span class=\"toc-item-num\">4.6&nbsp;&nbsp;</span>Board Verification</a></span></li></ul></li><li><span><a href=\"#Project-2:-2-Switches-4-LEDS\" data-toc-modified-id=\"Project-2:-2-Switches-4-LEDS-5\"><span class=\"toc-item-num\">5&nbsp;&nbsp;</span>Project 2: 2 Switches 4 LEDS</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Code\" data-toc-modified-id=\"myHDL-Code-5.1\"><span class=\"toc-item-num\">5.1&nbsp;&nbsp;</span>myHDL Code</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-5.2\"><span class=\"toc-item-num\">5.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-5.3\"><span class=\"toc-item-num\">5.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench-(ToDo)\" data-toc-modified-id=\"Verilog-Testbench-(ToDo)-5.4\"><span class=\"toc-item-num\">5.4&nbsp;&nbsp;</span>Verilog Testbench (ToDo)</a></span></li><li><span><a href=\"#PYNQ-Z1-Constraints-File\" data-toc-modified-id=\"PYNQ-Z1-Constraints-File-5.5\"><span class=\"toc-item-num\">5.5&nbsp;&nbsp;</span>PYNQ-Z1 Constraints File</a></span></li><li><span><a href=\"#Board-Verification\" data-toc-modified-id=\"Board-Verification-5.6\"><span class=\"toc-item-num\">5.6&nbsp;&nbsp;</span>Board Verification</a></span></li></ul></li><li><span><a href=\"#Project-3:-Countdown\" data-toc-modified-id=\"Project-3:-Countdown-6\"><span class=\"toc-item-num\">6&nbsp;&nbsp;</span>Project 3: Countdown</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Code\" data-toc-modified-id=\"myHDL-Code-6.1\"><span class=\"toc-item-num\">6.1&nbsp;&nbsp;</span>myHDL Code</a></span></li><li><span><a href=\"#myHDL-Testing-(Needs-Improvements)\" data-toc-modified-id=\"myHDL-Testing-(Needs-Improvements)-6.2\"><span class=\"toc-item-num\">6.2&nbsp;&nbsp;</span>myHDL Testing (Needs Improvements)</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-6.3\"><span class=\"toc-item-num\">6.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-6.4\"><span class=\"toc-item-num\">6.4&nbsp;&nbsp;</span>Verilog Testbench</a></span><ul class=\"toc-item\"><li><span><a href=\"#Conversion-Issue\" data-toc-modified-id=\"Conversion-Issue-6.4.1\"><span class=\"toc-item-num\">6.4.1&nbsp;&nbsp;</span>Conversion Issue</a></span></li></ul></li><li><span><a href=\"#PYNQ-Z1-Constraints-File\" data-toc-modified-id=\"PYNQ-Z1-Constraints-File-6.5\"><span class=\"toc-item-num\">6.5&nbsp;&nbsp;</span>PYNQ-Z1 Constraints File</a></span></li><li><span><a href=\"#Board-Verification\" data-toc-modified-id=\"Board-Verification-6.6\"><span class=\"toc-item-num\">6.6&nbsp;&nbsp;</span>Board Verification</a></span></li></ul></li><li><span><a href=\"#Project-4:-Basic-Duty-Cycle\" data-toc-modified-id=\"Project-4:-Basic-Duty-Cycle-7\"><span class=\"toc-item-num\">7&nbsp;&nbsp;</span>Project 4: Basic Duty Cycle</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Code\" data-toc-modified-id=\"myHDL-Code-7.1\"><span class=\"toc-item-num\">7.1&nbsp;&nbsp;</span>myHDL Code</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-7.2\"><span class=\"toc-item-num\">7.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-7.3\"><span class=\"toc-item-num\">7.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#PYNQ-Z1-Constraints-File\" data-toc-modified-id=\"PYNQ-Z1-Constraints-File-7.4\"><span class=\"toc-item-num\">7.4&nbsp;&nbsp;</span>PYNQ-Z1 Constraints File</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-7.5\"><span class=\"toc-item-num\">7.5&nbsp;&nbsp;</span>Verilog Testbench</a></span></li><li><span><a href=\"#Board-Verification\" data-toc-modified-id=\"Board-Verification-7.6\"><span class=\"toc-item-num\">7.6&nbsp;&nbsp;</span>Board Verification</a></span></li></ul></li><li><span><a href=\"#Project-5:-Mid-level-pwm-LED\" data-toc-modified-id=\"Project-5:-Mid-level-pwm-LED-8\"><span class=\"toc-item-num\">8&nbsp;&nbsp;</span>Project 5: Mid-level pwm LED</a></span><ul class=\"toc-item\"><li><ul class=\"toc-item\"><li><span><a href=\"#pwm-myHDL-Code\" data-toc-modified-id=\"pwm-myHDL-Code-8.0.1\"><span class=\"toc-item-num\">8.0.1&nbsp;&nbsp;</span>pwm myHDL Code</a></span></li><li><span><a href=\"#pwm-myHDL-Testing\" data-toc-modified-id=\"pwm-myHDL-Testing-8.0.2\"><span class=\"toc-item-num\">8.0.2&nbsp;&nbsp;</span>pwm myHDL Testing</a></span></li><li><span><a href=\"#pwm-Verilog-Code\" data-toc-modified-id=\"pwm-Verilog-Code-8.0.3\"><span class=\"toc-item-num\">8.0.3&nbsp;&nbsp;</span>pwm Verilog Code</a></span></li><li><span><a href=\"#pwm-PYNQ-Z1-Constraints-File\" data-toc-modified-id=\"pwm-PYNQ-Z1-Constraints-File-8.0.4\"><span class=\"toc-item-num\">8.0.4&nbsp;&nbsp;</span>pwm PYNQ-Z1 Constraints File</a></span></li><li><span><a href=\"#pwm-Verilog-Testbench\" data-toc-modified-id=\"pwm-Verilog-Testbench-8.0.5\"><span class=\"toc-item-num\">8.0.5&nbsp;&nbsp;</span>pwm Verilog Testbench</a></span></li></ul></li><li><span><a href=\"#top-myHDL-Code\" data-toc-modified-id=\"top-myHDL-Code-8.1\"><span class=\"toc-item-num\">8.1&nbsp;&nbsp;</span>top myHDL Code</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-8.2\"><span class=\"toc-item-num\">8.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-8.3\"><span class=\"toc-item-num\">8.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#PYNQ-Z1-Constraints-File\" data-toc-modified-id=\"PYNQ-Z1-Constraints-File-8.4\"><span class=\"toc-item-num\">8.4&nbsp;&nbsp;</span>PYNQ-Z1 Constraints File</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-8.5\"><span class=\"toc-item-num\">8.5&nbsp;&nbsp;</span>Verilog Testbench</a></span></li><li><span><a href=\"#Board-Verification\" data-toc-modified-id=\"Board-Verification-8.6\"><span class=\"toc-item-num\">8.6&nbsp;&nbsp;</span>Board Verification</a></span></li></ul></li></ul></div>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# References \n",
    "@misc{green_2017,\n",
    "title={Arty FPGA 01: Hello World with Verilog & Vivado},\n",
    "url={https://timetoexplore.net/blog/arty-fpga-verilog-01},\n",
    "journal={Time to Explore},\n",
    "author={Green, Will},\n",
    "year={2017}\n",
    "},\n",
    "\n",
    "@misc{green_2017,\n",
    "title={Arty FPGA 02: Clocks, Counting, & Colour},\n",
    "url={https://timetoexplore.net/blog/arty-fpga-verilog-02},\n",
    "journal={Time to Explore},\n",
    "author={Green, Will},\n",
    "year={2017}\n",
    "},\n",
    "\n",
    "@book{ogden_2017,\n",
    "place={https://github.com/Xilinx/PYNQ/blob/master/sdbuild/boot_configs/Pynq-Z1-defconfig/constraints.xdc},\n",
    "title={PYNQ/sdbuild/boot_configs/Pynq-Z1-defconfig/constraints.xdc},\n",
    "publisher={PYNQ},\n",
    "author={Ogden, Peter},\n",
    "year={2017}\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Libraries and Helper functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "Software versions": [
        {
         "module": "Python",
         "version": "3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]"
        },
        {
         "module": "IPython",
         "version": "6.2.1"
        },
        {
         "module": "OS",
         "version": "Linux 4.15.0 30 generic x86_64 with debian stretch sid"
        },
        {
         "module": "myhdl",
         "version": "0.10"
        },
        {
         "module": "myhdlpeek",
         "version": "0.0.6"
        },
        {
         "module": "numpy",
         "version": "1.13.3"
        },
        {
         "module": "pandas",
         "version": "0.23.3"
        },
        {
         "module": "matplotlib",
         "version": "2.1.0"
        },
        {
         "module": "sympy",
         "version": "1.1.2.dev"
        }
       ]
      },
      "text/html": [
       "<table><tr><th>Software</th><th>Version</th></tr><tr><td>Python</td><td>3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]</td></tr><tr><td>IPython</td><td>6.2.1</td></tr><tr><td>OS</td><td>Linux 4.15.0 30 generic x86_64 with debian stretch sid</td></tr><tr><td>myhdl</td><td>0.10</td></tr><tr><td>myhdlpeek</td><td>0.0.6</td></tr><tr><td>numpy</td><td>1.13.3</td></tr><tr><td>pandas</td><td>0.23.3</td></tr><tr><td>matplotlib</td><td>2.1.0</td></tr><tr><td>sympy</td><td>1.1.2.dev</td></tr><tr><td colspan='2'>Mon Aug 20 12:42:52 2018 MDT</td></tr></table>"
      ],
      "text/latex": [
       "\\begin{tabular}{|l|l|}\\hline\n",
       "{\\bf Software} & {\\bf Version} \\\\ \\hline\\hline\n",
       "Python & 3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)] \\\\ \\hline\n",
       "IPython & 6.2.1 \\\\ \\hline\n",
       "OS & Linux 4.15.0 30 generic x86\\_64 with debian stretch sid \\\\ \\hline\n",
       "myhdl & 0.10 \\\\ \\hline\n",
       "myhdlpeek & 0.0.6 \\\\ \\hline\n",
       "numpy & 1.13.3 \\\\ \\hline\n",
       "pandas & 0.23.3 \\\\ \\hline\n",
       "matplotlib & 2.1.0 \\\\ \\hline\n",
       "sympy & 1.1.2.dev \\\\ \\hline\n",
       "\\hline \\multicolumn{2}{|l|}{Mon Aug 20 12:42:52 2018 MDT} \\\\ \\hline\n",
       "\\end{tabular}\n"
      ],
      "text/plain": [
       "Software versions\n",
       "Python 3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]\n",
       "IPython 6.2.1\n",
       "OS Linux 4.15.0 30 generic x86_64 with debian stretch sid\n",
       "myhdl 0.10\n",
       "myhdlpeek 0.0.6\n",
       "numpy 1.13.3\n",
       "pandas 0.23.3\n",
       "matplotlib 2.1.0\n",
       "sympy 1.1.2.dev\n",
       "Mon Aug 20 12:42:52 2018 MDT"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#this notebook was written to utlize the `(some) LaTeX environments for Jupyter notebook\n",
    "#` exstantion found here\n",
    "#https://github.com/ProfFan/latex_envs\n",
    "\n",
    "from myhdl import *\n",
    "from myhdlpeek import Peeker\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "\n",
    "from sympy import *\n",
    "init_printing()\n",
    "\n",
    "#https://github.com/jrjohansson/version_information\n",
    "%load_ext version_information\n",
    "%version_information myhdl, myhdlpeek, numpy, pandas, matplotlib, sympy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#helper  functions to read in the .v and .vhd generated files into python\n",
    "def VerilogTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.v', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***Verilog modual from {loc}.v***\\n\\n', VerilogText)\n",
    "    return VerilogText\n",
    "\n",
    "def VHDLTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.vhd', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***VHDL modual from {loc}.vhd***\\n\\n', VerilogText)\n",
    "    return VerilogText"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# How to load the Verilog Sources, Testbench, and Constraints into Vivado\n",
    "This is not a tutorial on the usage of Xilinx's Vivado, for that information see the original source material from **Time to Explore** https://timetoexplore.net/blog/arty-fpga-verilog-01  &  https://timetoexplore.net/blog/arty-fpga-verilog-02 . However, here is some additional information that might prove useful. \n",
    "\n",
    "First, when you run each project in this notebook three Verilog scripts will be generated. Typically the first is `tb_*.v` which is generated by the internal *myHDL* simulator. DO NOT LOAD THESE INTO VIVADO. The second script is the actual Verilog/VHDL code that is loaded into sources. A showing of which is rendered below the cells titled **Verilog Code**, if you wish to use VHDL instead of Verilog please see the *myHDL* documentation on how to convert to VHDL from myHDL. The Third file is the testbench that is made to run in Verilog (I have only ever generated Verilog Testbench so conversion to VHDL is at your own risk) the file name is `*_TBV.v` these should be sourced under simulation sources in Vivado. The constraint files `*.xdc` should be sourced as constraint sources. Finally when running each project in Vivado you will need to go under the sources tab and right click on the source and simulation source files and set them to **Top** and in the constraints section I would right click and disable any constraint sources that are not the appropriate constraint source for the selected **Top** modules. Finlay whenever the notebook/notebook cells that generate Verilog/VHDL code run they will rewrite the target file. This means that Vivado will see a change in the source and will then ask you to refresh the project. If you are past the Simulation Stage you will want to avoid doing this as it will be time-consuming.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 1: 1 Switch 1 LED\n",
    "From https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
    "creates a simple single switch controlled LED"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def S0L0(sw, clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world of one switch controlling one LED based on\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
    "        switchs and 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        sw(2bitVec):switch input from PYNQ-Z1/2 (ect.)\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
    "        \n",
    "    \"\"\"\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        if sw[0]==0:\n",
    "            led.next[0]=True\n",
    "        else:\n",
    "            led.next[0]=False\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "sw=Signal(intbv(0)[2:]); Peeker(sw, 'sw')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "np.random.seed(18)\n",
    "swTVals=[int(i) for i in np.random.randint(0,2, 10)]\n",
    "\n",
    "DUT=S0L0(sw, clk, led)\n",
    "\n",
    "def S0L0_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `S0L0`\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(10):\n",
    "            sw.next[0]=swTVals[i]\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, S0L0_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==.=.=.=.=.=.=.....\", \"data\": [\"0\", \"1\", \"0\", \"1\", \"0\", \"1\", \"0\", \"1\"]}, {\"name\": \"sw\", \"wave\": \"==.=.=.=.=.=.......\", \"data\": [\"0\", \"1\", \"0\", \"1\", \"0\", \"1\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clk</th>\n",
       "      <th>led</th>\n",
       "      <th>sw</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   clk  led  sw\n",
       "0    1    1   1\n",
       "1    1    0   0\n",
       "2    1    1   1\n",
       "3    1    0   0\n",
       "4    1    1   1\n",
       "5    1    0   0\n",
       "6    1    1   0\n",
       "7    1    1   0\n",
       "8    1    1   0"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "S0L0Data=Peeker.to_dataframe()\n",
    "S0L0Data=S0L0Data[S0L0Data['clk']==1]\n",
    "S0L0Data.reset_index(drop=True, inplace=True)\n",
    "S0L0Data"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from S0L0.v***\n",
      "\n",
      " // File: S0L0.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:43:02 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module S0L0 (\n",
      "    sw,\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world of one switch controlling one LED based on\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
      "//     switchs and 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     sw(2bitVec):switch input from PYNQ-Z1/2 (ect.)\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
      "//     \n",
      "\n",
      "input [1:0] sw;\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: S0L0_LOGIC\n",
      "    if ((sw[0] == 0)) begin\n",
      "        led[0] <= 1'b1;\n",
      "    end\n",
      "    else begin\n",
      "        led[0] <= 1'b0;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('S0L0');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S0L0_RTL.png}}\n",
    "\\caption{\\label{fig:S0L0RTL} S0L0 RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S0L0_SYN.png}}\n",
    "\\caption{\\label{fig:S0L0SYN} S0L0 Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S0L0_SYN.png}}\n",
    "\\caption{\\label{fig:S0L0SYN} S0L0 Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "Below is what is found in file `constrs_S0L0.xdc`\n",
    "\n",
    "Notice that the original port names found in the PYNQ-Z1 Constraints file have been changed to the port names in the module `S0L0`"
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Board Constraints for S0L0.v\n",
    "## Based on https://github.com/Xilinx/PYNQ/blob/master/sdbuild/boot_configs/Pynq-Z1-defconfig/constraints.xdc\n",
    "\n",
    "## Clock signal 125 MHz\n",
    "\n",
    "set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MRCC_35 Sch=clk\n",
    "create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { clk }];\n",
    "\n",
    "## Switches\n",
    "set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports {sw[0]}]\n",
    "set_property -dict {PACKAGE_PIN M19 IOSTANDARD LVCMOS33} [get_ports {sw[1]}]\n",
    "\n",
    "\n",
    "##LEDs\n",
    "set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {led[0]}]\n",
    "set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {led[1]}]\n",
    "set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {led[2]}]\n",
    "set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {led[3]}]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "swTest: [0, 1, 0, 1, 0, 1, 0, 0, 0, 0], 150, [0, 1, 0, 1, 0, 1, 0, 0, 0, 0]\n"
     ]
    }
   ],
   "source": [
    "swTVal=intbv(int(''.join([str(i) for i in swTVals]), 2))[len(swTVals):]\n",
    "print(f'swTest: {swTVals}, {swTVal}, {[int(i) for i in swTVal]}')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from S0L0_TBV.v***\n",
      "\n",
      " // File: S0L0_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:43:47 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module S0L0_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `S0L0`\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg [1:0] sw = 0;\n",
      "reg [3:0] led = 0;\n",
      "wire [9:0] swTVals;\n",
      "\n",
      "assign swTVals = 10'd336;\n",
      "\n",
      "\n",
      "always @(led, sw, clk) begin: S0L0_TBV_PRINT_DATA\n",
      "    $write(\"%h\", sw);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", led);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: S0L0_TBV_S0L00_0_LOGIC\n",
      "    if ((sw[0] == 0)) begin\n",
      "        led[0] <= 1'b1;\n",
      "    end\n",
      "    else begin\n",
      "        led[0] <= 1'b0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: S0L0_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: S0L0_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<10; i=i+1) begin\n",
      "        sw[0] <= swTVals[i];\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: swTVals\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def S0L0_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `S0L0`\n",
    "    \"\"\"\n",
    "    clk=Signal(bool(0))\n",
    "    sw=Signal(intbv(0)[2:])\n",
    "    led=Signal(intbv(0)[4:])\n",
    "    \n",
    "    #test stimuli\n",
    "    swTVals=Signal(swTVal)\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(sw, clk, led)\n",
    "\n",
    "\n",
    "    DUT=S0L0(sw, clk, led)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(10):\n",
    "            sw.next[0]=swTVals[i]\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "TB=S0L0_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('S0L0_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification\n",
    "https://www.youtube.com/watch?v=ru7ih-1iTyc"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 2: 2 Switches 4 LEDS\n",
    "From https://timetoexplore.net/blog/arty-fpga-verilog-01 uses both Switches on the PYNQ-Z1 to control that on/off states of the four leds on the PYNQ-Z1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def S2L4(sw, clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world of two switchs controlling four LEDs based on\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
    "        switchs and 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        sw(2bitVec):switch input from PYNQ-Z1/2 (ect.)\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
    "        \n",
    "    \"\"\"\n",
    "        \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        if sw[0]==0:\n",
    "            led.next[2:]=0\n",
    "        else:\n",
    "            led.next[2:]=3\n",
    "            \n",
    "        if sw[1]==0:\n",
    "            led.next[4:2]=0\n",
    "        else:\n",
    "            led.next[4:2]=3\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "scrolled": false
   },
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "sw=Signal(intbv(0)[2:]); Peeker(sw, 'sw')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "np.random.seed(18)\n",
    "swTVals=[int(i) for i in np.random.randint(0,4, 10)]\n",
    "\n",
    "DUT=S2L4(sw, clk, led)\n",
    "\n",
    "def S2L4_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `S2L4`\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(10):\n",
    "            sw.next=swTVals[i]\n",
    "            yield clk.posedge\n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, S2L4_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==.=.=.=.=.=.=.....\", \"data\": [\"0\", \"c\", \"f\", \"0\", \"3\", \"c\", \"3\", \"c\"]}, {\"name\": \"sw\", \"wave\": \"==.=.=.=.=.=.....=.\", \"data\": [\"2\", \"3\", \"0\", \"1\", \"2\", \"1\", \"2\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>clk</th>\n",
       "      <th>led</th>\n",
       "      <th>sw</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "   clk  led  sw\n",
       "0    1   12   3\n",
       "1    1   15   0\n",
       "2    1    0   1\n",
       "3    1    3   2\n",
       "4    1   12   1\n",
       "5    1    3   2\n",
       "6    1   12   2\n",
       "7    1   12   2\n",
       "8    1   12   0"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "S2L4Data=Peeker.to_dataframe()\n",
    "S2L4Data=S2L4Data[S2L4Data['clk']==1]\n",
    "S2L4Data.reset_index(drop=True, inplace=True)\n",
    "S2L4Data"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from S2L4.v***\n",
      "\n",
      " // File: S2L4.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:43:56 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module S2L4 (\n",
      "    sw,\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world of two switchs controlling four LEDs based on\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-01\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
      "//     switchs and 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     sw(2bitVec):switch input from PYNQ-Z1/2 (ect.)\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
      "//     \n",
      "\n",
      "input [1:0] sw;\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: S2L4_LOGIC\n",
      "    if ((sw[0] == 0)) begin\n",
      "        led[2-1:0] <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        led[2-1:0] <= 3;\n",
      "    end\n",
      "    if ((sw[1] == 0)) begin\n",
      "        led[4-1:2] <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        led[4-1:2] <= 3;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('S2L4');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S2L4_RTL.png}}\n",
    "\\caption{\\label{fig:S2L4RTL} S2L4 RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S2L4_SYN.png}}\n",
    "\\caption{\\label{fig:S2L4SYN} S2L4 Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{S2L4_IMP.png}}\n",
    "\\caption{\\label{fig:S2L4SYN} S2L4 Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench (ToDo)\n",
    "will write later when testbench conversion is improved"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "using same one as in **Project 1: 1 Switch 1 LED**: `constrs_S0L0.xdc`"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 3: Countdown\n",
    "From https://timetoexplore.net/blog/arty-fpga-verilog-02 utilizes a counter that each led samples the bits at different locations to create various rate pulsed leds "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def countLED(clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world of counter sampled led pulsing from\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-02\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
    "        switchs and 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
    "        \n",
    "    \"\"\"\n",
    "    counter=Signal(modbv(0)[33:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        counter.next=counter+1\n",
    "        led.next[0]=counter[26]\n",
    "        led.next[1]=counter[24]\n",
    "        led.next[2]=counter[22]\n",
    "        led.next[3]=counter[20]\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing (Needs Improvements)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "''"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "\n",
    "DUT=countLED(clk, led)\n",
    "\n",
    "#testbench it too slow as it\n",
    "'''\n",
    "def countLED_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `countLED`\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==2**33:\n",
    "                raise StopSimulation()\n",
    "            if 1%100==0:\n",
    "                print(i)\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, countLED_TB(), *Peeker.instances()).run()\n",
    "'''\n",
    ";"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Need to figure out how to write/run these long simulations better in python "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from countLED.v***\n",
      "\n",
      " // File: countLED.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:44:11 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module countLED (\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world of counter sampled led pulsing from\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-02\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 2 \n",
      "//     switchs and 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
      "//     \n",
      "\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "reg [32:0] counter = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: COUNTLED_LOGIC\n",
      "    counter <= (counter + 1);\n",
      "    led[0] <= counter[26];\n",
      "    led[1] <= counter[24];\n",
      "    led[2] <= counter[22];\n",
      "    led[3] <= counter[20];\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('countLED');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{countLEDRTL.png}}\n",
    "\\caption{\\label{fig:countLEDRTL} countLED RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{countLEDSYN.png}}\n",
    "\\caption{\\label{fig:countLEDSYN} countLED Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{countLEDIMP.png}}\n",
    "\\caption{\\label{fig:countLEDSYN} countLED Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Conversion Issue \n",
    "`2**33` was converted literally to `2**33` in the resulting Verilog code instead of `8589934592` as it should have been"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from countLED_TBV.v***\n",
      "\n",
      " // File: countLED_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:44:19 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module countLED_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `countLED`\n",
      "// Note:\n",
      "//     Need to improve this testbench\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg [3:0] led = 0;\n",
      "reg [32:0] countLED0_0_counter = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(led, clk) begin: COUNTLED_TBV_PRINT_DATA\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", led);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: COUNTLED_TBV_COUNTLED0_0_LOGIC\n",
      "    countLED0_0_counter <= (countLED0_0_counter + 1);\n",
      "    led[0] <= countLED0_0_counter[26];\n",
      "    led[1] <= countLED0_0_counter[24];\n",
      "    led[2] <= countLED0_0_counter[22];\n",
      "    led[3] <= countLED0_0_counter[20];\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: COUNTLED_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: COUNTLED_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i == 35'h200000000)) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def countLED_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `countLED`\n",
    "    Note:\n",
    "        Need to improve this testbench\n",
    "    \"\"\"\n",
    "    clk=Signal(bool(0))\n",
    "    led=Signal(intbv(0)[4:])\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(clk, led)\n",
    "\n",
    "    DUT=countLED(clk, led)\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "   \n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==8589934592:\n",
    "                raise StopSimulation()\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "TB=countLED_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('countLED_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "Below is what is found in file `constrs_countLED.xdc`\n",
    "\n",
    "Notice that the original port names found in the PYNQ-Z1 Constraints file have been changed to the port names in the module `countLED`"
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Board Constraints for countLED.v\n",
    "## Based on https://github.com/Xilinx/PYNQ/blob/master/sdbuild/boot_configs/Pynq-Z1-defconfig/constraints.xdc\n",
    "\n",
    "## Clock signal 125 MHz\n",
    "\n",
    "set_property -dict { PACKAGE_PIN H16   IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MRCC_35 Sch=clk\n",
    "create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports { clk }];\n",
    "\n",
    "\n",
    "\n",
    "##LEDs\n",
    "set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {led[0]}]\n",
    "set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {led[1]}]\n",
    "set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {led[2]}]\n",
    "set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {led[3]}]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification\n",
    "https://www.youtube.com/watch?v=NXNtvBghVcI"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 4: Basic Duty Cycle\n",
    "From https://timetoexplore.net/blog/arty-fpga-verilog-02 , this example utilizes the basic duty cycle on/off from an internal counter to dim the LEDs"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def BDCLed(clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world of counter duty cycle led brightness control\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-02\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
    "        \n",
    "    \"\"\"\n",
    "    counter=Signal(modbv(0)[8:])\n",
    "    duty_led=Signal(modbv(8)[8:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        counter.next=counter+1\n",
    "        if counter<duty_led:\n",
    "            led.next=15\n",
    "        else:\n",
    "            led.next=0\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "DUT=BDCLed(clk, led)\n",
    "    \n",
    "def BDCLed_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `BDCLed`\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==1000:\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "sim=Simulation(DUT, BDCLed_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==...............=...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................=...............=...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................=...............=...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................=...............=.............................................................................................................................................................................................................................................................................................................................................................................................................................................................\", \"data\": [\"0\", \"f\", \"0\", \"f\", \"0\", \"f\", \"0\", \"f\", \"0\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAXQAAAEICAYAAABPgw/pAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAAHyFJREFUeJzt3X2UJFWZ5/HvD7qlaRrlrWSABhqRw6qIgqWCb+MKAqMIuqurHEFUZto9zirOkXVlevegs8vseHzDPbqOvcroAAMzgzoqMtos6nIcEaYQVLDBBhW6AOkSBBsBoe1n/8jIqurMqu6Im1ERdTN/n3O6qyIzKuPGk5FP3rhPvCgiMDOz/O3UdgPMzKweTuhmZkPCCd3MbEg4oZuZDQkndDOzIeGEbmY2JJzQbSCSfiHp+Kb/NmFZH5B0cRPLqkLSmyWta7sdNhyc0M0aImmVpJC0pPtYRFwSESe02S4bHk7oZmZDwgndaiNpJ0nvl3SHpPsl/YOkvWY9f4akO4vn1uzgtXaV9NFi/ockfbd47OuS3tUz748kvbb4/VmSrpL0gKT7JP35PK9/jKTvSXpQ0g8lvXw7bXmGpO8U894i6ZRZz31e0qeKdm2WdJ2kQ+d5qWuKnw9KeljSsZLeKum7s14vJL1T0obi9f67pEMlXSvpN0VMnzRr/pMl3VS07XuSjtxeXG24OaFbnd4NvBb4Q2B/4NfApwAkPRP4NHBG8dzewMrtvNZHgOcBLwL2At4HbAW+AJzenUnSc4ADgCsl7Q78X+AbxTKeDlzd+8KSDgC+DvyP4rXPAb4oaWyOeZcCXwPWAU8F3gVcIunwWbOdBnwQ2BO4HTh/nnV6WfFzj4hYERHXzjPfScW6H1Os91rgzcCBwBHF8pB0NHAh8A468fwM8FVJu8zzujbknNCtTu8A1kTEZET8DvgA8PpizPj1wBURcU3x3H+jk6D7SNoJeDtwdkTcHRG/j4jvFX/3FeAwSYcVs58B/H1EPA6cDPwyIj4aEY9FxOaIuG6ORZwOXBkRV0bE1oi4CpgAXjXHvMcAK4C/iojHI+JbwBUUSbXwpYi4PiK2AJcAzy0bsHl8KCJ+ExG3ADcD6yLiZxHxEPDPwFHFfH8CfCYiriti9AXgd0WbbQQ5oVudDga+XOz+PwisB34P7Eunx7yxO2NE/Ba4f57X2QdYBtzR+0SR1P8BOL1I/KcBFxVPHzjX38zTzjd021m09SXAfnPMuz+wMSJmf/ncSWevoOuXs35/hM4XwCDum/X7o3NMd1//YOC9PetxYNFmG0FLdjyLWWkbgbdHxL/0PiHpXuAZs6aX0xkmmMuvgMeAQ4EfzvH8F+gk8e8Cj8wautjItj3n7bXzooj4kxLz3gMcKGmnWUn9IOCnJf62V92XNt0InB8R8w3x2IhxD93q9NfA+ZIOBpA0JunU4rnLgZMlvaQo6v0F82x/ReK8EPiYpP0l7VwUEHcpnr+WznDNR5npnUNnKOQPJL1H0i6Sdpf0wjkWcTHwGkknFq+9TNLLJc01pn8d8FvgfZKWFsXT1wCXVQlMYapo99MS/nYu/wf4j5JeqI7dJL26qCXYCHJCtzp9AvgqsE7SZuD7wAsBivHgPwX+DriXTsF0cjuvdQ7wY+BfgQeAD7Ht9vq3wLPpJGeKZWwGXkkn4f4S2AD8294XjoiNwKnAn9NJshuB/8wcn4dibP4U4I/o7Dn8b+AtEXHr9gIxl4h4hE7B9F+KIZKBxrojYoLOOPon6cTzduCtg7ym5U2+wYXlSNJbgNUR8ZK222K2WLiHbtkpxt/fSedwPjMrOKFbViSdSGeY5D46wzdmVvCQi5nZkHAP3cxsSDR6HPo+++wTq1atanKRZmbZu+GGG34VEX2XpujVaEJftWoVExMTTS7SzCx7ku4sM5+HXMzMhoQTupnZkHBCNzMbEr44l5ll7YknnmBycpLHHnus7aYMbNmyZaxcuZKlS5cm/b0TupllbXJykt13351Vq1Yhqe3mJIsI7r//fiYnJznkkEOSXsNDLmaWtccee4y9994762QOIIm99957oD0NJ3Qzy17uybxr0PXIYsjl6vX38cONDwKwcs/l/IfnH9hyi/Iw+etHuPyGSbZuDfbZfRfOOObgodnwF9LU5t9x6fV3seX3W3nyrkt524sPYeedHLcdeejRJ7jo2l/w+JatLN9lCW990SqWLd257WaNlCwS+v/76RQXff9OupedefWR+7HbLlk0vVX/ODHJJ67eMD19/DP2Zf89dm2xRXn4+o/u4WNXzdyQ6NhD9+ZZ+z+lxRbl4du3buIj62bi9uwDnsKLn75Piy1qzooVK3j44YdLz/+BD3yAFStWcM4559TajiyGXP7i1CP4+f98Nf/11Z07mG31BcVK2RrBToKPvOE5APx+q+NWxu+LMH38jZ24bZ3zVtbWq7t9dePm7a15WST0Xt5MyvH3XpreK5CGt7hSeqM0qlH78Ic/zPOf/3yOPPJIzjvvvOnHzz//fA4//HCOP/54brvttgVZtsctzOYhPG6eos24ffBrt/CTe35T62s+c/8nc95rnlVq3nXr1rFhwwauv/56IoJTTjmFa665ht12243LLruMG2+8kS1btnD00UfzvOc9r9Z2ghP60JOcllK5fpxmlOO2bt061q1bx1FHHQXAww8/zIYNG9i8eTOve93rWL58OQCnnHLKgiw/y4TuoYRyeocKHLc0jls5fUNVLQSubE96oUQE5557Lu94xzu2efyCCy5o5AizLMfQzcwWoxNPPJELL7xw+oiXu+++m02bNvGyl72ML3/5yzz66KNs3ryZr33tawuy/Kx66NPfcO4xlRIBYmYX2MW9crody+725qiV043TKMfthBNOYP369Rx77LFA53DGiy++mKOPPpo3vvGNPPe5z+Xggw/mpS996YIsP6uEbtakER4KHsgoxm32Mehnn302Z599dt88a9asYc2aNQvajqyGXEZxQxmUNNpFqkE4bmkct/bsMKFLulDSJkk3z/HcOZJCUqOng3nooJy+44IdtlL6i8kOXCk+EL11ZXronwdO6n1Q0oHAK4G7am6T2aLgAz7TtBG3YfnSHXQ9dpjQI+Ia4IE5nvo48D4a/B72rlw1naKopj9gw7HJL7yZomgx3V5TstR0EX7ZsmXcf//92Sf17vXQly1blvwaSUVRSacAd0fED3d0bKWk1cBqgIMOOihlcX0yf98sE+4/VNNN4E3HbeXKlUxOTjI1NdXwkuvXvWNRqsoJXdJyYA1wQpn5I2ItsBZgfHx8oFTsD1gCF0WTOW5pmo7b0qVLk+/wM2xSjnI5FDgE+KGkXwArgR9I+oM6G7Y97qCX4+JeGheT0/TGyXFrXuUeekT8GHhqd7pI6uMR8asa22W2CLiLnsZxa0uZwxYvBa4FDpc0KemshW/WvG1pa9F5im0/Wu4wldNbFHXkqpkuijpsjdthDz0iTtvB86tqa01JHjqwJrj7UM30qf+ttmK05XWmqLeUyjpnijpwKRy3NI5be7JK6F3un5fj4l4aX3Y4TV9RtJ1mjLQsE7pZE9zPTOO4tSerhO4NpZqImHWeKLjPVI7PFB3MTFHUkWtaVgm9y9uJNcFDwdVMnynquLUmr4TuLaUyhyydL86VxnFrT14JveDL55bTN3TgsCVx3MpxUbR9WSZ0s0a4o5nGcWtNVgnd20l1wrvAqRy1NI5be7JK6NO8L1eKbyCTpnt0xvTNjj3mUkrfTaIdtsZlldBd4KvOZ+2lc+TSOG7tySqhd/mLvxwXRdO4uJeobwNz5JqWZUI3a4J3btI4bu3JKqG7uFed8C5wKm9vaRy39mSV0Ls8dFBO30WmvAtcykxxr5h22Epx3NqXVUL3rlwCxyyZQ5fGcWtPVgndqnFRNE1/UdSBS+GoNS/LhO4PmDXCXc1Kpr8IHbfWlLmn6IWSNkm6edZjH5Z0q6QfSfqypD0WtpnFcptYyJDRrP+tGhf30jhu7SnTQ/88cFLPY1cBR0TEkcBPgXNrbtd2eeggjeNWTt9lYB23UmbOsO1Ot9iYEbXDhB4R1wAP9Dy2LiK2FJPfB1YuQNv6uChanc8UTefIpXHc2lPHGPrbgX+e70lJqyVNSJqYmpqqYXFWVl+PyV3NUnymaD28vTVvoIQuaQ2wBbhkvnkiYm1EjEfE+NjY2CCLm3nNWl7FzOrUe3Eua96S1D+UdCZwMnBcNHQ5OhdbqpO8C5zKiSmNw9aepIQu6STgvwB/GBGP1NukHfPlTMvpu1SSw1aK45Zm+ryHnmlrTpnDFi8FrgUOlzQp6Szgk8DuwFWSbpL01wvczqIxjSxlqDhkaST3NFM5bu3ZYQ89Ik6b4+HPLUBbrGYzZ4r6E1ZJT9fSxb00jlrz8jxT1FuK2aIz87F0B6ItWSV0bybVuXeexpcdTudNrj1ZJXSrZvqMx+6092xKcVE0zfR5Dz3T1pysErp7m9U5YmkkuaeZyJ/T9mSV0K2avsvnukxVis8UtVxlmdC9J2e2eLl/3p6sEro3lOq895vGlx1O522uPVkl9C4PHZTjezym6bsXqwNXSt9QlcPWuCwTupktXr7mUnuySujelaum00PS9AfMHaZyIrY99d9xq8ZF+PZkldC7vCtntvg4gbcvq4TuHnp1jlkaeeAgmbe59mSV0K2qba9n6uJeOX1RctiSeHNrXpYJ3duJ2eIzcz10d9HbklVC94ZSTcS2F5nyF2E5EYBmTmH32HA1Pky2PVkl9C4PHZgtPr3nPVjzskro3lCqc8zS+PK56bwn3Z4yt6C7UNImSTfPemwvSVdJ2lD83HNhm2kpeu9Y5B2bcvrPFG2pIZlz2JpXpof+eeCknsfeD1wdEYcBVxfTjfGGYrb49F7d05q3w4QeEdcAD/Q8fCrwheL3LwCvrbldVoMgeo6n9ldhKb1nijpslfgGF+1JHUPfNyLuBSh+PnW+GSWtljQhaWJqaipxcdvydmK2+EzfIcs99NYseFE0ItZGxHhEjI+NjQ30Wr4TSnUOWRr5XNEBOG5tSU3o90naD6D4uam+Jlld+u5Y5D2bUvruKdpKK/LnuDUvNaF/FTiz+P1M4Cv1NKcsbypmi42Lou0rc9jipcC1wOGSJiWdBfwV8EpJG4BXFtMLzttJNcUJj9tM245FRE9R1JGrYnqbc9gat2RHM0TEafM8dVzNbSnNn69qPBZsTXKtqz0+U3TI+cOVxlFL59i1J6uEbtW4KJqm796Y7TQje76oWfOyTOjeTMwWn26twTuF7ckqoXssuBrfvT5N0Bmq8p5Nmul72DpujcsqoXd5Q6nGX4PWBB+22L6sEro3lOocszSdy+c6eJaXrBK6VTR9x4FtJ237+vcAHbkUjlrzskzorp6bLT6+Y1H7skro3k6q84crkRy7VD73oT1ZJXSrZmbExUcdVOE7Fg1m5nrorTZjJGWV0H0YWXUu7KUR7qFX5aNc2pdVQrdqek/0cO2hHJ8pWg9vb83LMqG7h262+Ezfsch7ha3JLKF7Q6nKu79pJN+xKJW3ufZkltCtip7D0D12kMh7hNW4KNqerBK6x4Krc2cpjXzYYmXR14OwpmWV0K2amaMOisMWW2xLTnovYuYORBpHrXkDJXRJfybpFkk3S7pU0rK6GrY93pUzW3z8sWxfckKXdADwbmA8Io4AdgbeVFfD5lzmQr74kPJZe2mEt7dULia3Z9AhlyXArpKWAMuBewZvktWl99oa3rMppzdMjlsiB65xyQk9Iu4GPgLcBdwLPBQR63rnk7Ra0oSkiampqfSW4t5mCkcszewbXFhJES4mt2yQIZc9gVOBQ4D9gd0knd47X0SsjYjxiBgfGxtLb6lV5uJeGp8pWg/HrXmDDLkcD/w8IqYi4gngS8CL6mnW9nlPrhp3mKwJ/li2b5CEfhdwjKTl6oyFHAesr6dZc3NiSuCgJdGs/608F5PbNcgY+nXA5cAPgB8Xr7W2pnZZDVwUTeOba9fDYWvekkH+OCLOA86rqS075DNFq3NvKY2Le9VFdIvJDlxbfKboMHNxL4l7lvXwnk3zskzo3k6qco/JFp73nNuXVUL3nlx13v1N5fMdU7go2q6sErpVM33DgemiqHtQZfhM0Xo4bM3LKqFP3+y45XbkxL2lNJ2iqKNXRaco6j3pNmWV0K0an/GYpj9ujlwK79k0zwl9BLjDZDYa8kroHguuzLu/aVzcqy7oDIu6nNyevBK6VdJ7xyKPHJTVe6ZoS83InMPWvCwTujcUs8XHX3ztyyqhe0eumiC22f11ca+c3qM1nKgqmDVW5aHR5mWV0C2NvwjNRkNWCX367vX+4i/NRdE0Lu5V19kj9DbXpqwSulUzUxTddtq2z8fvW64yTej+iJktOv5Yti6rhO49uWp8TZI0QfQURR24sqSZz6nD1rysErql8Viw2WjIKqF7LLg6X2AqjaNW3fSZot7mWjNQQpe0h6TLJd0qab2kY+tqmA3Oxb00jls9fN5D8wa6pyjwCeAbEfF6SU8CltfQph3yZlKNO0zWBNca2pec0CU9GXgZ8FaAiHgceLyeZs2zTO8IVxTbRMwfuHKC7s2OZz1gpbgo2q5BhlyeBkwBfyPpRkmflbRb70ySVkuakDQxNTU1wOLMzGx7BknoS4CjgU9HxFHAb4H3984UEWsjYjwixsfGxgZYnIuiKTzcks7FvWoi8JmiLRskoU8CkxFxXTF9OZ0Eb4uEi3tpfMeiejhqzUtO6BHxS2CjpMOLh44DflJLq6xW7jGZjYZBj3J5F3BJcYTLz4C3Dd6k+c0UW/zdX0anuDdr2mErZfpM0e6041bKdDG5ezN3x61xAyX0iLgJGK+pLbZAfHSQ2WjI6kzR6Qvnt9uKrDiZp5l9LRcrx0XR9uWV0K2S/qEpfxWW4mJyLVxMbp4T+ghwj8lsNGSV0F1sqc7JPI3vWFRdEL6qWcuySuhWTfd7zydkVePryNfDcWteVgl9OjF5bK40d5jSuChanYui7csqoVs1PlM0TW8x2R0Iy4UT+gjwWLDZaMgqoU+nJXeYyvP+bxLh4aoUs88UteZlldCtGhdF07goWg9foqN5WSX07uVMvZmU575SGs2+mIuVEhEuJrcsq4Ru1bi4l8bF5Hq4g948J/QR4A6T2WjIKqF7LLg67/6m6RRFHbwqAheT25ZVQrfB+IuwnL4wOXBJHLXmZZXQZ27C7k2lLJ+5l8jFvcoiisMWHbjWZJXQrRoX99L0F5MthXdsmjdwQpe0s6QbJV1RR4NsIbjHZDYK6uihnw2sr+F1dshF0eq8+5vGxb3qgnDcWjZQQpe0Eng18Nl6mmN16q01+My9cnymaD1c62reoD30C4D3AVvnm0HSakkTkiampqYGXJy/+6tyUTSNi3tpfKZou5ITuqSTgU0RccP25ouItRExHhHjY2NjqYvb9jVreZXh555lot5isgNZSl8R3mFr3CA99BcDp0j6BXAZ8ApJF9fSKquVO0xmoyE5oUfEuRGxMiJWAW8CvhURp9fWsjnMFEX91V+Wd3/TuLhXXedT6aGqNvk49CHmXeA0fcXkltqRO8eteUvqeJGI+A7wnTpea3v8vV+d3GNK4uJeGsesXVn20P3NX05/T9ORK8N7Nmn64uTANS7LhG7VuNNkNhqySujTQwf+4i/P2TyJ8L0xq4vpiHnopR1ZJXSrxkMHaXxRs3o4bs3LKqH7S786nymaRj5uMUl3W3Po2pFVQu9yca8c16jS+Bo4abxH2L4sE7pV47Fgs9GQVUL35XOr83BLOseumoiZzoPPfWhHVgndKnJxL4k7DPXw0GjznNBHgDtLZqMhq4Te3Z1zD6qczh1kZrK5i3vlBMX10LvTDlspQWxzlIvj1rysErqZmc0vq4TuE0Wr83BLms7x+w5eFZ2iaIdD146sErpV4zMe0/THzZFL4ag1zwl9BLi3ZDYaskzoLu6V0ynu9TxgJXSKey6KVtMtJkPnAAbHrXlZJnQzM+uXnNAlHSjp25LWS7pF0tl1NmzuZS70EoaP71iUxncsGpBj14pBbkG3BXhvRPxA0u7ADZKuioif1NS2eXlPrpzeoSkX98pxMTmNi8ntS+6hR8S9EfGD4vfNwHrggLoaZvVxZ8lsNNQyhi5pFXAUcF0drzfvcnymaCW9RVHHrZxg2zsWOW7l9J4p6g568wZO6JJWAF8E3hMRv5nj+dWSJiRNTE1NDbo4MzObx0AJXdJSOsn8koj40lzzRMTaiBiPiPGxsbFBFuciVSLHrToXRdNM99Adu1YMcpSLgM8B6yPiY/U1qQzvy5Xh4l4aF5MTeXtr3SA99BcDZwCvkHRT8e9VNbXLauQ7FpmNhuTDFiPiuzR8AIXvWFTN7DP3wHErq1MUnTXtuJXSLSZD90xRB65pPlPUzGxIZJXQPXRQXecysG23IkOS45bARdF2ZZXQu7wjV5KLe0k8UpCmr5jsODYuy4RuZmb9skroLopWN/sysFae8BBfVbOLyY5cO7JK6FZN7/eevwjL6Y+bA5fCUWteVgnd3/rVafo/q8JniqaZvsGFg9eKrBJ6l4t75fhM0TQu7qXp294ct8ZlmdDNzKxfVgndRdHqJLm4l0B4pKoqF0Xbl1VCt2r6hqb8TZjEUUvjodHmZZbQ/b1flc8UTSP5XqxJ3EVvVWYJvcPf++W4KJrGxb00Lia3L8uEbmZm/bJK6N4Drs5niqZxUTSNR1zalVVC7/KZe+V46CBNbzHPxb1yHKX2ZZXQ/a2fwsW9FD5TNI3PFG1XVgndqvE1SdJ4zyZRX9wcuKYNlNAlnSTpNkm3S3p/XY0yM7PqkhO6pJ2BTwF/BDwTOE3SM+tq2DzLXMiXH0ouiqaRh6qSTBdFHbpWJN8kGngBcHtE/AxA0mXAqcBP6mjY9vzllev55LduX+jFZO/OBx5h5Z67Tk9/8tt3cMl1d7XYojxM/vpRnn3AU6anL/r+nVz543tbbFEe7n3oMfZ7yrLp6X+66R6+d8f9LbZocfnLf/dsnr9qrwVdxiAJ/QBg46zpSeCFvTNJWg2sBjjooIMGWBwcuOeunH7MQTzw28cHep1Rcdi+K/j3R69kj+VL+eOXHMI9Dz3adpOycNi+KzjpiP0AePdxh3H7ps0ttygPh+27gpceNgbAO19+KDdtfLDlFi0uuy7decGXodTChaQ3ACdGxB8X02cAL4iId833N+Pj4zExMZG0PDOzUSXphogY39F8gxRFJ4EDZ02vBO4Z4PXMzGwAgyT0fwUOk3SIpCcBbwK+Wk+zzMysquQx9IjYIuk/Ad8EdgYujIhbamuZmZlVMkhRlIi4EriypraYmdkAfKaomdmQcEI3MxsSTuhmZkPCCd3MbEgkn1iUtDBpCrgz8c/3AX5VY3Ny4HUeDV7n0TDIOh8cEWM7mqnRhD4ISRNlzpQaJl7n0eB1Hg1NrLOHXMzMhoQTupnZkMgpoa9tuwEt8DqPBq/zaFjwdc5mDN3MzLYvpx66mZlthxO6mdmQyCKhD+PNqCUdKOnbktZLukXS2cXje0m6StKG4ueexeOS9L+KGPxI0tHtrkE6STtLulHSFcX0IZKuK9b574vLMSNpl2L69uL5VW22O5WkPSRdLunW4v0+dtjfZ0l/VmzXN0u6VNKyYXyfJV0oaZOkm2c9Vvm9lXRmMf8GSWemtmfRJ/Q2bkbdkC3AeyPiGcAxwJ8W6/V+4OqIOAy4upiGzvofVvxbDXy6+SbX5mxg/azpDwEfL9b518BZxeNnAb+OiKcDHy/my9EngG9ExL8BnkNn3Yf2fZZ0APBuYDwijqBzee03MZzv8+eBk3oeq/TeStoLOI/OLTxfAJzX/RKoLCIW9T/gWOCbs6bPBc5tu10LsJ5fAV4J3AbsVzy2H3Bb8ftngNNmzT89X07/6NzZ6mrgFcAVdG4U/ytgSe/7Teda+8cWvy8p5lPb61BxfZ8M/Ly33cP8PjNzv+G9ivftCuDEYX2fgVXAzanvLXAa8JlZj28zX5V/i76Hztw3oz6gpbYsiGIX8yjgOmDfiLgXoPj51GK2YYnDBcD7gK3F9N7AgxGxpZievV7T61w8/1Axf06eBkwBf1MMM31W0m4M8fscEXcDHwHuAu6l877dwHC/z7NVfW9re89zSOia47GhOdZS0grgi8B7IuI325t1jseyioOkk4FNEXHD7IfnmDVKPJeLJcDRwKcj4ijgt8zsgs8l+3UuhgtOBQ4B9gd2ozPc0GuY3ucy5lvP2tY/h4Q+tDejlrSUTjK/JCK+VDx8n6T9iuf3AzYVjw9DHF4MnCLpF8BldIZdLgD2kNS9e9bs9Zpe5+L5pwAPNNngGkwCkxFxXTF9OZ0EP8zv8/HAzyNiKiKeAL4EvIjhfp9nq/re1vae55DQh/Jm1JIEfA5YHxEfm/XUV4FulftMOmPr3cffUlTKjwEe6u7W5SIizo2IlRGxis77+K2IeDPwbeD1xWy969yNxeuL+bPquUXEL4GNkg4vHjoO+AlD/D7TGWo5RtLyYjvvrvPQvs89qr633wROkLRnsXdzQvFYdW0XFEoWHV4F/BS4A1jTdntqWqeX0Nmt+hFwU/HvVXTGDq8GNhQ/9yrmF52jfe4AfkznCILW12OA9X85cEXx+9OA64HbgX8EdikeX1ZM3148/7S22524rs8FJor3+p+APYf9fQY+CNwK3AxcBOwyjO8zcCmdOsETdHraZ6W8t8Dbi/W/HXhbant86r+Z2ZDIYcjFzMxKcEI3MxsSTuhmZkPCCd3MbEg4oZuZDQkndDOzIeGEbmY2JP4/L4GaCxO/oggAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x7f0bf7c016a0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "BDCLedData=Peeker.to_dataframe()\n",
    "BDCLedData=BDCLedData[BDCLedData['clk']==1]\n",
    "BDCLedData.reset_index(drop=True, inplace=True)\n",
    "BDCLedData.plot(y='led', title='led cycle on time');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from BDCLed.v***\n",
      "\n",
      " // File: BDCLed.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:44:39 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module BDCLed (\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world of counter duty cycle led brightness control\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-02\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
      "//     \n",
      "\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "reg [3:0] led;\n",
      "\n",
      "wire [7:0] duty_led;\n",
      "reg [7:0] counter = 0;\n",
      "\n",
      "assign duty_led = 8'd8;\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: BDCLED_LOGIC\n",
      "    counter <= (counter + 1);\n",
      "    if ((counter < duty_led)) begin\n",
      "        led <= 15;\n",
      "    end\n",
      "    else begin\n",
      "        led <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: duty_led\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('BDCLed');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{BDCLed_RTL.png}}\n",
    "\\caption{\\label{fig:BDCLedRTL} BDCLed RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{BDCLed_SYN.png}}\n",
    "\\caption{\\label{fig:BDCLedSYN} BDCLed Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{BDCLed_IMP.png}}\n",
    "\\caption{\\label{fig:BDCLedSYN} BDCLed Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "uses the same constraint file `constrs_countLED.xdc` as the project **Project 3: Countdown**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from BDCLed_TBV.v***\n",
      "\n",
      " // File: BDCLed_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:45:05 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module BDCLed_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `BDCLed`\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "wire [1:0] sw;\n",
      "reg [3:0] led = 0;\n",
      "wire [7:0] BDCLed0_0_duty_led;\n",
      "reg [7:0] BDCLed0_0_counter = 0;\n",
      "\n",
      "assign sw = 2'd0;\n",
      "assign BDCLed0_0_duty_led = 8'd8;\n",
      "\n",
      "\n",
      "always @(led, sw, clk) begin: BDCLED_TBV_PRINT_DATA\n",
      "    $write(\"%h\", sw);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", led);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: BDCLED_TBV_BDCLED0_0_LOGIC\n",
      "    BDCLed0_0_counter <= (BDCLed0_0_counter + 1);\n",
      "    if ((BDCLed0_0_counter < BDCLed0_0_duty_led)) begin\n",
      "        led <= 15;\n",
      "    end\n",
      "    else begin\n",
      "        led <= 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: BDCLED_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: BDCLED_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i == 1000)) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: sw\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: BDCLed0_0_duty_led\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def BDCLed_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `BDCLed`\n",
    "    \"\"\"\n",
    "\n",
    "    clk=Signal(bool(0))\n",
    "    led=Signal(intbv(0)[4:])\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(sw, clk, led)\n",
    "\n",
    "    DUT=BDCLed(clk, led)\n",
    "    \n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==1000:\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "            \n",
    "TB=BDCLed_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('BDCLed_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification\n",
    "https://www.youtube.com/watch?v=iL0Y0j9dEnE"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Project 5: Mid-level pwm LED\n",
    "From https://timetoexplore.net/blog/arty-fpga-verilog-02 creates a mildly complex Pulse Width Modulator (pwm) module to then be deployed in a top module counter/assignment module to create various level pwm brightness for each of the LEDs"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### pwm myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def pwm(clk, dutyCount, ofState):\n",
    "    \"\"\"\n",
    "    pwm module\n",
    "    \n",
    "    Inputs:\n",
    "        clk(bool): clock\n",
    "        dutyCount(bitVec): clock cycle percent on time value\n",
    "        using an 8Bit internal counter\n",
    "        \n",
    "    Ouputs:\n",
    "        ofState(bool): on/off state signal of the PWM\n",
    "    \n",
    "    \"\"\"\n",
    "    counter=Signal(modbv(0)[8:])\n",
    "    \n",
    "    @always(clk.posedge)\n",
    "    def logic():\n",
    "        counter.next=counter+1\n",
    "        ofState.next=counter<dutyCount\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### pwm myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "dutyCount=Signal(intbv(0)[8:]); Peeker(dutyCount, 'dutyCount')\n",
    "ofState=Signal(bool(0)); Peeker(ofState, 'ofState')\n",
    "\n",
    "DUT=pwm(clk, dutyCount, ofState)\n",
    "\n",
    "def pwm_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `pwm`\n",
    "    \"\"\"\n",
    "    \n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==5:\n",
    "                dutyCount.next=20\n",
    "            elif i==45:\n",
    "                dutyCount.next=80\n",
    "            elif i==100:\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, pwm_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010\"}, {\"name\": \"dutyCount\", \"wave\": \"=........=...............................................................................=.............................................................................................................\", \"data\": [\"0\", \"14\", \"50\"]}, {\"name\": \"ofState\", \"wave\": \"0..........1.............................0.................................................1.....................................................................0.....................................\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAXQAAAEICAYAAABPgw/pAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAAIABJREFUeJzt3XmUFOW9//H3l5mBcWUTiWwOicSIBpCMxrgrKIQY3OJuxC0kN5qYTcX8foeoN4nE40+IcsMNxw0RI5EERa8aibs3CXEmjgbBiBLQEYQB2WSbXr6/P6pmphlnmJ6l6anqz+ucOd1VXV31ra6pbz/91FPPY+6OiIhEX5d8ByAiIh1DCV1EJCaU0EVEYkIJXUQkJpTQRURiQgldRCQmlNAlNsxsLzN7wsw2mdmj4byfm9k6M/toD8bxgJn9fE9tryOZ2YtmdnW+45C2Kc53ACItMbN+wN/dfUALi34D6Av0dvekmQ0Efgwc7O5rcx1nW5jZA0C1u//ffMci0acSukTBOOCZLJY7GHjH3ZMZ0+s7azIX6WhK6DFnZivM7CYzW2JmG8zsfjMrDV97yczODZ8fb2ZuZuPC6dFmVhU+v9zM/tfMpprZRjNbbmbHhvM/MLO1ZjZhNzH0M7MFZvaxmb1rZt/KeO1mM/u9mT1oZlvM7C0zK2+0inHAU+Hyh4XVAhvDZceH828BJgMXmNknZvZtYCHQL5x+oIm4lprZGRnTxWH1zEgzKzWzh8xsfbit18ysbzP7d6SZ/SOMfy5QmvHa5Wb2aqPl3cwOMbOJwCXADWGMT5jZ9Wb2h0bL321m05rZ9kAz+6OZ1YSxTjezbuFn/cWM5Q40s+1m1iecPtPMqsxss5m9Z2Zjm1n/leHntMHM/mRmBze1nHQOSuiF4RJgDPA54PNA3c/7l4CTw+cnAsuBkzKmX8pYx5eBN4HewMPAI8BRwCHApcB0M9u3me3/DqgG+hFUi/zSzEZlvD4+XF8PYAEwve4FMysJY1kYPn8CeBY4EPgeMMfMDnX3nwG/BOa6+77u/lvgq8CqcPryZuK6KGN6DLDO3f8BTAC6AwPDff4OsL3xCsysK/AYMBvoBTwKnNvM57ALd58JzAFuD2P8OvAQMNbMeoTrLwYuCNffeNtFwJPASqAM6A884u47CT7PSzMWvwj4s7vXmNnRwIPA9QSf+YnAiibWfxbwU+AcoA/wCsFnJp2UEnphmO7uH7j7x8AvaEhiL7FrAr8tY/okdk3o/3b3+909BcwlSHS3uvtOd38WqCVI7rsI67GPB2509x3uXgXcA3wzY7FX3f2pcN2zgeEZr50IvOHuW4BjgH2BKe5e6+7PEyS0zKTcGg8D481s73D64nAeQIIgkR/i7il3r3T3zU2s4xigBJjm7gl3nwe81sZ4cPfVwMvAeeGssQRfMpVNLH40wZfk9e6+Nfx8634NzAIuNrO6c/ybNHwpXAXc5+4L3T3t7h+6+9tNrP/bwG3uvjSsxvolMEKl9M5LCb0wfJDxfCVBEgD4K/D5sCphBEGpbaCZHUCQLF7OeN+ajOfbAdy98bymSuj9gI/DhJwZQ/+M6cwWKNuA0rBkChnVLeG6PnD39G7WlTV3fxdYCnw9TOrjaUjos4E/AY+Y2Sozuz38hdBYP+BD37WXu5VtiSfDLBpK15fSROk8NBBYmXHNoJ67LwK2AieZ2RcIvmwXZLzvvSziOBj4dVjltBH4GDDa+HlL7imhF4aBGc8HAasA3H0bUAlcByx291rgL8CPgPfcfV0HbHsV0MvM9msUw4dZvn8c8D8Z6xqYUeps7bqaUlftciawJEzyhKXtW9x9KHAscAZwWRPvXw30NzNrFFOdrUDdLwDM7DON3t9Ud6ePAcPM7Ihwu3Oaif0DYFDGl19jdV8M3wTmufuOjPd9rpn3NF7/t929R8bfXu7+lyzeK3mghF4YrjGzAWbWi6BOdG7Gay8B19JQvfJio+l2cfcPCL4kbgsvNA4j+MnfXJKqZ2aDgW4Z1QF1pc4bzKzEzE4Gvk5QX9xWjwCnA/9BQ+kcMzvFzL4Y1lNvJqiCSTXx/r8CSeD74UXVcwh+3dR5AzjczEZYcDH65kbvXwN8NnNGmHjnhfH83d3fbyb2vxN8oUwxs33Cz/e4jNdnA2cTJPUHM+bfC1xhZqPMrIuZ9Q9L8Y39N3CTmR0efibdzey8JpaTTkIJvTA8THAhcXn4l3nTy0vAfjRUrzSe7ggXEVy0WwXMB37m7guzeN/XaKhuIfwFMZ7gYuc64DfAZc3U/2YlrLP+K0EpPPOL7jMESXUzQbXMSwQXLBu/v5bgouHlwAaCC5h/zHj9HeBW4M/AMuDVRqu4FxgaVms8ljF/FvBFmq9uIbzm8HWC6pT3CS48X5DxejXwD4JfAa9kzP87cAUwFdgU7tun6sXdfT7wK4Jqp83AYoLPXjop0wAX8WZmK4Cr3f3P+Y6ltczsKYILuk+1uHDMmNkg4G3gM81cjM12PfcRtPTRjUsFQHeKSmf2IvBCvoPY08JrBD8iaILYnmReRvDr4ciOiUw6OyV06bTc/fZ8x7Cnmdk+BPXqKwmaLLZ1Pf8J/JCg2eG/Oyg86eRU5SIiEhO6KCoiEhN7tMrlgAMO8LKysj25SRGRyKusrFzn7n1aWm6PJvSysjIqKir25CZFRCLPzLK6+1hVLiIiMaGELiISE0roIiIxkfd26IlEgurqanbs2NHywtIqpaWlDBgwgJKSpjoJFJG4yXtCr66uZr/99qOsrIxdO6yT9nB31q9fT3V1NYMHD853OCKyB2RV5WJmPwyH+1psZr8Le3UbbGaLzGyZmc0NR25ptR07dtC7d28l8w5mZvTu3Vu/fEQKSIsJ3cz6A98Hyt39CKAIuJCgF7ap7j6EoJe5q9oahJJ5buhzFSks2Va5FAN7mVmCoLP+1cCpBEN2QdDV583AjI4OUCQbc197nw83fGrIT5FOY8KxZfTet1tOt9FiQnf3D83sDoL+lrcT9KtdCWzMGPqqmmaGpQpHNp8IMGjQoKYW6VRuvvlm9t13X37yk580+XpVVRWrVq1i3LhxLa7rwQcf5Pbbb8fdcXeuvPLKZtfbVr/85S/56U9/2qHrjJotOxLc+Id/AqAfJdJZjR/RP/8J3cx6EgzPNRjYSDCqeVOd3DfZy1c4svlMgPLy8sj3BFZVVUVFRUWLCf3pp59m2rRpPPvss/Tr148dO3Ywe3azYxW0mRI67EwGQ4zeeubhXPaVsvwGI5JH2VwUHU0w4nuNuycIRmM5FuiRMZbhAMJxKqPoF7/4BYceeiijR4/mX//6FwAnn3xyfTcF69ato6ysjNraWiZPnszcuXMZMWIEc+fOZciQIdTU1ACQTqc55JBDWLduHbfddht33HEH/foF4zGXlpbyrW99Cwi+FI455hiGDRvG2WefzYYNG5rdJsADDzzAOeecw9ixYxkyZAg33HADAJMmTWL79u2MGDGCSy65ZM98WJ1QMhWUE4q76LYKKWzZ1KG/DxwTjoq+HRgFVBAMPPANgjEZJwCPtzeYW554iyWr2tyff5OG9tufn3398GZfr6ys5JFHHuH1118nmUwycuRIvvSlLzW5bNeuXbn11lupqKhg+vTpALz99tvMmTOHH/zgB/z5z39m+PDhHHDAASxevLjZ9Vx22WXcfffdnHTSSUyePJlbbrmFadOm7XY/qqqqeP311+nWrRuHHnoo3/ve95gyZQrTp0+nqqoqy08jnhKpoIReUqT6FilsLRZp3H0RwdiK/wD+Gb5nJnAj8CMzexfoTTA2YuS88sornH322ey9997sv//+jB8/vlXvv/LKK3nwwWD83fvuu48rrrhit8tv2rSJjRs3ctJJJwEwYcIEXn655eE7R40aRffu3SktLWXo0KGsXJlVXz0FoSGhq4QuhS2rVi7u/jPgZ41mL2fX0c3bbXcl6VxqqnlfcXEx6XSQKHbXlnvgwIH07duX559/nkWLFjFnTjCY/eGHH05lZSWnnnpq1nHsbpvdujVcTCkqKiKZTCKBZDqsclEJXQpcwRdpTjzxRObPn8/27dvZsmULTzzxBBB09VtZWQnAvHnz6pffb7/92LJlyy7ruPrqq7n00ks5//zzKSoqAuCmm27ihhtu4KOPPgJg586d3HXXXXTv3p2ePXvyyivBIOyzZ8+uL603t83dKSkpIZFItHX3Y0EldJFAwZ8BI0eO5IILLmDEiBGce+65nHDCCQD85Cc/YcaMGRx77LGsW7eufvlTTjmFJUuW1F8UBRg/fjyffPLJLtUt48aN45prrmH06NEcfvjhfOlLX6ovVc+aNYvrr7+eYcOGUVVVxeTJk3e7zd2ZOHEiw4YNK+iLoonwoqjq0KXQ7dExRcvLy73xABdLly7lsMMO22Mx5EJFRQU//OEP60vdnUkcPt+WVKz4mG/891958MqjOfHzLQ7qIhI5Zlbp7uUtLZf3zrmibsqUKcyYMaO+7lz2vFpVuYgAqnJpt0mTJrFy5UqOP/74fIdSsJKqchEBlNAlBpJpldBFQAldYqA2qWaLIqCELjGgErpIQGeARF5DHbr+naWw6Qxoxl133cVhhx3GJZdcwpo1azjjjDMYPnw4Q4cOre9pccWKFTz88MMtrivb5aRt6lq5FHdRlYsUNiX0ZvzmN7/hqaeeYs6cOUyePJnTTjuNN954gyVLljBlyhRACb2zUAldJKAzALjzzjs54ogjOOKII5g2bRrf+c53WL58OePHj2fq1KmsXr2aAQMG1C8/bNgwIGiy+MorrzBixAimTp3KihUrOOGEExg5ciQjR47kL3/5S5PLpVIprr/+eo466iiGDRvGb3/727zsd1w01KGrhC6FrXPdWPT0JPjonx27zs98Eb46pdmXKysruf/++1m0aBHuzpe//GUeeughnnnmGV544QUOOOAAhg4dygUXXMD06dMZPXo0V1xxBf369WPKlCnccccdPPnkkwBs27aNhQsXUlpayrJly7jooouoqKj41HIzZ86ke/fuvPbaa+zcuZPjjjuO008/ncGDB3fsvheI2nCAi2KV0KXAda6EngevvvoqZ599Nvvssw8A55xzzqdu4R8zZgzLly/nmWee4emnn+bII49k8eLFn1pXIpHg2muvpaqqiqKiIt55550mt/nss8/y5ptv1nfAtWnTJpYtW6aE3kZ1vS2qhC6FrnMl9N2UpHMl275sevXqxcUXX8zFF1/MGWecwcsvv0zv3r13WWbq1Kn07duXN954g3Q6TWlpabPbvPvuuxkzZky74xdIJNVsUQRUh86JJ57IY489xrZt29i6dSvz58+v73GxzvPPP8+2bdsA2LJlC++99x6DBg36VFe6mzZt4qCDDqJLly7Mnj2bVCoFfLrL3TFjxjBjxoz6bm/feecdtm7dmutdja1EXX/oauUiBS6bQaIPBeZmzPosMBl4MJxfBqwAznf3DR0fYm6NHDmSyy+/nKOPDsbquPrqqznyyCN3WaayspJrr722fgCKq6++mqOOOopEIkFxcTHDhw/n8ssv57vf/S7nnnsujz76KKecckp9Nc6wYcN2We66665jxYoVjBw5EnenT58+PPbYY3t83+MimUpTUmRNDlQiUkha1X2umRUBHwJfBq4BPnb3KWY2Cejp7jfu7v1x7T63MyuEz/cX/7OEh/72Pkv/c2y+QxHJiWy7z21tlcso4D13XwmcCcwK588CzmrlukQ6RCLl6sdFhNYn9AuB34XP+7r7aoDw8cCm3mBmE82swswqampq2h6pSDOS6TRddUFUJPuEbmZdgfHAo63ZgLvPdPdydy/v06fp0WT25KhJhaRQPtdEUiV0EWhdCf2rwD/cfU04vcbMDgIIH9e2JYDS0lLWr19fMMlnT3F31q9f32zTyThJpNMUd1EJXaQ17dAvoqG6BWABMAGYEj4+3pYABgwYQHV1NaqO6XilpaW7dFkQV8mU07VYCV0kq4RuZnsDpwHfzpg9Bfi9mV0FvA+c15YASkpKdIektEsilVYbdBGyTOjuvg3o3WjeeoJWLyJ5FbRyUQldRGeBRF4ilaarLoqKKKFL9CXTaZXQRVBClxhIpFx16CIooUsMJFJptXIRQQldYiCpEroIoIQuMZBIpdUXughK6BIDSugiAZ0FEnnJtPpyEQEldImBZMpVQhdBCV1ioDYcsUik0CmhS+QlU+ptUQSU0CUGVOUiEtBZIJGnKheRgBK6RJ5auYgElNAl0tJpJ5VWlYsIKKFLxCXSaQAldBGyTOhm1sPM5pnZ22a21My+Yma9zGyhmS0LH3vmOliRxpKpYCxa1aGLZF9C/zXwjLt/ARgOLAUmAc+5+xDguXBaZI9KpIISupotimSR0M1sf+BE4F4Ad691943AmcCscLFZwFm5ClKkOQmV0EXqZVOs+SxQA9xvZq+b2T1mtg/Q191XA4SPBzb1ZjObaGYVZlZRU1PTYYGLQDBaEagOXQSyS+jFwEhghrsfCWylFdUr7j7T3cvdvbxPnz5tDFOkaYlkUELXEHQi2SX0aqDa3ReF0/MIEvwaMzsIIHxcm5sQRZrX0MpFVS4iLSZ0d/8I+MDMDg1njQKWAAuACeG8CcDjOYlQZDcaWrmohC5SnOVy3wPmmFlXYDlwBcGXwe/N7CrgfeC83IQo0ryGVi4qoYtkldDdvQoob+KlUR0bjkjr1CV0ldBFdKeoRFxCVS4i9XQWSKQl66pcdFFURAldoi2RVgldpI7OAom0RFLNFkXqKKFLpNXdKaq+XESU0CXi6i6Kdi1WCV1ECV0iTb0tijTQWSCRVnenqFq5iCihS8TV9eXSVa1cRJTQJdrqWrmot0URJXSJuGRaVS4idZTQJdJqU6pyEamjs0Airf6iqHpbFFFCl2hLptKYQZESuogSukRbbcop6dIFMyV0kaz6QzezFcAWIAUk3b3czHoBc4EyYAVwvrtvyE2YIk1LptK6ICoSak0J/RR3H+HudQNdTAKec/chwHO0YuBokY6STLt6WhQJtedMOBOYFT6fBZzV/nBEWqc2lVZPiyKhbBO6A8+aWaWZTQzn9XX31QDh44FNvdHMJppZhZlV1NTUtD9ikQzJVFr9uIiEsh0k+jh3X2VmBwILzeztbDfg7jOBmQDl5eXehhhFmpVMOSXqaVEEyLKE7u6rwse1wHzgaGCNmR0EED6uzVWQIs2pTaUpUQldBMgioZvZPma2X91z4HRgMbAAmBAuNgF4PFdBijQnmXK1chEJZVPl0heYH7bzLQYedvdnzOw14PdmdhXwPnBe7sIUaVoilVYrF5FQiwnd3ZcDw5uYvx4YlYugRLKVSLt6WhQJ6UyQSEum0pTotn8RQAldIk5VLiINdCZIpCV0UVSknhK6RFoynVZf6CIhnQkSaYmkSugidZTQJdIS6bRauYiEdCZIpCVTrioXkZDOBIm0RCqt4edEQkroEmlBKxf9G4uAErpEXNDKRSV0EVBCl4hLJHVRVKSOzgSJtKAvF5XQRUAJXSIukdKNRSJ1dCZIZKXSjjsagk4kpDNBIiuRSgNoCDqRkBK6RFZ9QlcJXQRoRUI3syIze93MngynB5vZIjNbZmZzzaxr7sIU+bRkKhhzXBdFRQKtKdpcByzNmP4VMNXdhwAbgKs6MjCRliTSYQldF0VFgCwTupkNAL4G3BNOG3AqMC9cZBZwVi4CFGlOIiyhl6iELgJkX0KfBtwApMPp3sBGd0+G09VA/6beaGYTzazCzCpqamraFaxIpmRYh65WLiKBFs8EMzsDWOvulZmzm1jUm3q/u89093J3L+/Tp08bwxT5tPoSerESughAcRbLHAeMN7NxQCmwP0GJvYeZFYel9AHAqtyFKfJpDa1cVOUiAlmU0N39Jncf4O5lwIXA8+5+CfAC8I1wsQnA4zmLUqQJDa1cVEIXgfa1Q78R+JGZvUtQp35vx4Qkkp3auhK6LoqKANlVudRz9xeBF8Pny4GjOz4kkewkU2q2KJJJZ4JEVjJd12xR/8YioIQuEVZX5aI7RUUCSugSWXUXRdWXi0hAZ4JEVlK9LYrsQgldIqtWd4qK7EJngkRWUn25iOxCCV0iK6neFkV2oTNBIqtW/aGL7EIJXSIrqRGLRHahM0Eiq2FMUf0bi4ASukRYXfe5xeptUQRQQpcIa2jlon9jEVBClwhLpNJ0MShSCV0EUEKXCEuk0+oLXSSDzgaJrGTK6aqELlJPZ4NEViKVVht0kQzZDBJdamZ/N7M3zOwtM7slnD/YzBaZ2TIzm2tmXXMfrkiDRMrVj4tIhmzOhp3Aqe4+HBgBjDWzY4BfAVPdfQiwAbgqd2GKfFoylaarSugi9bIZJNrd/ZNwsiT8c+BUYF44fxZwVk4iFGlGUOWiErpInazOBjMrMrMqYC2wEHgP2OjuyXCRaqB/M++daGYVZlZRU1PTETGLAJBIu+rQRTJkldDdPeXuI4ABBANDH9bUYs28d6a7l7t7eZ8+fdoeqUgjiWRarVxEMrTqbHD3jcCLwDFADzMrDl8aAKzq2NBEdi+pErrILrJp5dLHzHqEz/cCRgNLgReAb4SLTQAez1WQIk1JpNJq5SKSobjlRTgImGVmRQRfAL939yfNbAnwiJn9HHgduDeHcYp8SiKlKheRTC0mdHd/EziyifnLCerTRfIimXK6qutckXo6GySyEmlXT4siGXQ2SGQlkmkNEC2SQQldIiuZ1kVRkUw6GySykinX8HMiGXQ2SGTVptKUaHALkXpK6BJZyZRuLBLJpIQukZVMp9XKRSSDzgaJrNqkErpIJp0NElnJtFOsOnSRekroElmJVFqtXEQy6GyQSHJ3EilXKxeRDEroEkmpdND9vurQRRrobJBISqSChK4h6EQa6GyQSEqk0wDqy0UkgxK6RFIypSoXkcayGbFooJm9YGZLzewtM7sunN/LzBaa2bLwsWfuwxUJJFJBCV13ioo0yKZ4kwR+7O6HEYwleo2ZDQUmAc+5+xDguXBaZI+oS+gl6m1RpF42IxatBlaHz7eY2VKgP3AmcHK42CyCwaNvzEmUreTuvFG9ie21qXyHIjmyZvMOAEqKVUIXqZPNmKL1zKyMYDi6RUDfMNnj7qvN7MBm3jMRmAgwaNCg9sSatUX//pgLZ/5tj2xL8qv7XiX5DkGk08g6oZvZvsAfgB+4+2az7EpG7j4TmAlQXl7ubQmytepKb3eeP5yDuu+1JzYpedCtpAsjBvTIdxginUZWCd3MSgiS+Rx3/2M4e42ZHRSWzg8C1uYqyNbavD0BwAlD+tBnv255jkZEZM/IppWLAfcCS939zoyXFgATwucTgMc7Pry22bwjCcB+pa2qURIRibRsMt5xwDeBf5pZVTjvp8AU4PdmdhXwPnBebkJsvc3bE3Qr7kJpSVG+QxER2WOyaeXyKtBchfmojg2nY2zekWB/XSwTkQITy0a8m7cn2V/VLSJSYOKZ0FVCF5ECFM+Evj3B/qVK6CJSWOKZ0HckVUIXkYITz4S+PaE6dBEpOLFL6O6uOnQRKUixS+g7EmkSKVcfHyJScGKX0DeFt/3roqiIFJrYJfTNO8KEvpfq0EWksMQvoauELiIFKn4Jvb6EroQuIoUlfgl9e9DTopotikihiV9CVwldRApU/BJ6WIeuvtBFpNDEL6HvSFJa0oVuxeoLXUQKS/wSujrmEpEClc0QdPeZ2VozW5wxr5eZLTSzZeFjz9yGmT3d9i8ihSqbEvoDwNhG8yYBz7n7EOC5cLpT2Lw9qdv+RaQgtZjQ3f1l4ONGs88EZoXPZwFndXBcbbZJPS2KSIFqax16X3dfDRA+HtjcgmY20cwqzKyipqamjZvLnqpcRKRQ5fyiqLvPdPdydy/v06dPrjeni6IiUrDamtDXmNlBAOHj2o4Lqe2CvtCT6phLRApSWxP6AmBC+HwC8HjHhNM+22pTpNKuErqIFKRsmi3+DvgrcKiZVZvZVcAU4DQzWwacFk7nnW77F5FC1mLdhLtf1MxLozo4lnZr6JhLCV1ECk+s7hTV4BYiUsjildA1uIWIFLB4JXTVoYtIAYtVQt+0LUjouvVfRApRrBL65h3BRVH1hS4ihSheCX17gr27FlFSFKvdEhHJSqwy3+Yduu1fRApXvBL6dt32LyKFK14JXSV0ESlg8UvoauEiIgUqXgl9e1KDW4hIwYpXQlcJXUQKWGwSurtrcAsRKWixSehba1OkXXeJikjhik1C37RdPS2KSGGLTfZrtqdFd1j5v7Bjcx6iaqMDD4Neg/MdRXR9tBg2vp/vKKQle/WAQV8Bs3xHEhvtSuhmNhb4NVAE3OPueRu5qD6hZ1a57PwEFlwLb83PU1RtVFwKX/81DL8w35FESzoNr/4/eP4XgOc7GsnGsAvgjGnQde98RxILbU7oZlYE/BfBEHTVwGtmtsDdl3RUcK1R1zFXfQl9/Xsw91KoeRtGTYbPdboBlpqWTsLCn8H8b8Oq1+H0n0ORrgu0aOcWmP8dePtJ+OL58JXvAir5dWrv/AlevA3WLoULHoKeB+c7oshrTwn9aOBdd18OYGaPAGcCHZ7QF909gb4bKne7zOccnu2apuyP+0BRF9hUHSTCS/8Anzu1o0PKrcseg4WT4W+/gaVPQLf98h1R57dtPWz7GMbcBsf8h37GR0G/EcHfH74FM46D7v3zHVFuXfRIzqtS25PQ+wMfZExXA19uvJCZTQQmAgwaNKhNG0rv35+Pd37c4nLdioso6bt/UDDrXw4nXQ89y9q0zbwqKoGxt8GAo2DJ46j6IAtdiqH8Sig7Pt+RSGt8fgxMfAFevgMSW/MdTW4Vd8v5Jsy9bcnCzM4Dxrj71eH0N4Gj3f17zb2nvLzcKyoq2rQ9EZFCZWaV7l7e0nLtabZYDQzMmB4ArGrH+kREpB3ak9BfA4aY2WAz6wpcCCzomLBERKS12lyH7u5JM7sW+BNBs8X73P2tDotMRERapV3t0N39KeCpDopFRETaITa3/ouIFDoldBGRmFBCFxGJCSV0EZGYaPONRW3amFkNsLKNbz8AWNeB4USF9ruwFOp+Q+Huezb7fbC792lpRXs0obeHmVVkc6dU3Gi/C0vSzUlMAAADlklEQVSh7jcU7r535H6rykVEJCaU0EVEYiJKCX1mvgPIE+13YSnU/YbC3fcO2+/I1KGLiMjuRamELiIiu6GELiISE5FI6GY21sz+ZWbvmtmkfMeTK2Y20MxeMLOlZvaWmV0Xzu9lZgvNbFn42DPfsXY0Mysys9fN7MlwerCZLQr3eW7YRXPsmFkPM5tnZm+Hx/0rBXK8fxj+jy82s9+ZWWkcj7mZ3Wdma81scca8Jo+vBe4K89ybZjaytdvr9Ak9YzDqrwJDgYvMbGh+o8qZJPBjdz8MOAa4JtzXScBz7j4EeC6cjpvrgKUZ078Cpob7vAG4Ki9R5d6vgWfc/QvAcILPINbH28z6A98Hyt39CILuty8knsf8AWBso3nNHd+vAkPCv4nAjNZurNMndDIGo3b3WqBuMOrYcffV7v6P8PkWgpO7P8H+zgoXmwWclZ8Ic8PMBgBfA+4Jpw04FZgXLhK7fQYws/2BE4F7Ady91t03EvPjHSoG9jKzYmBvYDUxPObu/jLQeEDk5o7vmcCDHvgb0MPMDmrN9qKQ0JsajDrmw4ODmZUBRwKLgL7uvhqCpA8cmL/IcmIacAOQDqd7AxvdPRlOx/WYfxaoAe4Pq5vuMbN9iPnxdvcPgTuA9wkS+SagksI45tD88W13rotCQrcm5sW6raWZ7Qv8AfiBu2/Odzy5ZGZnAGvdvTJzdhOLxvGYFwMjgRnufiSwlZhVrzQlrDM+ExgM9AP2IahuaCyOx3x32v1/H4WEXlCDUZtZCUEyn+Pufwxnr6n76RU+rs1XfDlwHDDezFYQVKedSlBi7xH+HIf4HvNqoNrdF4XT8wgSfJyPN8Bo4N/uXuPuCeCPwLEUxjGH5o9vu3NdFBJ6wQxGHdYd3wssdfc7M15aAEwIn08AHt/TseWKu9/k7gPcvYzg2D7v7pcALwDfCBeL1T7XcfePgA/M7NBw1ihgCTE+3qH3gWPMbO/wf75uv2N/zEPNHd8FwGVha5djgE11VTNZc/dO/weMA94B3gP+T77jyeF+Hk/wE+tNoCr8G0dQp/wcsCx87JXvWHO0/ycDT4bPPwv8HXgXeBTolu/4crTPI4CK8Jg/BvQshOMN3AK8DSwGZgPd4njMgd8RXCdIEJTAr2ru+BJUufxXmOf+SdAKqFXb063/IiIxEYUqFxERyYISuohITCihi4jEhBK6iEhMKKGLiMSEErqISEwooYuIxMT/BxL5uvvTs+m2AAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x7f0bf0dfa160>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "pwmData=Peeker.to_dataframe()\n",
    "pwmData=pwmData[pwmData['clk']==1]\n",
    "pwmData.reset_index(drop=True, inplace=True)\n",
    "pwmData.plot(y=['dutyCount', 'ofState'], title='pwm on/off vs duty cycle');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### pwm Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from pwm.v***\n",
      "\n",
      " // File: pwm.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:45:49 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module pwm (\n",
      "    clk,\n",
      "    dutyCount,\n",
      "    ofState\n",
      ");\n",
      "// pwm module\n",
      "// \n",
      "// Inputs:\n",
      "//     clk(bool): clock\n",
      "//     dutyCount(bitVec): clock cycle percent on time value\n",
      "//     using an 8Bit internal counter\n",
      "//     \n",
      "// Ouputs:\n",
      "//     ofState(bool): on/off state signal of the PWM\n",
      "\n",
      "input clk;\n",
      "input [7:0] dutyCount;\n",
      "output ofState;\n",
      "reg ofState;\n",
      "\n",
      "reg [7:0] counter = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: PWM_LOGIC\n",
      "    counter <= (counter + 1);\n",
      "    ofState <= (counter < dutyCount);\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('pwm');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{pwm_RTL.png}}\n",
    "\\caption{\\label{fig:pwmRTL} pwm RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{pwm_SYN.png}}\n",
    "\\caption{\\label{fig:pwmSYN} pwm Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### pwm PYNQ-Z1 Constraints File\n",
    "this module is a sup module and therefore was not taken beyond synthesis and thus has no constraint file"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### pwm Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from pwm_TBV.v***\n",
      "\n",
      " // File: pwm_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:45:58 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module pwm_TBV (\n",
      "\n",
      ");\n",
      "// myHDL-> Verilog Testbench for `pwm`\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg [7:0] dutyCount = 0;\n",
      "reg ofState = 0;\n",
      "reg [7:0] pwm0_0_counter = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(dutyCount, ofState, clk) begin: PWM_TBV_PRINT_DATA\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", dutyCount);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", ofState);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: PWM_TBV_PWM0_0_LOGIC\n",
      "    pwm0_0_counter <= (pwm0_0_counter + 1);\n",
      "    ofState <= (pwm0_0_counter < dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: PWM_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: PWM_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        case (i)\n",
      "            'h5: begin\n",
      "                dutyCount <= 20;\n",
      "            end\n",
      "            'h2d: begin\n",
      "                dutyCount <= 80;\n",
      "            end\n",
      "            'h64: begin\n",
      "                $finish;\n",
      "            end\n",
      "            default: begin\n",
      "                // pass\n",
      "            end\n",
      "        endcase\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def pwm_TBV():\n",
    "    \"\"\"\n",
    "    myHDL-> Verilog Testbench for `pwm`\n",
    "    \"\"\"\n",
    "\n",
    "    clk=Signal(bool(0))\n",
    "    dutyCount=Signal(intbv(0)[8:])\n",
    "    ofState=Signal(bool(0))\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(clk, dutyCount, ofState)\n",
    "\n",
    "    DUT=pwm(clk, dutyCount, ofState)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==5:\n",
    "                dutyCount.next=20\n",
    "            elif i==45:\n",
    "                dutyCount.next=80\n",
    "            elif i==100:\n",
    "                raise StopSimulation()\n",
    "            else:\n",
    "                pass\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "TB=pwm_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('pwm_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## top myHDL Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def top(clk, led):\n",
    "    \"\"\"\n",
    "    FPGA Hello world multible pwm duty cycle controled leds\n",
    "    https://timetoexplore.net/blog/arty-fpga-verilog-02\n",
    "    \n",
    "    Target:\n",
    "        ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 4 leds\n",
    "    \n",
    "    \n",
    "    Input:\n",
    "        clk(bool): clock input    \n",
    "    Ouput:\n",
    "        led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
    "        \n",
    "    \"\"\"\n",
    "    led_i=[Signal(bool(0)) for _ in range(4)]\n",
    "    pwmled0=pwm(clk=clk, dutyCount=Signal(intbv(4)[8:]), ofState=led_i[0])\n",
    "    pwmled1=pwm(clk=clk, dutyCount=Signal(intbv(16)[8:]), ofState=led_i[1])\n",
    "    pwmled2=pwm(clk=clk, dutyCount=Signal(intbv(64)[8:]), ofState=led_i[2])\n",
    "    pwmled3=pwm(clk=clk, dutyCount=Signal(intbv(255)[8:]), ofState=led_i[3])\n",
    "    \n",
    "    @always_comb\n",
    "    def ouputBuffer():\n",
    "        led.next=concat(led_i[3], led_i[2], led_i[1], led_i[0])\n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "led=Signal(intbv(0)[4:]); Peeker(led, 'led')\n",
    "\n",
    "DUT=top(clk, led)\n",
    "\n",
    "\n",
    "def top_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `top`\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==1000:\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, top_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010\"}, {\"name\": \"led\", \"wave\": \"==.......=.......................=...............................................................................................=.............................................................................................................................................................................................................................................................................................................................................................................................=.=.......=.......................=...............................................................................................=.............................................................................................................................................................................................................................................................................................................................................................................................=.=.......=.......................=...............................................................................................=.............................................................................................................................................................................................................................................................................................................................................................................................=.=.......=.......................=...............................................................................................=.............................................................................................................................................................................................................................................................................................................................................\", \"data\": [\"0\", \"f\", \"e\", \"c\", \"8\", \"0\", \"f\", \"e\", \"c\", \"8\", \"0\", \"f\", \"e\", \"c\", \"8\", \"0\", \"f\", \"e\", \"c\", \"8\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAXQAAAEICAYAAABPgw/pAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAAIABJREFUeJzt3X+wHGWd7/H3d845ySG/DCGJEJKQ8CuKFgvhoAYBKUBA1LDUsiXsurKKG26tezeoXIQbq2Dv1Vq9chW53lJTgKyC4IIggrgkG2FZSwQD4cqPAIkQyEkC54Sf+Ul+fe8f03PO5DDnzEzPMzPpfj6vqqmZ6enpfvqZ7u88/TxPP23ujoiIZF+h3QkQEZEwFNBFRHJCAV1EJCcU0EVEckIBXUQkJxTQRURyQgFd2sLMbjSzr43w+WYzO7SVacoSM3vKzE5pdzpk36KALgPMbI2ZnV5h+ilmticJsuWPecnnD5jZdjPbZGZvmdmjZna5mY1OmxZ3H+fuzyfLHzH4hzLc9rdbpe139/e5+wNtSpLsoxTQpVbrkyBb/nio7PN/cPfxwEHAl4HzgXvNzNqS2hYzs852p0FEAV2CcvctSclxPjAP+PgIs082s6VJyf4/zOyQ0gdm5mZ2uJktAP4auCw5K7g7Kf3fXr4gM/uumV2bvH6XmV1vZhvMbJ2Zfc3MOsrm/TszW5ms92kzm2tmPwFmAncn67ksmXd+Ur3xRnIm8t6y5awxs6+Y2R+BLUODupn9wMyuHjLtLjP7UvL6K0n6NpnZs2Z22tAMqrT9Zes+PXl9lZndZmY3Jct6wsyONLMrzKzPzNaa2RllyxwxfyTD3F0PPXB3gDXA6RWmnwL0jvC9B4DPV5j+IPDNYb5zI7AJOBkYDXwX+G3Z5w4cXjbv18o+OwTYCkxI3ncAG4APJe9/AfwQGAtMBR4BLk4++0tgHXA8YMDhwCGVth84EtgCfBToAi4DVgOjyuZ/HJgB7FdhG08G1gKWvN8f2AZMA+Ykn01LPpsFHDZCXn1tyLSBtAJXAduBM4FO4MfAC8CiJN1/B7xQ9t1h80ePbD9UQpdaTUtKqeWPsVW+sx6YNMLnv3L3B939bYrBZ56ZzaiWEHd/EXgM+PNk0qnAVnf/vZm9G/gYcIkXzxb6gO9QrAIC+Dzwv9z9D160OlleJZ9K0rjU3XcCVwP7ASeUzXOtu691920Vvv+fFP+YTkrenwc85O7rgd0U/8iOMrMud1/j7n+qtu0j+E93v8/ddwG3AVOAbyTpvhWYZWYTa8gfyTAFdKnVenefOOSxpcp3DgZeG+HztaUX7r45mXdajen5KXBB8vqvkvdQLL13ARtKfzwUS6NTk89nALUGzmnAQLB39z1Jmg+utA1DubtTDKbl6bw5+Ww1cAnF0nWfmd1qZrVueyWvlL3eBmx0991l7wHGUT1/JMMU0KUpkpL2cRRLqcMZKI2b2TiKpfn1FearNCTobcApZjYdOJfBgL4WeBuYXPbHM8Hd31f2+WHDpGfoetZTDIClNFqS5nVV0lbuFuC8pH3gg8DPB77o/lN3PzFZhwPfrDFdjaiWP5JhCugyVJeZdZc96uq9YWZjzOwjwF0U62bvHWH2s83sRDMbBfxP4GF3r1TifQXYq0+6u/dTrLv/EcX64ZXJ9A3AEuB/m9kEMyuY2WFJmgCuAy41s+Os6PCyxtih6/lX4ONmdpqZdVHsvfM28LsaswN3XwH0J+u9z93fADCzOWZ2atK1czvFUvTuYRbzju1Pq4b8kQxTQJeh7qUYXEqPq5Lp0+yd/dD/oux73zOzTRSDzzUUS6JnJdUUw/kpcCXFqpbjKPbmqOR6inXNb5jZL4Z8/3QGS+clnwFGAU8DrwO3U+xOibvfBnw9+c4mig2EpXr+fwa+mqznUnd/Fvg08H+AjcAngU+6+44RtqmSWyqkczTwjWS5L1Os8vjvw3x/uO1Pa9j8kWwrtb6LiEjGqYQuIpITCugiIjmhgC4ikhMK6CIiOdHSAYUmT57ss2bNauUqRUQy79FHH93o7lOqzdfSgD5r1iyWL1/eylWKiGSemQ03PMVeVOUiIpITCugiIjmhgC4ikhO6y4qIZNrOnTvp7e1l+/bt7U5Kw7q7u5k+fTpdXV2pvq+ALiKZ1tvby/jx45k1axaW4Tseujuvvvoqvb29zJ49O9UyVOUiIpm2fft2DjjggEwHcwAz44ADDmjoTEMBXUQyL+vBvKTR7chEQF+28hW+veRZHnyuv91JyZTe17dyzb8/x5KnXm53UjKlf9PbXLtsFXc9vq76zDLgzW07+d5vVvGvfxj2Jk7SZJmoQ/+P5/r58UMvcsTUcSz9ksbhr9Vty3v57rJVHDB2FGe878B2JyczfvXH9Xx76XMAnHPMwVXmlpL7n+nj6iXFfDv76IMYNzoT4SWIcePGsXnz5prnv+qqqxg3bhyXXnpp0HRkIsf/xznv561tO1mx9o12JyVT9iRj3e/cPdI9JmSo3WW3CNi9x+ko5ON0vtl27xnMuB279hRv4SEtlYkqF4CujgI7dykw1aN075Kdu3UTk3qU3/RFf4a1K9/LYs63b33rWxx//PEcffTRXHnllQPTv/71rzNnzhxOP/10nn322aasOxMldICuzgI7FJhSifngatTO3Xvo7upodzIyZ0ebCl//dPdTPL3+raDLPGraBK78ZG330F6yZAmrVq3ikUcewd2ZP38+Dz74IGPHjuXWW29lxYoV7Nq1i7lz53LccccFTSdkKKCP6igoMKW0a4+zZ49TUNVB3XR2k06sx+qSJUtYsmQJxx57LACbN29m1apVbNq0iXPPPZcxY8YAMH/+/KasPzMBvbNg0e4kaXnZSfDOPXsYXVBJs167tM/VbO+qqvb8EdZakm4Wd+eKK67g4osv3mv6Nddc05KuldmpQ+9UCb0RKmmms0P7XCqxHqtnnnkmN9xww0CPl3Xr1tHX18fJJ5/MnXfeybZt29i0aRN33313U9afmRJ6V0eBnbsdd8/NRQTNVlZgKjYoq9dBTfbKN/0R1qw8p2L9IzzjjDNYuXIl8+bNA4rdGW+66Sbmzp3Lpz71KY455hgOOeQQTjrppKasPzMBfVRHMYjv3O2M6lRAr1esJaZGKd/Sia1HWnkf9IULF7Jw4cJ3zLNo0SIWLVrU1HRkp8qlo5hUHWDpxFpialS7emtknc5s2qNqQDezG8ysz8yerPDZpWbmZja5OckbpIBev737BesAq9Vejcna32q3V1WV8q0daimh3wicNXSimc0APgq8FDhNFXV1FpOqkmY6OsDS0R9hOq0+Tst72GRZo9tRtQ7d3R80s1kVPvoOcBlwV0MpqFGpDn3JU68waewoCmaceMTkqMaLqFf5vnH/M32s7tuMASccNpl3jUk3gH4MyvPtt6s3snHz2wB8YPYkJo9Ty/Jwys9sHnnhtYGhAI6dOZGD3rVf09bb3d3Nq6++mvkhdEvjoXd3d6deRqpoaGbzgXXu/v+qZaCZLQAWAMycOTPN6gAGDqSv/mKw5ueKj72Hiz9yWOplxuSff/3MwOv/8pHDuPxj72ljarLj2mWrBl6ff/wMvvEXR7cxNdlx/W9f4PrfvgDAWe87kB/8TfirIkumT59Ob28v/f3ZH421dMeitOoO6GY2BlgEnFHL/O6+GFgM0NPTk/p84tT3TOX+S08ZaKQ685oH2bJjd9rFRWNUZ4FlX/oIW5O8Ou8Hv2Prjl1tTlU2/PuXTqZUc/C5G/+g/a1Gd/z9CYwdVQwtl/zscbY0eX/r6upKfYefvElTQj8MmA2USufTgcfM7APu3rSBt82M2ZPHDrwvGOzZk496s2YpnQLPmDRmYNqojsJeo+LJO5VyZ9rE/RiTBKburoL2typKVVUHTuhm2sRiFcvYUR0Do35K89Ud0N39CWBq6b2ZrQF63H1jwHRV1VEwdmtHqWpohVihYDrAamRluddRMP0R1qi8FragfGupWrot3gI8BMwxs14zu6j5yaquYKYSUzUVsqfDdIBVU+n/rmAqQFRTKXc6zNijDlYtU0svlwuqfD4rWGrqoBJTbYa2WRfzrT1pyZryvOsoqABRq6FnNupq3DqZuVJ0qA6VmFIpFFCVSwqq4ktHVS6tldmAXlCJqarhToF1gI3MK+RcQflWVaX/uw5TAaKVMhvQVWKqjQ1pFi0o31LpUGNyzfZqFNUfYUtlNqAXd5R2pyJ7OtSYXFXlkqYCUxqqcmmtzAb0joL6oVdTaVwINSbXbu/ud6i3RhWVqqo6TGc2rZTdgK5G0ZoM7eVS0AGWiqr4ale+y6kA0VqZDehqFK2uYtWBDrBUVBdcXcX++wVD2dY6mQ3oKjHVptKVohoRtjZD+1PrzKZG5f33Df0RtlB2A7pKTKl0aAycqiq2PWh/S0WNoq2V2YCuMUmqq9gPXQdYzTQmSX2GvfRfx2nLZDeg61SuJkPHqzc1JqdS0AUyNdOgZu2T4YCufujVDNefWlUuI1NjckoVMk5n0q2V2YCuRqraDG0UVWNy7crzrtjds21JyZS9BjVT20NLZTqga0epn7p7Vqe2h3CUb62V2YCuC2Sqq3zlHiqh16i8/UElzeoq5Y7ObForswFd//w10njoQaguuHZ7XymqzgutlN2ArhJTVcPdeUdVLiPT4Fzp6E5P7ZfZgF4oVN6BZG+VGkVV0qzNXo2iuoS9ZuVVVYWCVbxQS5qjlnuK3mBmfWb2ZNm0b5nZM2b2RzO708wmNjeZ76TeGuloPPTqKrY96E5PqejMprVqKaHfCJw1ZNpS4P3ufjTwHHBF4HRVpcGS0lE/9Nqp+119KpXES2c2KqW3Ri03iX7QzGYNmbak7O3vgfPCJqu6UR0FHl/7Bkcu+nXd3z1g3CiWfPFkxnd3NSFl+5ahV4p2dRRY8+rWVPk2vruTXy88iakTukMlLzO6Ogq8uW1nqnzbb1QHd/z9CRw2ZVwTUrbvKd/jRnUU3x351V+/4+5Z1YzuLPCTz3+QY2a0vAIgs6oG9Bp8DvjZcB+a2QJgAcDMmTMDrK7oC6cezpEHjq/7e8+9vIllz/Tx2pYduQ/olUpFF504m6kTRte9rJde3cqvntjAhje35z6gVypM/tUHZzK6q1B3Pforb27njhXrWPva1twH9EpZc+7c6Wzfuafuar43tu7klkdeYs3GLQrodWgooJvZImAXcPNw87j7YmAxQE9PT7Dzrrkz92fuzP3r/t6dK3pZ9kxfNA2qQ29wcdS0CRw1bULdy7n/2T5+9cSGigdtXpWf3Rw6ZRz/7cz31L2MFS+9zh0r1kWWb4OvD564H5eeOafuZazZuIVbHnmpYnuGDC91QDezC4FPAKd5hirISqd9auCqT+kYjSHfQm5h6U8hQ4fIPqH0p6Db/tUnVUA3s7OArwAfcfetYZPUXKUdJYbDK+Q2FgYCU8CFRqBQ2t8iyLeQ2ziwv4VbZBRq6bZ4C/AQMMfMes3sIuB7wHhgqZk9bmY/aHI6g4mtxFRfM9QIyxkITHHkWyiDZ4RtTkgL1dv4OZIYzghDqqWXywUVJl/fhLS0hEpM6URVYgqYcTH9EQY9IyxEdCodUGavFE0rthLT0G6LqZeTPMfShz1Qtg3WBceRbUUB8i6mNpuQogvog3/82lHqElGBqRltD3HkXDhRnREGFF1Aj6n1POSfVukAi6XEFLrtIYYSeshqpcF8iyDjAoowoJf++ePYUYIFptKLOLItmBh7B4WorrKI2rpCii+gJ88x7ChBG0UL8bQ9hMw31QWnU2rriqExOaT4AnpkJaZgjXvJczRnNqEakyNqeygJkXMx5lsI0QX0gurmUjGLqIQeMIzEdt1DKANtNjHscAFFF9Bj+ucPewl7ssxIAlPotocYsq0ZVVURZFtQEQb0uHprhApNMTbuhRBb7yAIU11ViOiMMKT4AnryHMPx1ZwSU/4zLmi+RdRbI+i+EdkZYSjRBfRCZHWaoRpFB+s0wyxvXxc83yLZ3yDMOWFMQ3SEFF1Aj6kOPaSY8q0Z2xhDvoUU2/UioUQX0ONqPdeVe2mFGjGw1H8/hjPCsIPBFZ+jOEwDii6gx9Z6Hq63hhpF04ipzaYkyJWi2t9SiS+gq7dGKoMHaf4zTsMOt99gFZ9yrh4RBvTis06B6xNdN7Lgw+fmP+Oac91DwIVGILqAHluJKfS43jEcYGGvFE2WGUG+lYRof4itN1ootdyC7gYz6zOzJ8umTTKzpWa2Knnev7nJDCeqElNTGqnyn2/QjLaH/OdbcwY1C7fMGNRSQr8ROGvItMuBZe5+BLAseZ8JsfVvDXd/x7jObEKJ8U5qIc4KdWVyOlUDurs/CLw2ZPI5wL8kr/8F+PPA6Wqi+C70CKEQUdtD0Aseo+omG05MZ9Ihpa1Df7e7bwBInqcON6OZLTCz5Wa2vL+/P+XqwompxNScUQODLXKfFu5K0eJzDNnWlP0t2BLj0PRGUXdf7O497t4zZcqUZq+uqtiGMw0dmGIoMQXtrRHZTclDMovnOA0lbUB/xcwOAkie+8IlqbliqkMP20gVWQk9UNuDJUdYDIEp9CYWzKLZ30JJG9B/CVyYvL4QuCtMcpovthJT+JsdR5JxgehK0QaWg/a3etXSbfEW4CFgjpn1mtlFwDeAj5rZKuCjyftMiOnCopCiGpwr4L4xeN1DDDkXVsFMuVanzmozuPsFw3x0WuC0tMRgSbO96WiFkJsY24UeoS/IimF/C85UQq9XtFeKxlHWbMLNjiPItqaM5RJBvpUEG6nSiOUwDSa6gB5TiakZjaIx5BuEa3soiaGkGfrszbAo8i2k6AJ6jCWmEAb7Uyvj6lEIVXeTISG7yuo4rU90AX1wjAjtKXWJ6cwm4LIGzghjyLjAzCyK/S2k+AJ6RFeghSxNF2KqRCdc20NMo3uG3jXMdEZYrwgDevFZvTXqXE7yHEOJqTmjBkaQcYmQw8FFlG1BRBfQo6pDb0pvjRgyLvwFWTFkW+hNLBQsmv0tlOgCemwlJvWnbq/Yxg6CgF1l0f5Wr/gCekQlppDU9pBesS5Y6mVmqkOvU3QBffDemPnfUZpzj8f85xsQtCN6weLoTx1+cC6V0OsVXUAviWU/CXfVXjxtD8F7azRhmfuycP+FGm2xXtEF9EIhnjrNkNsYXdtDwGUVIulPHbp6pKDx0OsWXUCPbTjTcFftxVOHHlxk/alDNsTHcpyGEl1AH6xDb3NCMkbjoaenS9jTiaXtIaToAvrguN7531GasYWxHF+hut5BsR0jhqqDprQ9hF1k7sUb0CPZU0KFpZgGmQodfGMroYcbslmNovWKL6ATU6NouGXFNshUyP+vWAaZCr2Jukl0/RoK6Gb2RTN7ysyeNLNbzKw7VMKaZXAY2DhokKn20yBT6egWdPVLHdDN7GDgH4Eed38/0AGcHyphzVIKcLGUNEOJqdti8JImcVW5hGK6BV3dqt5TtIbv72dmO4ExwPrGk9RcpRL68xu38LvVG9ubmCZbvuY1OjvC1KqVCvovvbY19/n2yAuvsWt3wKGHC8a6N7blPt9+//yrQZdXMKPvrbdzk2/vPWgC+48d1dR1pA7o7r7OzK4GXgK2AUvcfcnQ+cxsAbAAYObMmWlXF8zozg66OowfP/QiP37oxXYnJzPMjPGjO7njsXXc8di6dicnU8Z3d7L06VdY+vQr7U5Kpozv7uSh51/locB/FO1y42eP55Q5U5u6jtQB3cz2B84BZgNvALeZ2afd/aby+dx9MbAYoKenp+3nT/uN6uC+S06mf9Pb7U5KU23cvIMv/PSxoMu8d+FJrH9jW9Bl7mu279rDhTc8EnSZP1swj7WvbQ26zH3Rpxb/Pujyrruwhxf6twRdZjvNOXB809fRSJXL6cAL7t4PYGZ3ACcAN434rX3AoVPGceiUce1ORlOta0LgnTFpDDMmjQm+3H3J1h27gi9z2sT9mDZxv+DLzbup47uZOn6f72exT2mkgvUl4ENmNsaKLY2nASvDJEsaFU+v8bBCDWYm0g6pA7q7PwzcDjwGPJEsa3GgdEmDIroOKCjlm2RZQ71c3P1K4MpAaRERkQZEd6VoLFR1IBIfBfScUtVBOso3yTIF9JxSXBKJjwK6SBlVVUmWKaDnleJSKqpykSxTQM8plTTTUa5Jlimg55RKmiLxUUAXKRPy1nMiraaAnlMKS+ko3yTLFNBzSiXNdJRtkmUK6CIiOaGAnlMqaKajMxvJMgX0nFJcEomPAnpOqR+6SHwU0EVEckIBPa9UQBeJjgJ6TqkOXSQ+Cug5pXguEp+GArqZTTSz283sGTNbaWbzQiVMRETq09A9RYHvAv/m7ueZ2ShgTIA0SQDqTy0Sn9QB3cwmACcDfwvg7juAHWGSJY1SOBeJTyNVLocC/cCPzGyFmV1nZmOHzmRmC8xsuZkt7+/vb2B1Ug8V0EXi00hA7wTmAt9392OBLcDlQ2dy98Xu3uPuPVOmTGlgdSIiMpJGAnov0OvuDyfvb6cY4GUfoCtFReKTOqC7+8vAWjObk0w6DXg6SKqkYapyEYlPo71c/itwc9LD5Xngs40nSURE0mgooLv740BPoLSIiEgDdKVoTqnKRSQ+Cug5pUZRkfgooOeUSugi8VFAFxHJCQX0nFIBXSQ+Cug5pcG5ROKjgJ5TCuci8VFAFxHJCQX0nFKNi0h8FNBzSnXoIvFRQBcRyQkFdBGRnFBAFxHJCQV0EZGcUEAXEckJBXQRkZxQQBcRyYmGA7qZdZjZCjO7J0SCREQknRAl9IXAygDLERGRBjQU0M1sOvBx4LowyRERkbQaLaFfA1wG7BluBjNbYGbLzWx5f39/g6sTEZHhpA7oZvYJoM/dHx1pPndf7O497t4zZcqUtKsTEZEqGimhfxiYb2ZrgFuBU83spiCpEhGRuqUO6O5+hbtPd/dZwPnAb9z908FSJiIidVE/dBGRnOgMsRB3fwB4IMSyREQkHZXQRURyQgFdRCQnFNBFRHJCAV1EJCcU0EVEckIBXUQkJxTQRURyQgFdRCQnFNBFRHJCAV1EJCcU0EVEckIBXUQkJxTQRURyQgFdRCQnFNBFRHJCAV1EJCcU0EVEciJ1QDezGWZ2v5mtNLOnzGxhyISJiEh9GrkF3S7gy+7+mJmNBx41s6Xu/nSgtImISB1Sl9DdfYO7P5a83gSsBA4OlTAREalPkDp0M5sFHAs8HGJ5IiJSv4YDupmNA34OXOLub1X4fIGZLTez5f39/Y2uTkREhtFQQDezLorB/GZ3v6PSPO6+2N173L1nypQpjaxORERG0EgvFwOuB1a6+7fDJUlERNJopIT+YeBvgFPN7PHkcXagdImISJ1Sd1t0998CFjAtIiLSAF0pKiKSEwroIiI5oYAuIpITCugiIjmhgC4ikhMK6CIiOaGALiKSEwroIiI5oYAuIpITCugiIjmhgC4ikhMK6CIiOaGALiKSEwroIiI5oYAuIpITCugiIjmhgC4ikhMK6CIiOdFQQDezs8zsWTNbbWaXh0qUiIjUL3VAN7MO4P8CHwOOAi4ws6NCJUxEROrTSAn9A8Bqd3/e3XcAtwLnhEmWiIjUq7OB7x4MrC173wt8cOhMZrYAWAAwc+bMBlYn9br2gmPZf0xXu5OROdd9pofd7u1ORubc/PkPsnHz2+1ORtQaCehWYdo7jgJ3XwwsBujp6dFR0kLz/2xau5OQSacf9e52JyGTPnz45HYnIXqNVLn0AjPK3k8H1jeWHBERSauRgP4H4Agzm21mo4DzgV+GSZaIiNQrdZWLu+8ys38A7gM6gBvc/algKRMRkbo0UoeOu98L3BsoLSIi0gBdKSoikhMK6CIiOaGALiKSEwroIiI5Yd7CK+LMrB94MeXXJwMbAyYnC7TNcdA2x6GRbT7E3adUm6mlAb0RZrbc3XvanY5W0jbHQdsch1Zss6pcRERyQgFdRCQnshTQF7c7AW2gbY6DtjkOTd/mzNShi4jIyLJUQhcRkREooIuI5EQmAnoeb0ZtZjPM7H4zW2lmT5nZwmT6JDNbamarkuf9k+lmZtcmefBHM5vb3i1Iz8w6zGyFmd2TvJ9tZg8n2/yzZDhmzGx08n518vmsdqY7LTObaGa3m9kzye89L++/s5l9MdmvnzSzW8ysO4+/s5ndYGZ9ZvZk2bS6f1szuzCZf5WZXZg2Pft8QM/xzah3AV929/cCHwK+kGzX5cAydz8CWJa8h+L2H5E8FgDfb32Sg1kIrCx7/03gO8k2vw5clEy/CHjd3Q8HvpPMl0XfBf7N3d8D/BnFbc/t72xmBwP/CPS4+/spDq99Pvn8nW8Ezhoyra7f1swmAVdSvIXnB4ArS38CdXP3ffoBzAPuK3t/BXBFu9PVhO28C/go8CxwUDLtIODZ5PUPgQvK5h+YL0sPine2WgacCtxD8VaGG4HOob83xbH25yWvO5P5rN3bUOf2TgBeGJruPP/ODN5veFLyu90DnJnX3xmYBTyZ9rcFLgB+WDZ9r/nqeezzJXQq34z64DalpSmSU8xjgYeBd7v7BoDkeWoyW17y4RrgMmBP8v4A4A1335W8L9+ugW1OPn8zmT9LDgX6gR8l1UzXmdlYcvw7u/s64GrgJWADxd/tUfL9O5er97cN9ptnIaDXdDPqrDKzccDPgUvc/a2RZq0wLVP5YGafAPrc/dHyyRVm9Ro+y4pOYC7wfXc/FtjC4Cl4JZnf5qS64BxgNjANGEuxumGoPP3OtRhuO4NtfxYCem5vRm1mXRSD+c3ufkcy+RUzOyj5/CCgL5meh3z4MDDfzNYAt1KsdrkGmGhmpbtnlW/XwDYnn78LeK2VCQ6gF+h194eT97dTDPB5/p1PB15w93533wncAZxAvn/ncvX+tsF+8ywE9FzejNrMDLgeWOnu3y776JdAqZX7Qop166Xpn0layj8EvFk6rcsKd7/C3ae7+yyKv+Nv3P2vgfuB85LZhm5zKS/OS+bPVMnN3V8G1prZnGTSacDT5Ph3pljV8iEzG5Ps56Vtzu3vPES9v+19wBlmtn9ydnNGMq1+7W5QqLHR4WzgOeBPwKJ2pyfQNp1I8bTqj8DjyeNsinWHy4BVyfOkZH5rtBIGAAAAkklEQVSj2NvnT8ATFHsQtH07Gtj+U4B7kteHAo8Aq4HbgNHJ9O7k/erk80Pbne6U23oMsDz5rX8B7J/33xn4J+AZ4EngJ8DoPP7OwC0U2wl2UixpX5TmtwU+l2z/auCzadOjS/9FRHIiC1UuIiJSAwV0EZGcUEAXEckJBXQRkZxQQBcRyQkFdBGRnFBAFxHJif8PE3N97Qv8jkEAAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x7f0bf0d86da0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "topData=Peeker.to_dataframe()\n",
    "topData=topData[topData['clk']==1]\n",
    "topData.reset_index(drop=True, inplace=True)\n",
    "topData.plot(y='led', title='LED bitvector vs time');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from top.v***\n",
      "\n",
      " // File: top.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:46:43 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module top (\n",
      "    clk,\n",
      "    led\n",
      ");\n",
      "// FPGA Hello world multible pwm duty cycle controled leds\n",
      "// https://timetoexplore.net/blog/arty-fpga-verilog-02\n",
      "// \n",
      "// Target:\n",
      "//     ZYNQ 7000 Board (Arty, PYNQ-Z1, PYNQ-Z2) with at least 4 leds\n",
      "// \n",
      "// \n",
      "// Input:\n",
      "//     clk(bool): clock input    \n",
      "// Ouput:\n",
      "//     led(4bitVec): led output to PYNQ-Z1/2 (ect.)\n",
      "//     \n",
      "\n",
      "input clk;\n",
      "output [3:0] led;\n",
      "wire [3:0] led;\n",
      "\n",
      "wire [7:0] pwm0_0_1_dutyCount;\n",
      "reg [7:0] pwm0_0_1_counter = 0;\n",
      "wire [7:0] pwm1_0_dutyCount;\n",
      "reg [7:0] pwm1_0_counter = 0;\n",
      "wire [7:0] pwm2_dutyCount;\n",
      "reg [7:0] pwm2_counter = 0;\n",
      "wire [7:0] pwm3_dutyCount;\n",
      "reg [7:0] pwm3_counter = 0;\n",
      "reg led_i [0:4-1];\n",
      "\n",
      "initial begin: INITIALIZE_LED_I\n",
      "    integer i;\n",
      "    for(i=0; i<4; i=i+1) begin\n",
      "        led_i[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "assign pwm0_0_1_dutyCount = 8'd4;\n",
      "assign pwm1_0_dutyCount = 8'd16;\n",
      "assign pwm2_dutyCount = 8'd64;\n",
      "assign pwm3_dutyCount = 8'd255;\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_PWM0_0_1_LOGIC\n",
      "    pwm0_0_1_counter <= (pwm0_0_1_counter + 1);\n",
      "    led_i[0] <= (pwm0_0_1_counter < pwm0_0_1_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_PWM1_0_LOGIC\n",
      "    pwm1_0_counter <= (pwm1_0_counter + 1);\n",
      "    led_i[1] <= (pwm1_0_counter < pwm1_0_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_PWM2_LOGIC\n",
      "    pwm2_counter <= (pwm2_counter + 1);\n",
      "    led_i[2] <= (pwm2_counter < pwm2_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_PWM3_LOGIC\n",
      "    pwm3_counter <= (pwm3_counter + 1);\n",
      "    led_i[3] <= (pwm3_counter < pwm3_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign led = {led_i[3], led_i[2], led_i[1], led_i[0]};\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: pwm0_0_1_dutyCount\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: pwm1_0_dutyCount\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: pwm2_dutyCount\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: pwm3_dutyCount\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('top');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{top_RTL.png}}\n",
    "\\caption{\\label{fig:topRTL} top RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{top_SYN.png}}\n",
    "\\caption{\\label{fig:topSYN} top Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{top_IMP.png}}\n",
    "\\caption{\\label{fig:topSYN} top Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Constraints File\n",
    "uses the same constraint file `constrs_countLED.xdc` as the project **Project 3: Countdown**"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from top_TBV.v***\n",
      "\n",
      " // File: top_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Mon Aug 20 12:46:54 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module top_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `top`\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "wire [3:0] led;\n",
      "wire [7:0] top0_0_pwm0_0_1_2_dutyCount;\n",
      "reg [7:0] top0_0_pwm0_0_1_2_counter = 0;\n",
      "wire [7:0] top0_0_pwm1_0_1_dutyCount;\n",
      "reg [7:0] top0_0_pwm1_0_1_counter = 0;\n",
      "wire [7:0] top0_0_pwm2_0_dutyCount;\n",
      "reg [7:0] top0_0_pwm2_0_counter = 0;\n",
      "wire [7:0] top0_0_pwm3_0_dutyCount;\n",
      "reg [7:0] top0_0_pwm3_0_counter = 0;\n",
      "reg top0_0_led_i [0:4-1];\n",
      "\n",
      "initial begin: INITIALIZE_TOP0_0_LED_I\n",
      "    integer i;\n",
      "    for(i=0; i<4; i=i+1) begin\n",
      "        top0_0_led_i[i] = 0;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "assign top0_0_pwm0_0_1_2_dutyCount = 8'd4;\n",
      "assign top0_0_pwm1_0_1_dutyCount = 8'd16;\n",
      "assign top0_0_pwm2_0_dutyCount = 8'd64;\n",
      "assign top0_0_pwm3_0_dutyCount = 8'd255;\n",
      "\n",
      "\n",
      "always @(led, clk) begin: TOP_TBV_PRINT_DATA\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", led);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_TBV_TOP0_0_PWM0_0_1_2_LOGIC\n",
      "    top0_0_pwm0_0_1_2_counter <= (top0_0_pwm0_0_1_2_counter + 1);\n",
      "    top0_0_led_i[0] <= (top0_0_pwm0_0_1_2_counter < top0_0_pwm0_0_1_2_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_TBV_TOP0_0_PWM1_0_1_LOGIC\n",
      "    top0_0_pwm1_0_1_counter <= (top0_0_pwm1_0_1_counter + 1);\n",
      "    top0_0_led_i[1] <= (top0_0_pwm1_0_1_counter < top0_0_pwm1_0_1_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_TBV_TOP0_0_PWM2_0_LOGIC\n",
      "    top0_0_pwm2_0_counter <= (top0_0_pwm2_0_counter + 1);\n",
      "    top0_0_led_i[2] <= (top0_0_pwm2_0_counter < top0_0_pwm2_0_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk) begin: TOP_TBV_TOP0_0_PWM3_0_LOGIC\n",
      "    top0_0_pwm3_0_counter <= (top0_0_pwm3_0_counter + 1);\n",
      "    top0_0_led_i[3] <= (top0_0_pwm3_0_counter < top0_0_pwm3_0_dutyCount);\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign led = {top0_0_led_i[3], top0_0_led_i[2], top0_0_led_i[1], top0_0_led_i[0]};\n",
      "\n",
      "\n",
      "initial begin: TOP_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: TOP_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i == 1000)) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: top0_0_pwm0_0_1_2_dutyCount\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: top0_0_pwm1_0_1_dutyCount\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: top0_0_pwm2_0_dutyCount\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: top0_0_pwm3_0_dutyCount\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def top_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `top`\n",
    "    \"\"\"\n",
    "\n",
    "    clk=Signal(bool(0))\n",
    "    led=Signal(intbv(0)[4:])\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(clk, led)\n",
    "\n",
    "    DUT=top(clk, led)\n",
    "    \n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "        \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==1000:\n",
    "                raise StopSimulation()\n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "TB=top_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('top_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Board Verification\n",
    "https://www.youtube.com/watch?v=DN-Hrm7YbpQ"
   ]
  }
 ],
 "metadata": {
  "author": "<em>myHDL</em> to <em>PYNQ-Z1/2</em> Fabric Only Examples",
  "hide_input": false,
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  },
  "latex_envs": {
   "LaTeX_envs_menu_present": true,
   "autoclose": false,
   "autocomplete": true,
   "bibliofile": "biblio.bib",
   "cite_by": "apalike",
   "current_citInitial": 1,
   "eqLabelWithNumbers": true,
   "eqNumInitial": 1,
   "hotkeys": {
    "equation": "Ctrl-E",
    "itemize": "Ctrl-I"
   },
   "labels_anchors": false,
   "latex_user_defs": false,
   "report_style_numbering": false,
   "user_envs_cfg": false
  },
  "toc": {
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "toc_cell": true,
   "toc_position": {
    "height": "641px",
    "left": "0px",
    "right": "1533.47px",
    "top": "184px",
    "width": "212px"
   },
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
