
always @(posedge clk) begin
    if (reset)
        q <= 4'b0001;  // Reset to 1
    else if (q == 4'b1010)  // If count reaches 10
        q <= 4'b0001;  // Wrap around to 1
    else
        q <= q + 1;  // Increment counter
end
endmodule