#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 13:52:59 2023
# Process ID: 8764
# Current directory: C:/Users/Administrator/Desktop/CPU_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4064 C:\Users\Administrator\Desktop\CPU_1\CPU_1.xpr
# Log file: C:/Users/Administrator/Desktop/CPU_1/vivado.log
# Journal file: C:/Users/Administrator/Desktop/CPU_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/CPU_1/CPU_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tfgg484-1
current_run [get_runs synth_2]
set_property part xc7a35tcsg324-1 [current_project]
WARNING: [IP_Flow 19-2162] IP 'RAM' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7a100tfgg484-1' used to customize the IP 'RAM' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'prgrom' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7a100tfgg484-1' used to customize the IP 'prgrom' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'cpuclk' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7a100tfgg484-1' used to customize the IP 'cpuclk' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'uart_bmpg_0' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7a100tfgg484-1' used to customize the IP 'uart_bmpg_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
reset_run prgrom_synth_1
reset_run cpuclk_synth_1
reset_run uart_bmpg_0_synth_1
launch_runs synth_2 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = 8a4ac8521f822e55; cache size = 5.620 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run prgrom_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run cpuclk_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-577] IP run uart_bmpg_0_synth_1 is available but is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Implementation target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci

WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci

WARNING: [Project 1-576] IP 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci' in run prgrom_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci' in run cpuclk_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
WARNING: [Project 1-576] IP 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' in run uart_bmpg_0_synth_1 is locked, no out-of-context (OOC) run will be launched. The run may not be able to complete.
Please select 'Report IP Status' from 'Tools/Report' or run the Tcl command 'report_ip_status' for more information.
[Wed May 17 14:00:51 2023] Launched prgrom_synth_1, cpuclk_synth_1, uart_bmpg_0_synth_1...
Run output will be captured here:
prgrom_synth_1: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/prgrom_synth_1/runme.log
cpuclk_synth_1: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1/runme.log
uart_bmpg_0_synth_1: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/uart_bmpg_0_synth_1/runme.log
[Wed May 17 14:00:51 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP RAM, cache-ID = 8a4ac8521f822e55; cache size = 5.620 MB.
WARNING: [Vivado 12-4801] The synthesis checkpoint for IP 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci' is available but stale and the IP is locked. An out-of-context (OOC) run will be created and/or launched, but synthesis may not be able to complete or could result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [Runs 36-337] The following IPs are either missing output products or output products are not up-to-date for Synthesis target. Since these IPs are locked, no update to the output products can be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci

[Wed May 17 14:02:10 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
set_property is_enabled false [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
set_property is_enabled true [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci]
ERROR: [IP_Flow 19-3449] Failed to set configurable element 'BUSIF_ENABLEMENT.CLOCK_CLK_IN2' to value 'false' for 'IP 'cpuclk''.
CRITICAL WARNING: [IP_Flow 19-4309] IP 'prgrom' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_1 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_1'...
update_compile_order -fileset sources_1
CRITICAL WARNING: [IP_Flow 19-4309] IP 'prgrom' is locked, parameter file paths could not be changed. Please ensure the IP is unlocked and retry the SaveAs/Import operation.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property is_enabled false [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci]
set_property is_enabled true [get_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -reset -force -quiet
remove_files  -fileset prgrom C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -reset -force -quiet
remove_files  -fileset uart_bmpg_0 C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci' from fileset 'uart_bmpg_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -reset -force -quiet
remove_files  -fileset cpuclk C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci
INFO: [Project 1-386] Moving file 'C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk/cpuclk.xci' from fileset 'cpuclk' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_1/uart_bmpg_1.xci
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/RAM.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name clk_wiz_0 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips cpuclk]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'cpuclk' to 'cpuclk' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
[Wed May 17 14:08:52 2023] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_0'...
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
[Wed May 17 14:09:14 2023] Launched uart_bmpg_0_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/uart_bmpg_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips RAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM' to 'RAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
[Wed May 17 14:13:18 2023] Launched RAM_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name prgrom -dir c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {prgrom} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips prgrom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'prgrom' to 'prgrom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom/prgmip32.coe' provided. It will be converted relative to IP Instance files '../prgrom/prgmip32.coe'
generate_target {instantiation_template} [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
[Wed May 17 14:20:42 2023] Launched prgrom_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM/dmem32.coe' provided. It will be converted relative to IP Instance files '../RAM/dmem32.coe'
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/RAM_synth_1

launch_runs -jobs 8 RAM_synth_1
[Wed May 17 14:22:03 2023] Launched RAM_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2

launch_runs synth_2 -jobs 8
[Wed May 17 14:22:14 2023] Launched RAM_synth_1, prgrom_synth_1...
Run output will be captured here:
RAM_synth_1: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/RAM_synth_1/runme.log
prgrom_synth_1: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/prgrom_synth_1/runme.log
[Wed May 17 14:22:14 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 14:26:02 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips cpuclk]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1

launch_runs -jobs 8 cpuclk_synth_1
[Wed May 17 14:26:30 2023] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 14:28:08 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.USE_LOCKED {true} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40}] [get_ips cpuclk]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1

launch_runs -jobs 8 cpuclk_synth_1
[Wed May 17 14:28:42 2023] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 14:28:50 2023] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1/runme.log
[Wed May 17 14:28:50 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips cpuclk]
generate_target all [get_files  c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Wed May 17 14:32:05 2023] Launched cpuclk_synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files -ipstatic_source_dir C:/Users/Administrator/Desktop/CPU_1/CPU_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/modelsim} {questa=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/questa} {riviera=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Administrator/Desktop/CPU_1/CPU_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 14:33:33 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 14:47:33 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.dcp' for cell 'cclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.dcp' for cell 'dm/ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.dcp' for cell 'pgr/instmem'
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, cclk/inst/clkin1_ibufg, from the path connected to top-level port: fpga_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, uart/inst/upg_inst/upg_rx_i_IBUF_inst, from the path connected to top-level port: rx 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_tx_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cclk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Administrator/Desktop/CPU_1/.Xil/Vivado-8764-S210-08/dcp29/cpuclk.edf:264]
Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk_board.xdc] for cell 'cclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk_board.xdc] for cell 'cclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc] for cell 'cclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2383.562 ; gain = 559.957
Finished Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc] for cell 'cclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'Y19' is not a valid site or package pin name. [C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'V18' is not a valid site or package pin name. [C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc:2]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2445.410 ; gain = 756.090
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 15:19:21 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.dcp' for cell 'cclk'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg_0.dcp' for cell 'uart'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/RAM_1/RAM.dcp' for cell 'dm/ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/prgrom_1/prgrom.dcp' for cell 'pgr/instmem'
INFO: [Netlist 29-17] Analyzing 452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, cclk/inst/clkin1_ibufg, from the path connected to top-level port: fpga_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_clk_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uart/inst/upg_inst/upg_rst_i_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, uart/inst/upg_inst/upg_rx_i_IBUF_inst, from the path connected to top-level port: rx 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_adr_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_clk_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_dat_o_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_done_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_tx_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. uart/inst/upg_inst/upg_wen_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'cclk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [C:/Users/Administrator/Desktop/CPU_1/.Xil/Vivado-8764-S210-08/dcp38/cpuclk.edf:264]
Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk_board.xdc] for cell 'cclk/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk_board.xdc] for cell 'cclk/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc] for cell 'cclk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc:57]
Finished Parsing XDC File [c:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xdc] for cell 'cclk/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CPU_1/CPU_1.srcs/constrs_1/new/c.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 15:35:02 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 15:40:58 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2 -jobs 8
[Wed May 17 15:50:22 2023] Launched synth_2...
Run output will be captured here: C:/Users/Administrator/Desktop/CPU_1/CPU_1.runs/synth_2/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 15:57:34 2023...
