

================================================================
== Vitis HLS Report for 'sobel_Pipeline_1'
================================================================
* Date:           Sun Dec 17 06:35:23 2023

* Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        sobel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.813 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1538|     1538|  5.126 us|  5.126 us|  1538|  1538|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1536|     1536|         1|          1|          1|  1536|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       36|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|       13|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       13|       72|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_46_fu_68_p2       |         +|   0|  0|  18|          11|           1|
    |exitcond10410_fu_62_p2  |      icmp|   0|  0|  11|          11|          11|
    |mask_fu_97_p2           |       shl|   0|  0|   7|           1|           3|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  36|          23|          15|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   11|         22|
    |empty_fu_38              |   9|          2|   11|         22|
    |line_buf_we0             |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_38  |  11|   0|   11|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sobel_Pipeline_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sobel_Pipeline_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sobel_Pipeline_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sobel_Pipeline_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sobel_Pipeline_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sobel_Pipeline_1|  return value|
|line_buf_address0  |  out|    9|   ap_memory|          line_buf|         array|
|line_buf_ce0       |  out|    1|   ap_memory|          line_buf|         array|
|line_buf_we0       |  out|    3|   ap_memory|          line_buf|         array|
|line_buf_d0        |  out|   24|   ap_memory|          line_buf|         array|
+-------------------+-----+-----+------------+------------------+--------------+

