{"relationshipsSections":[{"identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"],"kind":"relationships","title":"Conforming Types","type":"conformingTypes"}],"kind":"symbol","sections":[],"schemaVersion":{"minor":3,"major":0,"patch":0},"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"protocol"},{"text":" ","kind":"text"},{"kind":"identifier","text":"SPIPort"}],"platforms":["macOS"],"languages":["swift"]}]}],"variants":[{"paths":["\/documentation\/coreavr\/spiport"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort"},"topicSections":[{"title":"Associated Types","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/PortDataType"]},{"title":"Type Properties","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/controlRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/dataRegister","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/statusRegister"]}],"metadata":{"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"SPIPort"}],"title":"SPIPort","navigatorTitle":[{"text":"SPIPort","kind":"identifier"}],"externalID":"s:7CoreAVR7SPIPortP","roleHeading":"Protocol","modules":[{"name":"CoreAVR"}],"role":"symbol","symbolKind":"protocol"},"references":{"doc://CoreAVR/documentation/CoreAVR/SPIPort/statusRegister":{"kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"statusRegister","kind":"identifier"},{"kind":"text","text":": "},{"text":"UInt8","kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V"}],"type":"topic","url":"\/documentation\/coreavr\/spiport\/statusregister","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/statusRegister","required":true,"title":"statusRegister"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPIPort/PortDataType":{"kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"associatedtype"},{"kind":"text","text":" "},{"text":"PortDataType","kind":"identifier"},{"text":" : ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sz","text":"BinaryInteger"}],"type":"topic","url":"\/documentation\/coreavr\/spiport\/portdatatype","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/PortDataType","required":true,"title":"PortDataType"},"doc://CoreAVR/documentation/CoreAVR/SPIPort/dataRegister":{"kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"dataRegister"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Self"},{"text":".","kind":"text"},{"text":"PortDataType","kind":"typeIdentifier","preciseIdentifier":"s:7CoreAVR7SPIPortP12PortDataTypeQa"}],"type":"topic","url":"\/documentation\/coreavr\/spiport\/dataregister","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/dataRegister","required":true,"title":"dataRegister"},"doc://CoreAVR/documentation/CoreAVR/SPIPort":{"title":"SPIPort","role":"symbol","type":"topic","abstract":[],"fragments":[{"text":"protocol","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPIPort","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"SPIPort"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort","url":"\/documentation\/coreavr\/spiport"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPIPort/controlRegister":{"kind":"symbol","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"controlRegister","kind":"identifier"},{"kind":"text","text":": "},{"text":"UInt8","kind":"typeIdentifier","preciseIdentifier":"s:s5UInt8V"}],"type":"topic","url":"\/documentation\/coreavr\/spiport\/controlregister","abstract":[],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPIPort\/controlRegister","required":true,"title":"controlRegister"}}}