5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd gate1.vcd -o gate1.cdd -v gate1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" gate1.v 1 103 1
1 a_o 3 60008 1 0 0 0 1 17 1 1 0 0 0
1 b_o 3 6000d 1 0 0 0 1 17 1 1 0 0 0
1 c_o 3 60012 1 0 0 0 1 17 1 1 1 0 0
1 d_o 3 60017 1 0 0 0 1 17 1 1 0 1 0
1 e_o 3 6001c 1 0 0 0 1 17 1 1 1 0 0
1 f_o 3 60021 1 0 0 0 1 17 1 1 0 1 0
1 g_o 3 60026 1 0 0 0 1 17 1 1 1 0 0
1 h_o 3 6002b 1 0 0 0 1 17 1 1 0 1 0
1 i_o 3 60030 1 0 0 0 1 17 1 1 1 0 0
1 j_o 3 60035 1 0 0 0 1 17 1 1 0 0 0
1 k_o 3 6003a 1 0 0 0 1 17 1 1 0 1 0
1 l_o 3 6003f 1 0 0 0 1 17 1 1 0 0 0
1 m_o 3 60044 1 0 0 0 1 17 1 1 0 0 0
1 n_o 3 60049 1 0 0 0 1 17 1 1 1 0 0
1 o_o 3 6004e 1 0 0 0 1 17 1 1 0 0 0
1 p_o 3 60053 1 0 0 0 1 17 1 1 1 0 0
1 a1 5 70008 1 0 0 0 1 17 0 1 1 0 0
1 a2 5 7000c 1 0 0 0 1 17 0 1 0 0 0
1 b1 6 70008 1 0 0 0 1 17 0 1 1 0 0
1 b2 6 7000c 1 0 0 0 1 17 0 1 0 0 0
1 c1 7 70008 1 0 0 0 1 17 0 1 1 0 0
1 c2 7 7000c 1 0 0 0 1 17 0 1 0 0 0
1 d1 8 70008 1 0 0 0 1 17 0 1 1 0 0
1 d2 8 7000c 1 0 0 0 1 17 0 1 0 0 0
1 e1 9 70008 1 0 0 0 1 17 0 1 1 0 0
1 e2 9 7000c 1 0 0 0 1 17 0 1 0 0 0
1 f1 10 70008 1 0 0 0 1 17 0 1 1 0 0
1 f2 10 7000c 1 0 0 0 1 17 0 1 0 0 0
1 g1 12 70008 1 0 0 0 1 17 0 1 1 0 0
1 h1 13 70008 1 0 0 0 1 17 0 1 1 0 0
1 i1 15 70008 1 0 0 0 1 17 0 1 1 0 0
1 i2 15 7000c 1 0 0 0 1 17 0 1 0 0 0
1 j1 16 70008 1 0 0 0 1 17 0 1 1 0 0
1 j2 16 7000c 1 0 0 0 1 17 0 1 0 0 0
1 k1 17 70008 1 0 0 0 1 17 0 1 1 0 0
1 k2 17 7000c 1 0 0 0 1 17 0 1 0 0 0
1 l1 18 70008 1 0 0 0 1 17 0 1 1 0 0
1 l2 18 7000c 1 0 0 0 1 17 0 1 0 0 0
1 m1 20 70008 1 0 0 0 1 17 0 1 1 0 0
1 m2 20 7000c 1 0 0 0 1 17 0 1 0 0 0
1 n1 21 70008 1 0 0 0 1 17 0 1 1 0 0
1 n2 21 7000c 1 0 0 0 1 17 0 1 0 0 0
1 o1 22 70008 1 0 0 0 1 17 0 1 1 0 0
1 o2 22 7000c 1 0 0 0 1 17 0 1 0 0 0
1 p1 23 70008 1 0 0 0 1 17 0 1 1 0 0
1 p2 23 7000c 1 0 0 0 1 17 0 1 0 0 0
3 1 main.$u0 "main.$u0" gate1.v 0 101 1
