// Seed: 4011263097
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output reg id_3,
    input logic id_4
);
  always id_3 <= {id_1};
  integer id_5 (
      .id_0(1),
      .id_1(id_4),
      .id_2(1'd0),
      .id_3(id_0)
  );
  string id_6 = "";
  logic  id_7;
  logic id_8, id_9;
  type_22 id_10 (
      .id_0 (1),
      .id_1 (1),
      .id_2 (1 + ""),
      .id_3 (1'b0),
      .id_4 ((1)),
      .id_5 (id_0),
      .id_6 (1),
      .id_7 (id_7),
      .id_8 ('h0),
      .id_9 (1),
      .id_10((1'd0)),
      .id_11(id_9 !== id_2),
      .id_12(id_1),
      .id_13((1))
  );
  assign id_3 = id_1 & 1;
  logic id_11, id_12, id_13, id_14, id_15;
  type_24(
      1'b0, 1, ("")
  );
endmodule
