<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln13_fu_56_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13" VARIABLE="icmp_ln13" MODULE="main_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_62_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:13" VARIABLE="add_ln13" MODULE="main_Pipeline_VITIS_LOOP_13_2" LOOP="VITIS_LOOP_13_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln4_fu_144_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4" VARIABLE="icmp_ln4" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_150_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:4" VARIABLE="add_ln4" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_173_p2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6" VARIABLE="addr_cmp" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="d_fu_181_p3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3.cpp:6" VARIABLE="d" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="add_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="mul_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="add1_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="mul2_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="add3_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="mul4_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="add5_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="mul6_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="add7_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="7" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_8_max_dsp_1_U3" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="mul8_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="9" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="benchmarks/jianyicheng/vecTrans3/src/g.cpp:4" VARIABLE="add9_i_i" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="VITIS_LOOP_4_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="in_r_U" SOURCE="" VARIABLE="in_r" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="10 1000 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="out_r_U" SOURCE="" VARIABLE="out_r" MODULE="main_Pipeline_VITIS_LOOP_4_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE="10 1000 1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_U" SOURCE="benchmarks/jianyicheng/vecTrans3/src/vecTrans3_tb.cpp:5" VARIABLE="A" MODULE="main" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="4" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 2000 1"/>
</BindInfo>
