Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:11:57 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode5_ln/post_route_timing_summary.rpt
| Design       : mode5_ln
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[16]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ln/u_FPAddSub/pipe_5_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.614        0.000                      0                  168        0.164        0.000                      0                  168        4.230        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.614        0.000                      0                  168        0.164        0.000                      0                  168        4.230        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 ln/fxout2_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ln/u_FPAddSub/pipe_1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 2.291ns (55.004%)  route 1.874ns (44.996%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=159, unset)          0.704     0.704    ln/clk
    RAMB18_X5Y26         RAMB18E1                                     r  ln/fxout2_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y26         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.846     2.550 f  ln/fxout2_reg_reg/DOADO[11]
                         net (fo=7, routed)           0.836     3.386    ln/u_FPAddSub/DOADO[11]
    SLICE_X105Y67        LUT6 (Prop_lut6_I5_O)        0.097     3.483 r  ln/u_FPAddSub/pipe_1[9]_i_2/O
                         net (fo=2, routed)           0.486     3.969    ln/u_FPAddSub/pipe_1[9]_i_2_n_0
    SLICE_X104Y67        LUT5 (Prop_lut5_I0_O)        0.098     4.067 f  ln/u_FPAddSub/pipe_1[9]_i_1/O
                         net (fo=3, routed)           0.313     4.380    ln/u_FPAddSub/DAB[4]
    SLICE_X103Y68        LUT5 (Prop_lut5_I4_O)        0.250     4.630 r  ln/u_FPAddSub/pipe_1_reg[8]_CE_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.240     4.869    ln/u_FPAddSub/pipe_1_reg[8]_CE_cooolgate_en_sig_9
    SLICE_X103Y68        FDRE                                         r  ln/u_FPAddSub/pipe_1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=159, unset)          0.669    10.669    ln/u_FPAddSub/clk
    SLICE_X103Y68        FDRE                                         r  ln/u_FPAddSub/pipe_1_reg[8]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
    SLICE_X103Y68        FDRE (Setup_fdre_C_CE)      -0.150    10.483    ln/u_FPAddSub/pipe_1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.483    
                         arrival time                          -4.869    
  -------------------------------------------------------------------
                         slack                                  5.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ln/fxout1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ln/u_FPAddSub/pipe_1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.939%)  route 0.111ns (44.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=159, unset)          0.411     0.411    ln/clk
    SLICE_X110Y67        FDRE                                         r  ln/fxout1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y67        FDRE (Prop_fdre_C_Q)         0.141     0.552 r  ln/fxout1_reg_reg[4]/Q
                         net (fo=1, routed)           0.111     0.663    ln/u_FPAddSub/Q[4]
    SLICE_X110Y68        FDRE                                         r  ln/u_FPAddSub/pipe_1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=159, unset)          0.432     0.432    ln/u_FPAddSub/clk
    SLICE_X110Y68        FDRE                                         r  ln/u_FPAddSub/pipe_1_reg[36]/C
                         clock pessimism              0.000     0.432    
    SLICE_X110Y68        FDRE (Hold_fdre_C_D)         0.066     0.498    ln/u_FPAddSub/pipe_1_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X5Y26   ln/fxout2_reg_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X112Y70  ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         5.000       4.230      SLICE_X112Y70  ln/u_FPAddSub/pipe_5_reg[27]_srl2/CLK



