==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'sha1/sha1.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-1101] Packing variable 'context' (sha1/sha1.c:65) into a 688-bit variable.
@I [XFORM-712] Applying dataflow to function 'SHA1ProcessMessageBlock' (sha1/sha1.c:65), detected/extracted 1 process function(s):
	 'Block_codeRepl62_proc'.
@I [XFORM-11] Balancing expressions in function 'Block_codeRepl62_proc' (sha1/sha1.c:75:32)...19 expression(s) balanced.
@I [HLS-111] Elapsed time: 5.83803 seconds; current memory usage: 66.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'SHA1ProcessMessageBlock' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock_Block_codeRepl62_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.289573 seconds; current memory usage: 67.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock_Block_codeRepl62_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.261852 seconds; current memory usage: 68.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.42207 seconds; current memory usage: 69 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.09943 seconds; current memory usage: 69 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock_Block_codeRepl62_proc' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock_Block_codeRepl62_proc'.
@I [HLS-111] Elapsed time: 0.690154 seconds; current memory usage: 70.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context' to 'ap_ovld'.
@I [RTGEN-500] Setting interface mode on function 'SHA1ProcessMessageBlock' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock'.
@I [HLS-111] Elapsed time: 1.2587 seconds; current memory usage: 74.2 MB.
@I [RTMG-278] Implementing memory 'SHA1ProcessMessageBlock_Block_codeRepl62_proc_W_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for SHA1ProcessMessageBlock.
@I [VHDL-304] Generating VHDL RTL for SHA1ProcessMessageBlock.
@I [VLOG-307] Generating Verilog RTL for SHA1ProcessMessageBlock.
@I [HLS-112] Total elapsed time: 15.397 seconds; peak memory usage: 74.2 MB.
