Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Aug 15 08:26:28 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    89 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             169 |           56 |
| Yes          | No                    | No                     |              67 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             470 |          110 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                      Enable Signal                      |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_sync_tck_falling            | nolabel_line56/serv_dm/wb_rst                           |                1 |              1 |         1.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_reg_idcode[31]_i_2_n_0      |                                                         |                1 |              4 |         4.00 |
|  wb_clk_BUFG |                                                         | nolabel_line56/serv_dm/SR[0]                            |                1 |              4 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/state/E[0]                       |                                                         |                1 |              4 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_reg_ireg                    | nolabel_line56/serv_dtm/tap_reg_ireg[4]_i_1_n_0         |                1 |              4 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf[31]_i_1_n_0 |                                                         |                2 |              4 |         2.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf[31]_i_1_n_0 | nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf[11]_i_1_n_0 |                1 |              5 |         5.00 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/decode/opcode_reg[4]_0[0]        |                                                         |                1 |              5 |         5.00 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/decode/E[0]                      |                                                         |                2 |              5 |         2.50 |
|  wb_clk_BUFG | nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf[31]_i_1_n_0 | nolabel_line56/serv_dm/dm_ctrl_ldsw_progbuf[24]_i_1_n_0 |                1 |              5 |         5.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/p_28_in                         | nolabel_line56/serv_dm/wb_rst                           |                2 |              5 |         2.50 |
|  wb_clk_BUFG |                                                         | nolabel_line56/serv_dm/dm_ctrl_hart_resume_ack          |                1 |              6 |         6.00 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/decode/opcode_reg[0]_0[0]        |                                                         |                3 |              6 |         2.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_reg_idcode[28]_i_1_n_0      | nolabel_line56/serv_dm/wb_rst                           |                2 |              9 |         4.50 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/decode/opcode_reg[0]_1[0]        |                                                         |                2 |              9 |         4.50 |
|  wb_clk_BUFG | nolabel_line56/cpu/rf_ram_if/rtrig1_reg_0               |                                                         |                3 |             12 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/cpu/rf_ram_if/wen1_r_reg_0               |                                                         |                3 |             12 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dm/wb_ibus_ack                      | nolabel_line56/serv_dm/i_rst0                           |                5 |             14 |         2.80 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_sync_tck_rising             | nolabel_line56/serv_dtm/tap_ctrl_state0                 |                3 |             16 |         5.33 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_reg_idcode[31]_i_2_n_0      | nolabel_line56/serv_dtm/tap_reg_idcode[31]_i_1_n_0      |                3 |             20 |         6.67 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_reg_dtmcs[31]_i_2_n_0       | nolabel_line56/serv_dtm/tap_reg_dtmcs[31]_i_1_n_0       |                5 |             27 |         5.40 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/decode/bufreg_en                 | nolabel_line56/serv_dm/i_rst0                           |                5 |             30 |         6.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/dmi_addr_reg[0]_1[0]            | nolabel_line56/serv_dm/wb_rst                           |               10 |             32 |         3.20 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/bufreg/E[0]                      | nolabel_line56/serv_dm/wb_rst                           |                8 |             32 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/dmi_addr_reg[0]_0[0]            | nolabel_line56/serv_dm/wb_rst                           |                8 |             32 |         4.00 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/decode/opcode_reg[2]_2[0]        | nolabel_line56/serv_dm/i_rst0                           |               11 |             32 |         2.91 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/dmi_rdata                       | nolabel_line56/serv_dm/wb_rst                           |                4 |             32 |         8.00 |
|  wb_clk_BUFG | nolabel_line56/serv_dm/dm_reg_command[31]_i_1_n_0       | nolabel_line56/serv_dm/wb_rst                           |                6 |             32 |         5.33 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/ctrl/o_dbg_process_reg[0]        |                                                         |               15 |             32 |         2.13 |
|  wb_clk_BUFG |                                                         | nolabel_line56/serv_dtm/Q[1]                            |               10 |             32 |         3.20 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/dmi_wdata0                      | nolabel_line56/serv_dm/wb_rst                           |                6 |             38 |         6.33 |
|  wb_clk_BUFG | nolabel_line56/serv_dtm/tap_reg_dmi[39]_i_1_n_0         | nolabel_line56/serv_dm/wb_rst                           |                7 |             40 |         5.71 |
|  wb_clk_BUFG |                                                         |                                                         |               22 |             46 |         2.09 |
|  wb_clk_BUFG |                                                         | nolabel_line56/serv_dm/i_rst0                           |               20 |             50 |         2.50 |
|  wb_clk_BUFG | nolabel_line56/cpu/cpu/state/ctrl_pc_en                 | nolabel_line56/serv_dm/i_rst0                           |               21 |             64 |         3.05 |
|  wb_clk_BUFG |                                                         | nolabel_line56/serv_dm/wb_rst                           |               24 |             77 |         3.21 |
+--------------+---------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


