// rx_dma_prefetcher.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module rx_dma_prefetcher #(
		parameter ADDRESS_WIDTH            = 37,
		parameter RESPONSE_FIFO_DEPTH      = 256,
		parameter RESPONSE_FIFO_DEPTH_LOG2 = 8
	) (
		input  wire         clk,                         //                              Clock.clk
		input  wire         reset,                       //                        Clock_reset.reset
		output wire [36:0]  mm_read_address,             //             Descriptor_Read_Master.address
		output wire         mm_read_read,                //                                   .read
		input  wire [127:0] mm_read_readdata,            //                                   .readdata
		input  wire         mm_read_waitrequest,         //                                   .waitrequest
		input  wire         mm_read_readdatavalid,       //                                   .readdatavalid
		output wire [2:0]   mm_read_burstcount,          //                                   .burstcount
		output wire [36:0]  mm_write_address,            //            Descriptor_Write_Master.address
		output wire         mm_write_write,              //                                   .write
		output wire [15:0]  mm_write_byteenable,         //                                   .byteenable
		output wire [127:0] mm_write_writedata,          //                                   .writedata
		input  wire         mm_write_waitrequest,        //                                   .waitrequest
		input  wire [1:0]   mm_write_response,           //                                   .response
		input  wire         mm_write_writeresponsevalid, //                                   .writeresponsevalid
		output wire [255:0] st_src_descr_data,           // Descriptor_Write_Dispatcher_Source.data
		output wire         st_src_descr_valid,          //                                   .valid
		input  wire         st_src_descr_ready,          //                                   .ready
		input  wire [255:0] st_snk_data,                 //                      Response_Sink.data
		input  wire         st_snk_valid,                //                                   .valid
		output wire         st_snk_ready,                //                                   .ready
		input  wire [2:0]   mm_csr_address,              //                                Csr.address
		input  wire         mm_csr_read,                 //                                   .read
		input  wire         mm_csr_write,                //                                   .write
		input  wire [31:0]  mm_csr_writedata,            //                                   .writedata
		output wire [31:0]  mm_csr_readdata,             //                                   .readdata
		output wire         csr_irq                      //                            Csr_Irq.irq
	);

	altera_msgdma_prefetcher #(
		.DEVICE_FAMILY              ("Agilex 7"),
		.ENHANCED_FEATURES          (1),
		.TIMESTAMP_WRITEBACK        (1),
		.ENABLE_READ_BURST          (1),
		.MAX_READ_BURST_COUNT       (4),
		.MAX_READ_BURST_COUNT_WIDTH (3),
		.DATA_WIDTH                 (128),
		.DATA_BYTEENABLE_WIDTH      (16),
		.DESCRIPTOR_WIDTH           (256),
		.ADDRESS_WIDTH              (ADDRESS_WIDTH),
		.RESPONSE_FIFO_DEPTH        (RESPONSE_FIFO_DEPTH),
		.RESPONSE_FIFO_DEPTH_LOG2   (RESPONSE_FIFO_DEPTH_LOG2)
	) altera_msgdma_prefetcher_inst (
		.clk                         (clk),                         //   input,    width = 1,                              Clock.clk
		.reset                       (reset),                       //   input,    width = 1,                        Clock_reset.reset
		.mm_read_address             (mm_read_address),             //  output,   width = 37,             Descriptor_Read_Master.address
		.mm_read_read                (mm_read_read),                //  output,    width = 1,                                   .read
		.mm_read_readdata            (mm_read_readdata),            //   input,  width = 128,                                   .readdata
		.mm_read_waitrequest         (mm_read_waitrequest),         //   input,    width = 1,                                   .waitrequest
		.mm_read_readdatavalid       (mm_read_readdatavalid),       //   input,    width = 1,                                   .readdatavalid
		.mm_read_burstcount          (mm_read_burstcount),          //  output,    width = 3,                                   .burstcount
		.mm_write_address            (mm_write_address),            //  output,   width = 37,            Descriptor_Write_Master.address
		.mm_write_write              (mm_write_write),              //  output,    width = 1,                                   .write
		.mm_write_byteenable         (mm_write_byteenable),         //  output,   width = 16,                                   .byteenable
		.mm_write_writedata          (mm_write_writedata),          //  output,  width = 128,                                   .writedata
		.mm_write_waitrequest        (mm_write_waitrequest),        //   input,    width = 1,                                   .waitrequest
		.mm_write_response           (mm_write_response),           //   input,    width = 2,                                   .response
		.mm_write_writeresponsevalid (mm_write_writeresponsevalid), //   input,    width = 1,                                   .writeresponsevalid
		.st_src_descr_data           (st_src_descr_data),           //  output,  width = 256, Descriptor_Write_Dispatcher_Source.data
		.st_src_descr_valid          (st_src_descr_valid),          //  output,    width = 1,                                   .valid
		.st_src_descr_ready          (st_src_descr_ready),          //   input,    width = 1,                                   .ready
		.st_snk_data                 (st_snk_data),                 //   input,  width = 256,                      Response_Sink.data
		.st_snk_valid                (st_snk_valid),                //   input,    width = 1,                                   .valid
		.st_snk_ready                (st_snk_ready),                //  output,    width = 1,                                   .ready
		.mm_csr_address              (mm_csr_address),              //   input,    width = 3,                                Csr.address
		.mm_csr_read                 (mm_csr_read),                 //   input,    width = 1,                                   .read
		.mm_csr_write                (mm_csr_write),                //   input,    width = 1,                                   .write
		.mm_csr_writedata            (mm_csr_writedata),            //   input,   width = 32,                                   .writedata
		.mm_csr_readdata             (mm_csr_readdata),             //  output,   width = 32,                                   .readdata
		.csr_irq                     (csr_irq)                      //  output,    width = 1,                            Csr_Irq.irq
	);

endmodule
