Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 21:40:21 2024
| Host         : eecs-digital-35 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (10)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.727     -418.298                     73                21061        0.072        0.000                      0                21061        0.538        0.000                       0                 10413  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast            0.114        0.000                      0                15394        0.102        0.000                      0                15394        3.000        0.000                       0                  7547  
    clk_pixel_cw_hdmi       -7.727     -280.063                     41                 5635        0.076        0.000                      0                 5635        6.234        0.000                       0                  2851  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi       -5.864     -138.235                     32                   32        0.072        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/upper_index_reg[0]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/diff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 2.888ns (29.679%)  route 6.843ns (70.321%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 7.900 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        1.549    -2.487    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X41Y63         FDRE                                         r  audio_processor/my_yinner/upper_index_reg[0]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.419    -2.068 r  audio_processor/my_yinner/upper_index_reg[0]_rep__7/Q
                         net (fo=118, routed)         2.612     0.544    audio_processor/my_yinner/upper_index_reg[0]_rep__7_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I4_O)        0.299     0.843 r  audio_processor/my_yinner/diff[7]_i_1061/O
                         net (fo=1, routed)           0.000     0.843    audio_processor/my_yinner/diff[7]_i_1061_n_0
    SLICE_X10Y109        MUXF7 (Prop_muxf7_I0_O)      0.209     1.052 r  audio_processor/my_yinner/diff_reg[7]_i_454/O
                         net (fo=1, routed)           0.000     1.052    audio_processor/my_yinner/diff_reg[7]_i_454_n_0
    SLICE_X10Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     1.140 r  audio_processor/my_yinner/diff_reg[7]_i_158/O
                         net (fo=1, routed)           1.399     2.539    audio_processor/my_yinner/diff_reg[7]_i_158_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I0_O)        0.319     2.858 r  audio_processor/my_yinner/diff[7]_i_51/O
                         net (fo=1, routed)           0.000     2.858    audio_processor/my_yinner/diff[7]_i_51_n_0
    SLICE_X28Y93         MUXF7 (Prop_muxf7_I0_O)      0.238     3.096 r  audio_processor/my_yinner/diff_reg[7]_i_18/O
                         net (fo=1, routed)           1.318     4.414    audio_processor/my_yinner/diff_reg[7]_i_18_n_0
    SLICE_X39Y68         LUT6 (Prop_lut6_I5_O)        0.298     4.712 r  audio_processor/my_yinner/diff[7]_i_4/O
                         net (fo=2, routed)           0.740     5.453    audio_processor/my_yinner/sig_buffer[6]
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.124     5.577 r  audio_processor/my_yinner/diff[7]_i_8/O
                         net (fo=1, routed)           0.000     5.577    audio_processor/my_yinner/diff[7]_i_8_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.957 r  audio_processor/my_yinner/diff_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.957    audio_processor/my_yinner/diff_reg[7]_i_2_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.176 r  audio_processor/my_yinner/diff_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.773     6.949    audio_processor/my_yinner/diff0[8]
    SLICE_X35Y62         LUT2 (Prop_lut2_I0_O)        0.295     7.244 r  audio_processor/my_yinner/diff[8]_i_1/O
                         net (fo=1, routed)           0.000     7.244    audio_processor/my_yinner/A[8]
    SLICE_X35Y62         FDRE                                         r  audio_processor/my_yinner/diff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.551    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     4.798 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     6.380    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.471 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        1.430     7.900    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X35Y62         FDRE                                         r  audio_processor/my_yinner/diff_reg[8]/C
                         clock pessimism             -0.500     7.401    
                         clock uncertainty           -0.074     7.327    
    SLICE_X35Y62         FDRE (Setup_fdre_C_D)        0.031     7.358    audio_processor/my_yinner/diff_reg[8]
  -------------------------------------------------------------------
                         required time                          7.358    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/diff_sum_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/sum_times_point_one_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.252ns (53.405%)  route 0.220ns (46.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        0.561    -0.586    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X35Y41         FDRE                                         r  audio_processor/my_yinner/diff_sum_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  audio_processor/my_yinner/diff_sum_reg[30]/Q
                         net (fo=2, routed)           0.220    -0.225    audio_processor/my_yinner/diff_sum_reg_n_0_[30]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  audio_processor/my_yinner/sum_times_point_one_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    audio_processor/my_yinner/sum_times_point_one2[30]
    SLICE_X37Y41         FDRE                                         r  audio_processor/my_yinner/sum_times_point_one_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        0.831    -0.355    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X37Y41         FDRE                                         r  audio_processor/my_yinner/sum_times_point_one_reg[28]/C
                         clock pessimism              0.034    -0.321    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105    -0.216    audio_processor/my_yinner/sum_times_point_one_reg[28]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           41  Failing Endpoints,  Worst Slack       -7.727ns,  Total Violation     -280.063ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.727ns  (required time - arrival time)
  Source:                 note_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        20.955ns  (logic 10.725ns (51.182%)  route 10.230ns (48.818%))
  Logic Levels:           21  (CARRY4=5 DSP48E1=2 LUT2=2 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.101ns = ( 11.367 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.792 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.132    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        1.575    -2.461    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -5.793 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.132    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.036 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2850, routed)        1.569    -2.467    clk_pixel
    SLICE_X55Y10         FDRE                                         r  note_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  note_in_reg[2]/Q
                         net (fo=20, routed)          0.870    -1.141    my_game/ball/in_sphere1_i_7[1]
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    -1.017 r  my_game/ball/in_sphere1_i_14/O
                         net (fo=19, routed)          0.596    -0.421    mvg/in_sphere1__1_1
    SLICE_X54Y10         LUT4 (Prop_lut4_I1_O)        0.124    -0.297 r  mvg/in_sphere1_i_6/O
                         net (fo=1, routed)           0.000    -0.297    mvg/in_sphere1_i_6_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     0.079 r  mvg/in_sphere1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.079    mvg/in_sphere1_i_2_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.318 r  mvg/in_sphere1_i_1/O[2]
                         net (fo=58, routed)          0.846     1.164    my_game/ball/in_sphere1__1_0[10]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.213     5.377 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.379    my_game/ball/in_sphere1__0_n_106
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.897 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, routed)           0.770     7.667    my_game/ball/in_sphere1__1_n_105
    SLICE_X54Y14         LUT2 (Prop_lut2_I0_O)        0.124     7.791 r  my_game/ball/count[1]_i_580/O
                         net (fo=1, routed)           0.000     7.791    my_game/ball/count[1]_i_580_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.324 r  my_game/ball/count_reg[1]_i_363/CO[3]
                         net (fo=1, routed)           0.000     8.324    my_game/ball/count_reg[1]_i_363_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.647 r  my_game/ball/count_reg[1]_i_349/O[1]
                         net (fo=1, routed)           0.652     9.299    my_game/ball/count_reg[1]_i_349_n_6
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.306     9.605 r  my_game/ball/count[1]_i_123/O
                         net (fo=1, routed)           0.000     9.605    my_game/ball/count[1]_i_123_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.245 r  my_game/ball/count_reg[1]_i_40/O[3]
                         net (fo=1, routed)           0.798    11.043    my_game/ball/in_sphere0[23]
    SLICE_X50Y20         LUT6 (Prop_lut6_I1_O)        0.306    11.349 f  my_game/ball/count[1]_i_14/O
                         net (fo=1, routed)           0.689    12.038    my_game/ball/count[1]_i_14_n_0
    SLICE_X50Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.162 f  my_game/ball/count[1]_i_6_comp/O
                         net (fo=43, routed)          0.638    12.800    my_game/wall2/note_display_inst/ball_g[0]
    SLICE_X48Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.924 r  my_game/wall2/note_display_inst/tmds_out[0]_i_2/O
                         net (fo=30, routed)          0.911    13.835    my_game/wall2/note_display_inst/red[0]
    SLICE_X47Y24         LUT5 (Prop_lut5_I4_O)        0.124    13.959 r  my_game/wall2/note_display_inst/tmds_out[2]_i_3/O
                         net (fo=14, routed)          0.352    14.311    my_game/wall2/note_display_inst/tmds_out[2]_i_3_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.435 r  my_game/wall2/note_display_inst/tmds_out[7]_i_2__1/O
                         net (fo=14, routed)          0.769    15.205    my_game/wall2/note_display_inst/tmds_out[7]_i_2__1_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I5_O)        0.124    15.329 f  my_game/wall2/note_display_inst/count[4]_i_30__0/O
                         net (fo=3, routed)           0.998    16.326    my_game/wall2/note_display_inst/count[4]_i_30__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I3_O)        0.124    16.450 r  my_game/wall2/note_display_inst/count[3]_i_9__1/O
                         net (fo=1, routed)           0.298    16.748    my_game/wall2/note_display_inst/count[3]_i_9__1_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    16.872 r  my_game/wall2/note_display_inst/count[3]_i_3__0/O
                         net (fo=13, routed)          0.605    17.477    my_game/wall2/note_display_inst/count[3]_i_3__0_n_0
    SLICE_X37Y24         MUXF7 (Prop_muxf7_S_O)       0.276    17.753 r  my_game/wall2/note_display_inst/count_reg[4]_i_4/O
                         net (fo=1, routed)           0.436    18.189    my_game/wall2/note_display_inst/count_reg[4]_i_4_n_0
    SLICE_X37Y25         LUT6 (Prop_lut6_I0_O)        0.299    18.488 r  my_game/wall2/note_display_inst/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000    18.488    tmds_red/D[3]
    SLICE_X37Y25         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.019    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753     8.266 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582     9.848    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        1.457    11.396    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.267 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.848    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.939 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2850, routed)        1.428    11.367    tmds_red/clk_pixel
    SLICE_X37Y25         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.427    10.940    
                         clock uncertainty           -0.210    10.731    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)        0.031    10.762    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.762    
                         arrival time                         -18.488    
  -------------------------------------------------------------------
                         slack                                 -7.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 my_game/wall2/note_display_inst/octave_row_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_game/wall2/note_display_inst/note_sprite_reg[6][47]/D
                            (rising edge-triggered cell FDCE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.480%)  route 0.268ns (65.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        0.549    -0.598    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -1.659 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2850, routed)        0.555    -0.592    my_game/wall2/note_display_inst/clk_pixel
    SLICE_X36Y19         FDRE                                         r  my_game/wall2/note_display_inst/octave_row_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  my_game/wall2/note_display_inst/octave_row_reg[15]/Q
                         net (fo=16, routed)          0.268    -0.183    my_game/wall2/note_display_inst/data0[47]
    SLICE_X32Y13         FDCE                                         r  my_game/wall2/note_display_inst/note_sprite_reg[6][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2850, routed)        0.827    -0.359    my_game/wall2/note_display_inst/clk_pixel
    SLICE_X32Y13         FDCE                                         r  my_game/wall2/note_display_inst/note_sprite_reg[6][47]/C
                         clock pessimism              0.034    -0.325    
    SLICE_X32Y13         FDCE (Hold_fdce_C_D)         0.066    -0.259    my_game/wall2/note_display_inst/note_sprite_reg[6][47]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X44Y12     note_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X44Y12     note_in_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :           32  Failing Endpoints,  Worst Slack       -5.864ns,  Total Violation     -138.235ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.864ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        5.100ns  (logic 0.704ns (13.803%)  route 4.396ns (86.197%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 1667.955 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.471ns = ( 1667.529 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486  1664.208 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660  1665.868    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.964 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        1.565  1667.529    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X44Y10         FDRE                                         r  audio_processor/my_yinner/f_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y10         FDRE (Prop_fdre_C_Q)         0.456  1667.985 r  audio_processor/my_yinner/f_out_reg[12]/Q
                         net (fo=2, routed)           2.013  1669.998    audio_processor/my_yinner/Q[12]
    SLICE_X44Y12         LUT6 (Prop_lut6_I3_O)        0.124  1670.122 r  audio_processor/my_yinner/note_in[15]_i_2/O
                         net (fo=1, routed)           1.024  1671.146    audio_processor/my_yinner/note_in[15]_i_2_n_0
    SLICE_X44Y12         LUT6 (Prop_lut6_I0_O)        0.124  1671.270 r  audio_processor/my_yinner/note_in[15]_i_1/O
                         net (fo=16, routed)          1.360  1672.630    audio_processor_n_0
    SLICE_X54Y10         FDRE                                         r  note_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1672.585    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753  1664.831 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582  1666.413    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        1.457  1667.962    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129  1664.832 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581  1666.413    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.504 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2850, routed)        1.450  1667.954    clk_pixel
    SLICE_X54Y10         FDRE                                         r  note_in_reg[9]/C
                         clock pessimism             -0.507  1667.448    
                         clock uncertainty           -0.513  1666.935    
    SLICE_X54Y10         FDRE (Setup_fdre_C_CE)      -0.169  1666.766    note_in_reg[9]
  -------------------------------------------------------------------
                         required time                       1666.766    
                         arrival time                       -1672.630    
  -------------------------------------------------------------------
                         slack                                 -5.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.445%)  route 0.772ns (84.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.039ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.677 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.173    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.147 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        0.560    -0.587    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X47Y13         FDRE                                         r  audio_processor/my_yinner/f_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  audio_processor/my_yinner/f_out_reg[14]/Q
                         net (fo=2, routed)           0.772     0.326    f0[14]
    SLICE_X44Y13         FDRE                                         r  note_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.877    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.764 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.214    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_migcam/clkout1_buf/O
                         net (fo=7550, routed)        0.817    -0.369    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -1.744 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.214    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.185 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2850, routed)        0.829    -0.357    clk_pixel
    SLICE_X44Y13         FDRE                                         r  note_in_reg[14]/C
                         clock pessimism              0.039    -0.318    
                         clock uncertainty            0.513     0.195    
    SLICE_X44Y13         FDRE (Hold_fdre_C_D)         0.059     0.254    note_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.072    





