9.2.7 For the DTL gate shown in Figure P9.2.6, as-
sume ideal diodes, VT = 0.7 V, Vsat = 0.2 V,
RB = 10 k, RC = 500 , and VCC = 5 V. As-
suming Î² = 20 for the BJT and using reasonable
approximations, sketch the output Vo for the input
signals of Figure P9.2.7.