{:input (genetic.crossover/dumb-crossover 6844513 (genetic.mutation/change-constant-value 1012894685 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_12_:missing_14 , \\wire1_12_:missing_15 , wire2_13_14_15, \\wire:missing_edge , wire4_39, wire5_39, \\wire:missing_17_19_29 , \\wire28_:missing_39 , wire30_39);\n  wire \\:missing_edge ;\n  input \\wire0_12_:missing_14 ;\n  wire \\wire0_12_:missing_14 ;\n  wire wire10_24;\n  wire \\wire10_:missing ;\n  wire wire11_17;\n  wire wire11_18;\n  wire wire12_13;\n  wire \\wire18_:missing_13 ;\n  wire \\wire19_:missing ;\n  input \\wire1_12_:missing_15 ;\n  wire \\wire1_12_:missing_15 ;\n  wire wire20;\n  wire wire20_16;\n  wire wire20_21;\n  wire wire20_23;\n  wire wire20_27;\n  wire wire20_38;\n  wire \\wire20_:missing_39 ;\n  wire wire22;\n  wire wire26;\n  wire wire27;\n  input \\wire28_:missing_39 ;\n  wire \\wire28_:missing_39 ;\n  wire \\wire29_38_:missing ;\n  input wire2_13_14_15;\n  wire wire2_13_14_15;\n  output wire30_39;\n  wire wire30_39;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing_46 ;\n  wire wire33_39;\n  wire wire33_40;\n  wire wire34_40;\n  wire wire35_41_48;\n  wire \\wire35_:missing ;\n  wire wire36_44;\n  wire wire36_45;\n  wire wire40_41;\n  wire wire45_48;\n  output wire4_39;\n  wire wire4_39;\n  output wire5_39;\n  wire wire5_39;\n  wire \\wire6_:missing ;\n  wire \\wire7_22_:missing_25_26 ;\n  wire wire8_39;\n  wire wire9_16;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_17_19_20 ;\n  input \\wire:missing_17_19_29 ;\n  wire \\wire:missing_17_19_29 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_39_47 ;\n  wire \\wire:missing_42_29 ;\n  wire \\wire:missing_42_43 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_47 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire8_39;\n  assign wire11_17 = 4'h8 >> { \\wire:missing_17_19_20 , \\wire:missing_17_19_29  };\n  assign \\wire:missing_18  = 4'h6 >> { wire11_18, \\wire18_:missing_13  };\n  assign \\wire19_:missing  = 4'h8 >> { \\wire:missing_17_19_20 , \\wire:missing_17_19_29  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire7_22_:missing_25_26 ;\n  assign wire9_16 = 2'h1 >> \\wire:missing_edge ;\n  assign wire33_40 = 2'h1 >> wire33_39;\n  assign wire34_40 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire35_:missing  = 2'h1 >> wire35_41_48;\n  assign wire36_44 = 2'h1 >> wire36_45;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire29_38_:missing , wire20_38 };\n  assign wire4_39 = 4'h8 >> { \\wire28_:missing_39 , \\wire20_:missing_39  };\n  assign wire40_41 = 4'h8 >> { wire34_40, wire33_40 };\n  assign wire35_41_48 = 4'h8 >> { \\wire:missing_edge , wire40_41 };\n  assign \\wire10_:missing  = 2'h1 >> wire10_24;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_42_29 , \\wire:missing_42_43  };\n  assign \\wire:missing_edge  = 2'hx >> \\wire32_:missing_46 ;\n  assign wire11_18 = 2'h1 >> wire11_17;\n  assign wire12_13 = 4'h6 >> { \\wire1_12_:missing_15 , \\wire0_12_:missing_14  };\n  assign \\wire18_:missing_13  = 4'h6 >> { wire2_13_14_15, wire12_13 };\n  assign \\wire:missing_14  = 4'h8 >> { wire2_13_14_15, \\wire0_12_:missing_14  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire2_13_14_15, \\wire1_12_:missing_15  };\n  assign \\wire:missing_16  = 4'h8 >> { wire9_16, wire20_16 };\n  assign \\wire6_:missing  = 1'h0;\n  assign \\wire7_22_:missing_25_26  = 1'h1;\n  assign \\wire31_:missing  = 1'h0;\n  assign \\wire32_:missing_46  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_48 = wire35_41_48;\n  assign \\wire:missing_47  = \\wire:missing_39_47 ;\n  assign wire36_45 = wire45_48;\n  assign \\wire:missing_44  = wire36_44;\n  assign \\wire:missing_42_43  = \\wire:missing_edge ;\n  assign wire27 = wire20_27;\n  assign wire26 = \\wire7_22_:missing_25_26 ;\n  assign wire10_24 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire20_23;\n  assign wire22 = \\wire7_22_:missing_25_26 ;\n  assign \\wire:missing_edge  = wire20_21;\n  assign wire20 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_12_:missing_14 , \\wire1_12_:missing_15 , wire2_13_14_15, \\wire:missing_edge , wire4_39, wire5_39, \\wire:missing_17_19_29 , \\wire28_:missing_39 , wire30_39);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:5.9-5.30\" *)\n  input \\wire0_12_:missing_14 ;\n  wire \\wire0_12_:missing_14 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:7.8-7.17\" *)\n  wire wire10_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:8.8-8.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:14.9-14.30\" *)\n  input \\wire1_12_:missing_15 ;\n  wire \\wire1_12_:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:16.8-16.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:18.8-18.17\" *)\n  wire wire20_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:19.8-19.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:22.8-22.27\" *)\n  wire \\wire20_:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:23.8-23.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:24.8-24.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:26.9-26.28\" *)\n  input \\wire28_:missing_39 ;\n  wire \\wire28_:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:29.9-29.23\" *)\n  input wire2_13_14_15;\n  wire wire2_13_14_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:31.10-31.19\" *)\n  output wire30_39;\n  wire wire30_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:33.8-33.24\" *)\n  wire \\wire31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:34.8-34.27\" *)\n  wire \\wire32_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:37.8-37.17\" *)\n  wire wire34_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:38.8-38.20\" *)\n  wire wire35_41_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:39.8-39.24\" *)\n  wire \\wire35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:40.8-40.17\" *)\n  wire wire36_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:41.8-41.17\" *)\n  wire wire36_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:42.8-42.17\" *)\n  wire wire40_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:43.8-43.17\" *)\n  wire wire45_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:44.10-44.18\" *)\n  output wire4_39;\n  wire wire4_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:46.10-46.18\" *)\n  output wire5_39;\n  wire wire5_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:48.8-48.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:49.8-49.32\" *)\n  wire \\wire7_22_:missing_25_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:51.8-51.16\" *)\n  wire wire9_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:53.8-53.24\" *)\n  wire \\wire:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:55.9-55.31\" *)\n  input \\wire:missing_17_19_29 ;\n  wire \\wire:missing_17_19_29 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:60.8-60.27\" *)\n  wire \\wire:missing_42_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:61.8-61.24\" *)\n  wire \\wire:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B4074EC3.v:63.9-63.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_24 = 1'hx;\n  assign \\wire10_:missing  = 1'hx;\n  assign wire20 = 1'hx;\n  assign wire20_21 = 1'hx;\n  assign wire20_23 = 1'hx;\n  assign \\wire20_:missing_39  = 1'hx;\n  assign wire22 = 1'h1;\n  assign wire26 = 1'h1;\n  assign wire30_39 = 1'hx;\n  assign \\wire31_:missing  = 1'h0;\n  assign \\wire32_:missing_46  = 1'h1;\n  assign wire34_40 = 1'hx;\n  assign wire35_41_48 = 1'hx;\n  assign \\wire35_:missing  = 1'hx;\n  assign wire36_44 = 1'hx;\n  assign wire36_45 = 1'hx;\n  assign wire40_41 = 1'hx;\n  assign wire45_48 = 1'hx;\n  assign wire4_39 = 1'hx;\n  assign wire5_39 = 1'hx;\n  assign \\wire6_:missing  = 1'h0;\n  assign \\wire7_22_:missing_25_26  = 1'h1;\n  assign wire9_16 = 1'hx;\n  assign \\wire:missing_16  = 1'hx;\n  assign \\wire:missing_42_43  = 1'hx;\n  assign \\wire:missing_44  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 2, :out "SBY  2:14:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6/src/top.v'.\nSBY  2:14:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] Copy '/tmp/fuzzmount2DDF5D8C/B4074EC3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6/src/B4074EC3.v'.\nSBY  2:14:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] Copy '/tmp/fuzzmount2DDF5D8C/B4074EC3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6/src/B4074EC3.post.v'.\nSBY  2:14:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: abc pdr\nSBY  2:14:11 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:14:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] base: Warning: Wire presynth.\\wire5_39 is used but has no driver.\nSBY  2:14:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] base: Warning: Wire presynth.\\wire30_39 is used but has no driver.\nSBY  2:14:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] base: Warning: Wire presynth.\\wire20_:missing_39 is used but has no driver.\nSBY  2:14:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] base: finished (returncode=0)\nSBY  2:14:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:14:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] aig: Warning: Wire presynth.\\wire5_39 is used but has no driver.\nSBY  2:14:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] aig: Warning: Wire presynth.\\wire30_39 is used but has no driver.\nSBY  2:14:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] aig: Warning: Wire presynth.\\wire20_:missing_39 is used but has no driver.\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] aig: finished (returncode=0)\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: Warning: The network has no constraints.\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: finished (returncode=0)\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] engine_0: Status returned by engine: FAIL\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6'.\nSBY  2:14:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpn0xnufh6] DONE (FAIL, rc=2)\n", :err ""}}}