## Cache Memories



### Intel Core i7 Cache Hierarchy

- L1 i-cache and d-cache: 32KB, 8-way, Access: 4 cycle
- L2 unified cache: 256KB cache 256KB, 8-way, Access: 10 cycles
- L3 unified cache: 8MB, 16-way, Access: 40-75 cycles

<img src=".\pp.jpg" alt="matrixmp" style="zoom:67%;" />



### Summary of Matrix Multiplication

```c
void do_ijk(){
    for(int i = 0; i < N; i++) 
        for(int j = 0; j < N; j++)
            for(int k = 0; k < N; k++)
                b[i][j] += a[i][k] * a[k][j];
}//N:500, 1300ms
void do_kij(){
    for(int k = 0; k < N; k++)
        for(int i = 0; i < N; i++){
            int r = a[i][k];
            for(int j = 0; j < N; j++)
                b[i][j] += r * a[k][j];
        }
}//N:500, 1012ms
```

<img src=".\matrixmp.png" alt="matrixmp" style="zoom:47%;" />

### Cache Summary

- Cache memories can have signficant performance impact
- You can write your programs to exploits this
  - Focus on the inner loops, where bulk of computations and memory accesses occur.
  - Try to maximize spatial locality by reading data objects with sequentially with stride 1.
  - Try to maximize temporal locality by using a data object as often as possible once it's read from memory.

