#![no_std]
#![allow(non_camel_case_types, non_snake_case, non_upper_case_globals)]
#[repr(i32)]
pub enum IRQn_Type {
    NonMaskableInt_IRQn = -14,
    HardFault_IRQn = -13,
    SVCall_IRQn = -5,
    PendSV_IRQn = -2,
    SysTick_IRQn = -1,
    WWDG_IRQn = 0,
    PVD_IRQn = 1,
    RTC_TAMP_IRQn = 2,
    FLASH_IRQn = 3,
    RCC_IRQn = 4,
    EXTI0_1_IRQn = 5,
    EXTI2_3_IRQn = 6,
    EXTI4_15_IRQn = 7,
    DMA1_Channel1_IRQn = 9,
    DMA1_Channel2_3_IRQn = 10,
    DMA1_Ch4_7_DMAMUX1_OVR_IRQn = 11,
    ADC1_COMP_IRQn = 12,
    TIM1_BRK_UP_TRG_COM_IRQn = 13,
    TIM1_CC_IRQn = 14,
    TIM2_IRQn = 15,
    TIM3_IRQn = 16,
    TIM6_DAC_LPTIM1_IRQn = 17,
    TIM7_LPTIM2_IRQn = 18,
    TIM14_IRQn = 19,
    TIM15_IRQn = 20,
    TIM16_IRQn = 21,
    TIM17_IRQn = 22,
    I2C1_IRQn = 23,
    I2C2_IRQn = 24,
    SPI1_IRQn = 25,
    SPI2_IRQn = 26,
    USART1_IRQn = 27,
    USART2_IRQn = 28,
    LPUART1_IRQn = 29,
}
#[repr(C)]
pub struct ADC_TypeDef {
    pub ISR: u32,
    pub IER: u32,
    pub CR: u32,
    pub CFGR1: u32,
    pub CFGR2: u32,
    pub SMPR: u32,
    pub RESERVED1: u32,
    pub RESERVED2: u32,
    pub AWD1TR: u32,
    pub AWD2TR: u32,
    pub CHSELR: u32,
    pub AWD3TR: u32,
    pub RESERVED3: [u32; 4],
    pub DR: u32,
    pub RESERVED4: [u32; 23],
    pub AWD2CR: u32,
    pub AWD3CR: u32,
    pub RESERVED5: [u32; 3],
    pub CALFACT: u32,
}
#[repr(C)]
pub struct ADC_Common_TypeDef {
    pub CCR: u32,
}
#[repr(C)]
pub struct COMP_TypeDef {
    pub CSR: u32,
}
#[repr(C)]
pub struct COMP_Common_TypeDef {
    pub CSR_ODD: u32,
    pub CSR_EVEN: u32,
}
#[repr(C)]
pub struct CRC_TypeDef {
    pub DR: u32,
    pub IDR: u32,
    pub CR: u32,
    pub RESERVED1: u32,
    pub INIT: u32,
    pub POL: u32,
}
#[repr(C)]
pub struct DAC_TypeDef {
    pub CR: u32,
    pub SWTRIGR: u32,
    pub DHR12R1: u32,
    pub DHR12L1: u32,
    pub DHR8R1: u32,
    pub DHR12R2: u32,
    pub DHR12L2: u32,
    pub DHR8R2: u32,
    pub DHR12RD: u32,
    pub DHR12LD: u32,
    pub DHR8RD: u32,
    pub DOR1: u32,
    pub DOR2: u32,
    pub SR: u32,
    pub CCR: u32,
    pub MCR: u32,
    pub SHSR1: u32,
    pub SHSR2: u32,
    pub SHHR: u32,
    pub SHRR: u32,
}
#[repr(C)]
pub struct DBG_TypeDef {
    pub IDCODE: u32,
    pub CR: u32,
    pub APBFZ1: u32,
    pub APBFZ2: u32,
}
#[repr(C)]
pub struct DMA_Channel_TypeDef {
    pub CCR: u32,
    pub CNDTR: u32,
    pub CPAR: u32,
    pub CMAR: u32,
}
#[repr(C)]
pub struct DMA_TypeDef {
    pub ISR: u32,
    pub IFCR: u32,
}
#[repr(C)]
pub struct DMAMUX_Channel_TypeDef {
    pub CCR: u32,
}
#[repr(C)]
pub struct DMAMUX_ChannelStatus_TypeDef {
    pub CSR: u32,
    pub CFR: u32,
}
#[repr(C)]
pub struct DMAMUX_RequestGen_TypeDef {
    pub RGCR: u32,
}
#[repr(C)]
pub struct DMAMUX_RequestGenStatus_TypeDef {
    pub RGSR: u32,
    pub RGCFR: u32,
}
#[repr(C)]
pub struct EXTI_TypeDef {
    pub RTSR1: u32,
    pub FTSR1: u32,
    pub SWIER1: u32,
    pub RPR1: u32,
    pub FPR1: u32,
    pub RESERVED1: [u32; 3],
    pub RESERVED2: [u32; 5],
    pub RESERVED3: [u32; 11],
    pub EXTICR: [u32; 4],
    pub RESERVED4: [u32; 4],
    pub IMR1: u32,
    pub EMR1: u32,
}
#[repr(C)]
pub struct FLASH_TypeDef {
    pub ACR: u32,
    pub RESERVED1: u32,
    pub KEYR: u32,
    pub OPTKEYR: u32,
    pub SR: u32,
    pub CR: u32,
    pub ECCR: u32,
    pub RESERVED2: u32,
    pub OPTR: u32,
    pub PCROP1ASR: u32,
    pub PCROP1AER: u32,
    pub WRP1AR: u32,
    pub WRP1BR: u32,
    pub PCROP1BSR: u32,
    pub PCROP1BER: u32,
    pub RESERVED8: [u32; 17],
    pub SECR: u32,
}
#[repr(C)]
pub struct GPIO_TypeDef {
    pub MODER: u32,
    pub OTYPER: u32,
    pub OSPEEDR: u32,
    pub PUPDR: u32,
    pub IDR: u32,
    pub ODR: u32,
    pub BSRR: u32,
    pub LCKR: u32,
    pub AFR: [u32; 2],
    pub BRR: u32,
}
#[repr(C)]
pub struct I2C_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub OAR1: u32,
    pub OAR2: u32,
    pub TIMINGR: u32,
    pub TIMEOUTR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub PECR: u32,
    pub RXDR: u32,
    pub TXDR: u32,
}
#[repr(C)]
pub struct IWDG_TypeDef {
    pub KR: u32,
    pub PR: u32,
    pub RLR: u32,
    pub SR: u32,
    pub WINR: u32,
}
#[repr(C)]
pub struct LPTIM_TypeDef {
    pub ISR: u32,
    pub ICR: u32,
    pub IER: u32,
    pub CFGR: u32,
    pub CR: u32,
    pub CMP: u32,
    pub ARR: u32,
    pub CNT: u32,
    pub RESERVED1: u32,
    pub CFGR2: u32,
}
#[repr(C)]
pub struct PWR_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub CR4: u32,
    pub SR1: u32,
    pub SR2: u32,
    pub SCR: u32,
    pub RESERVED1: u32,
    pub PUCRA: u32,
    pub PDCRA: u32,
    pub PUCRB: u32,
    pub PDCRB: u32,
    pub PUCRC: u32,
    pub PDCRC: u32,
    pub PUCRD: u32,
    pub PDCRD: u32,
    pub RESERVED2: u32,
    pub RESERVED3: u32,
    pub PUCRF: u32,
    pub PDCRF: u32,
}
#[repr(C)]
pub struct RCC_TypeDef {
    pub CR: u32,
    pub ICSCR: u32,
    pub CFGR: u32,
    pub PLLCFGR: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub CIER: u32,
    pub CIFR: u32,
    pub CICR: u32,
    pub IOPRSTR: u32,
    pub AHBRSTR: u32,
    pub APBRSTR1: u32,
    pub APBRSTR2: u32,
    pub IOPENR: u32,
    pub AHBENR: u32,
    pub APBENR1: u32,
    pub APBENR2: u32,
    pub IOPSMENR: u32,
    pub AHBSMENR: u32,
    pub APBSMENR1: u32,
    pub APBSMENR2: u32,
    pub CCIPR: u32,
    pub RESERVED2: u32,
    pub BDCR: u32,
    pub CSR: u32,
}
#[repr(C)]
pub struct RTC_TypeDef {
    pub TR: u32,
    pub DR: u32,
    pub SSR: u32,
    pub ICSR: u32,
    pub PRER: u32,
    pub WUTR: u32,
    pub CR: u32,
    pub RESERVED0: u32,
    pub RESERVED1: u32,
    pub WPR: u32,
    pub CALR: u32,
    pub SHIFTR: u32,
    pub TSTR: u32,
    pub TSDR: u32,
    pub TSSSR: u32,
    pub RESERVED2: u32,
    pub ALRMAR: u32,
    pub ALRMASSR: u32,
    pub ALRMBR: u32,
    pub ALRMBSSR: u32,
    pub SR: u32,
    pub MISR: u32,
    pub RESERVED3: u32,
    pub SCR: u32,
    pub OR: u32,
}
#[repr(C)]
pub struct TAMP_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub RESERVED0: u32,
    pub FLTCR: u32,
    pub RESERVED1: [u32; 7],
    pub IER: u32,
    pub SR: u32,
    pub MISR: u32,
    pub RESERVED2: u32,
    pub SCR: u32,
    pub RESERVED3: [u32; 48],
    pub BKP0R: u32,
    pub BKP1R: u32,
    pub BKP2R: u32,
    pub BKP3R: u32,
    pub BKP4R: u32,
}
#[repr(C)]
pub struct SPI_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SR: u32,
    pub DR: u32,
    pub CRCPR: u32,
    pub RXCRCR: u32,
    pub TXCRCR: u32,
    pub I2SCFGR: u32,
    pub I2SPR: u32,
}
#[repr(C)]
pub struct SYSCFG_TypeDef {
    pub CFGR1: u32,
    pub RESERVED0: [u32; 5],
    pub CFGR2: u32,
    pub RESERVED1: [u32; 25],
    pub IT_LINE_SR: [u32; 32],
}
#[repr(C)]
pub struct TIM_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub SMCR: u32,
    pub DIER: u32,
    pub SR: u32,
    pub EGR: u32,
    pub CCMR1: u32,
    pub CCMR2: u32,
    pub CCER: u32,
    pub CNT: u32,
    pub PSC: u32,
    pub ARR: u32,
    pub RCR: u32,
    pub CCR1: u32,
    pub CCR2: u32,
    pub CCR3: u32,
    pub CCR4: u32,
    pub BDTR: u32,
    pub DCR: u32,
    pub DMAR: u32,
    pub OR1: u32,
    pub CCMR3: u32,
    pub CCR5: u32,
    pub CCR6: u32,
    pub AF1: u32,
    pub AF2: u32,
    pub TISEL: u32,
}
#[repr(C)]
pub struct USART_TypeDef {
    pub CR1: u32,
    pub CR2: u32,
    pub CR3: u32,
    pub BRR: u32,
    pub GTPR: u32,
    pub RTOR: u32,
    pub RQR: u32,
    pub ISR: u32,
    pub ICR: u32,
    pub RDR: u32,
    pub TDR: u32,
    pub PRESC: u32,
}
#[repr(C)]
pub struct VREFBUF_TypeDef {
    pub CSR: u32,
    pub CCR: u32,
}
#[repr(C)]
pub struct WWDG_TypeDef {
    pub CR: u32,
    pub CFR: u32,
    pub SR: u32,
}
pub const __CM0PLUS_REV: u32 = 0;
pub const __MPU_PRESENT: u32 = 1;
pub const __VTOR_PRESENT: u32 = 1;
pub const __NVIC_PRIO_BITS: u32 = 2;
pub const __Vendor_SysTickConfig: u32 = 0;
pub const TR1: u32 = AWD1TR;
pub const TR2: u32 = AWD2TR;
pub const TR3: u32 = AWD3TR;
pub const FLASH_BASE: u32 = 0x08000000;
pub const SRAM_BASE: u32 = 0x20000000;
pub const PERIPH_BASE: u32 = 0x40000000;
pub const IOPORT_BASE: u32 = 0x50000000;
pub const SRAM_SIZE_MAX: u32 = 0x00004000;
pub const APBPERIPH_BASE: u32 = PERIPH_BASE;
pub const AHBPERIPH_BASE: u32 = PERIPH_BASE + 0x00020000;
pub const TIM2_BASE: u32 = APBPERIPH_BASE + 0;
pub const TIM3_BASE: u32 = APBPERIPH_BASE + 0x00000400;
pub const TIM6_BASE: u32 = APBPERIPH_BASE + 0x00001000;
pub const TIM7_BASE: u32 = APBPERIPH_BASE + 0x00001400;
pub const TIM14_BASE: u32 = APBPERIPH_BASE + 0x00002000;
pub const RTC_BASE: u32 = APBPERIPH_BASE + 0x00002800;
pub const WWDG_BASE: u32 = APBPERIPH_BASE + 0x00002C00;
pub const IWDG_BASE: u32 = APBPERIPH_BASE + 0x00003000;
pub const SPI2_BASE: u32 = APBPERIPH_BASE + 0x00003800;
pub const USART2_BASE: u32 = APBPERIPH_BASE + 0x00004400;
pub const I2C1_BASE: u32 = APBPERIPH_BASE + 0x00005400;
pub const I2C2_BASE: u32 = APBPERIPH_BASE + 0x00005800;
pub const PWR_BASE: u32 = APBPERIPH_BASE + 0x00007000;
pub const DAC1_BASE: u32 = APBPERIPH_BASE + 0x00007400;
pub const DAC_BASE: u32 = APBPERIPH_BASE + 0x00007400;
pub const LPTIM1_BASE: u32 = APBPERIPH_BASE + 0x00007C00;
pub const LPUART1_BASE: u32 = APBPERIPH_BASE + 0x00008000;
pub const LPTIM2_BASE: u32 = APBPERIPH_BASE + 0x00009400;
pub const TAMP_BASE: u32 = APBPERIPH_BASE + 0x0000B000;
pub const SYSCFG_BASE: u32 = APBPERIPH_BASE + 0x00010000;
pub const VREFBUF_BASE: u32 = APBPERIPH_BASE + 0x00010030;
pub const COMP1_BASE: u32 = SYSCFG_BASE + 0x0200;
pub const COMP2_BASE: u32 = SYSCFG_BASE + 0x0204;
pub const ADC1_BASE: u32 = APBPERIPH_BASE + 0x00012400;
pub const ADC1_COMMON_BASE: u32 = APBPERIPH_BASE + 0x00012708;
pub const ADC_BASE: u32 = ADC1_COMMON_BASE;
pub const TIM1_BASE: u32 = APBPERIPH_BASE + 0x00012C00;
pub const SPI1_BASE: u32 = APBPERIPH_BASE + 0x00013000;
pub const USART1_BASE: u32 = APBPERIPH_BASE + 0x00013800;
pub const TIM15_BASE: u32 = APBPERIPH_BASE + 0x00014000;
pub const TIM16_BASE: u32 = APBPERIPH_BASE + 0x00014400;
pub const TIM17_BASE: u32 = APBPERIPH_BASE + 0x00014800;
pub const DBG_BASE: u32 = APBPERIPH_BASE + 0x00015800;
pub const DMA1_BASE: u32 = AHBPERIPH_BASE;
pub const DMAMUX1_BASE: u32 = AHBPERIPH_BASE + 0x00000800;
pub const RCC_BASE: u32 = AHBPERIPH_BASE + 0x00001000;
pub const EXTI_BASE: u32 = AHBPERIPH_BASE + 0x00001800;
pub const FLASH_R_BASE: u32 = AHBPERIPH_BASE + 0x00002000;
pub const CRC_BASE: u32 = AHBPERIPH_BASE + 0x00003000;
pub const DMA1_Channel1_BASE: u32 = DMA1_BASE + 0x00000008;
pub const DMA1_Channel2_BASE: u32 = DMA1_BASE + 0x0000001C;
pub const DMA1_Channel3_BASE: u32 = DMA1_BASE + 0x00000030;
pub const DMA1_Channel4_BASE: u32 = DMA1_BASE + 0x00000044;
pub const DMA1_Channel5_BASE: u32 = DMA1_BASE + 0x00000058;
pub const DMA1_Channel6_BASE: u32 = DMA1_BASE + 0x0000006C;
pub const DMA1_Channel7_BASE: u32 = DMA1_BASE + 0x00000080;
pub const DMAMUX1_Channel0_BASE: u32 = DMAMUX1_BASE;
pub const DMAMUX1_Channel1_BASE: u32 = DMAMUX1_BASE + 0x00000004;
pub const DMAMUX1_Channel2_BASE: u32 = DMAMUX1_BASE + 0x00000008;
pub const DMAMUX1_Channel3_BASE: u32 = DMAMUX1_BASE + 0x0000000C;
pub const DMAMUX1_Channel4_BASE: u32 = DMAMUX1_BASE + 0x00000010;
pub const DMAMUX1_Channel5_BASE: u32 = DMAMUX1_BASE + 0x00000014;
pub const DMAMUX1_Channel6_BASE: u32 = DMAMUX1_BASE + 0x00000018;
pub const DMAMUX1_RequestGenerator0_BASE: u32 = DMAMUX1_BASE + 0x00000100;
pub const DMAMUX1_RequestGenerator1_BASE: u32 = DMAMUX1_BASE + 0x00000104;
pub const DMAMUX1_RequestGenerator2_BASE: u32 = DMAMUX1_BASE + 0x00000108;
pub const DMAMUX1_RequestGenerator3_BASE: u32 = DMAMUX1_BASE + 0x0000010C;
pub const DMAMUX1_ChannelStatus_BASE: u32 = DMAMUX1_BASE + 0x00000080;
pub const DMAMUX1_RequestGenStatus_BASE: u32 = DMAMUX1_BASE + 0x00000140;
pub const GPIOA_BASE: u32 = IOPORT_BASE + 0x00000000;
pub const GPIOB_BASE: u32 = IOPORT_BASE + 0x00000400;
pub const GPIOC_BASE: u32 = IOPORT_BASE + 0x00000800;
pub const GPIOD_BASE: u32 = IOPORT_BASE + 0x00000C00;
pub const GPIOF_BASE: u32 = IOPORT_BASE + 0x00001400;
pub const PACKAGE_BASE: u32 = 0x1FFF7500;
pub const UID_BASE: u32 = 0x1FFF7590;
pub const FLASHSIZE_BASE: u32 = 0x1FFF75E0;
pub const LSI_STARTUP_TIME: u32 = 130;
pub const ADC_ISR_ADRDY_Pos: u32 = 0;
pub const ADC_ISR_ADRDY_Msk: u32 = 0x1 << ADC_ISR_ADRDY_Pos;
pub const ADC_ISR_ADRDY: u32 = ADC_ISR_ADRDY_Msk;
pub const ADC_ISR_EOSMP_Pos: u32 = 1;
pub const ADC_ISR_EOSMP_Msk: u32 = 0x1 << ADC_ISR_EOSMP_Pos;
pub const ADC_ISR_EOSMP: u32 = ADC_ISR_EOSMP_Msk;
pub const ADC_ISR_EOC_Pos: u32 = 2;
pub const ADC_ISR_EOC_Msk: u32 = 0x1 << ADC_ISR_EOC_Pos;
pub const ADC_ISR_EOC: u32 = ADC_ISR_EOC_Msk;
pub const ADC_ISR_EOS_Pos: u32 = 3;
pub const ADC_ISR_EOS_Msk: u32 = 0x1 << ADC_ISR_EOS_Pos;
pub const ADC_ISR_EOS: u32 = ADC_ISR_EOS_Msk;
pub const ADC_ISR_OVR_Pos: u32 = 4;
pub const ADC_ISR_OVR_Msk: u32 = 0x1 << ADC_ISR_OVR_Pos;
pub const ADC_ISR_OVR: u32 = ADC_ISR_OVR_Msk;
pub const ADC_ISR_AWD1_Pos: u32 = 7;
pub const ADC_ISR_AWD1_Msk: u32 = 0x1 << ADC_ISR_AWD1_Pos;
pub const ADC_ISR_AWD1: u32 = ADC_ISR_AWD1_Msk;
pub const ADC_ISR_AWD2_Pos: u32 = 8;
pub const ADC_ISR_AWD2_Msk: u32 = 0x1 << ADC_ISR_AWD2_Pos;
pub const ADC_ISR_AWD2: u32 = ADC_ISR_AWD2_Msk;
pub const ADC_ISR_AWD3_Pos: u32 = 9;
pub const ADC_ISR_AWD3_Msk: u32 = 0x1 << ADC_ISR_AWD3_Pos;
pub const ADC_ISR_AWD3: u32 = ADC_ISR_AWD3_Msk;
pub const ADC_ISR_EOCAL_Pos: u32 = 11;
pub const ADC_ISR_EOCAL_Msk: u32 = 0x1 << ADC_ISR_EOCAL_Pos;
pub const ADC_ISR_EOCAL: u32 = ADC_ISR_EOCAL_Msk;
pub const ADC_ISR_CCRDY_Pos: u32 = 13;
pub const ADC_ISR_CCRDY_Msk: u32 = 0x1 << ADC_ISR_CCRDY_Pos;
pub const ADC_ISR_CCRDY: u32 = ADC_ISR_CCRDY_Msk;
pub const ADC_ISR_EOSEQ: u32 = ADC_ISR_EOS;
pub const ADC_IER_ADRDYIE_Pos: u32 = 0;
pub const ADC_IER_ADRDYIE_Msk: u32 = 0x1 << ADC_IER_ADRDYIE_Pos;
pub const ADC_IER_ADRDYIE: u32 = ADC_IER_ADRDYIE_Msk;
pub const ADC_IER_EOSMPIE_Pos: u32 = 1;
pub const ADC_IER_EOSMPIE_Msk: u32 = 0x1 << ADC_IER_EOSMPIE_Pos;
pub const ADC_IER_EOSMPIE: u32 = ADC_IER_EOSMPIE_Msk;
pub const ADC_IER_EOCIE_Pos: u32 = 2;
pub const ADC_IER_EOCIE_Msk: u32 = 0x1 << ADC_IER_EOCIE_Pos;
pub const ADC_IER_EOCIE: u32 = ADC_IER_EOCIE_Msk;
pub const ADC_IER_EOSIE_Pos: u32 = 3;
pub const ADC_IER_EOSIE_Msk: u32 = 0x1 << ADC_IER_EOSIE_Pos;
pub const ADC_IER_EOSIE: u32 = ADC_IER_EOSIE_Msk;
pub const ADC_IER_OVRIE_Pos: u32 = 4;
pub const ADC_IER_OVRIE_Msk: u32 = 0x1 << ADC_IER_OVRIE_Pos;
pub const ADC_IER_OVRIE: u32 = ADC_IER_OVRIE_Msk;
pub const ADC_IER_AWD1IE_Pos: u32 = 7;
pub const ADC_IER_AWD1IE_Msk: u32 = 0x1 << ADC_IER_AWD1IE_Pos;
pub const ADC_IER_AWD1IE: u32 = ADC_IER_AWD1IE_Msk;
pub const ADC_IER_AWD2IE_Pos: u32 = 8;
pub const ADC_IER_AWD2IE_Msk: u32 = 0x1 << ADC_IER_AWD2IE_Pos;
pub const ADC_IER_AWD2IE: u32 = ADC_IER_AWD2IE_Msk;
pub const ADC_IER_AWD3IE_Pos: u32 = 9;
pub const ADC_IER_AWD3IE_Msk: u32 = 0x1 << ADC_IER_AWD3IE_Pos;
pub const ADC_IER_AWD3IE: u32 = ADC_IER_AWD3IE_Msk;
pub const ADC_IER_EOCALIE_Pos: u32 = 11;
pub const ADC_IER_EOCALIE_Msk: u32 = 0x1 << ADC_IER_EOCALIE_Pos;
pub const ADC_IER_EOCALIE: u32 = ADC_IER_EOCALIE_Msk;
pub const ADC_IER_CCRDYIE_Pos: u32 = 13;
pub const ADC_IER_CCRDYIE_Msk: u32 = 0x1 << ADC_IER_CCRDYIE_Pos;
pub const ADC_IER_CCRDYIE: u32 = ADC_IER_CCRDYIE_Msk;
pub const ADC_IER_EOSEQIE: u32 = ADC_IER_EOSIE;
pub const ADC_CR_ADEN_Pos: u32 = 0;
pub const ADC_CR_ADEN_Msk: u32 = 0x1 << ADC_CR_ADEN_Pos;
pub const ADC_CR_ADEN: u32 = ADC_CR_ADEN_Msk;
pub const ADC_CR_ADDIS_Pos: u32 = 1;
pub const ADC_CR_ADDIS_Msk: u32 = 0x1 << ADC_CR_ADDIS_Pos;
pub const ADC_CR_ADDIS: u32 = ADC_CR_ADDIS_Msk;
pub const ADC_CR_ADSTART_Pos: u32 = 2;
pub const ADC_CR_ADSTART_Msk: u32 = 0x1 << ADC_CR_ADSTART_Pos;
pub const ADC_CR_ADSTART: u32 = ADC_CR_ADSTART_Msk;
pub const ADC_CR_ADSTP_Pos: u32 = 4;
pub const ADC_CR_ADSTP_Msk: u32 = 0x1 << ADC_CR_ADSTP_Pos;
pub const ADC_CR_ADSTP: u32 = ADC_CR_ADSTP_Msk;
pub const ADC_CR_ADVREGEN_Pos: u32 = 28;
pub const ADC_CR_ADVREGEN_Msk: u32 = 0x1 << ADC_CR_ADVREGEN_Pos;
pub const ADC_CR_ADVREGEN: u32 = ADC_CR_ADVREGEN_Msk;
pub const ADC_CR_ADCAL_Pos: u32 = 31;
pub const ADC_CR_ADCAL_Msk: u32 = 0x1 << ADC_CR_ADCAL_Pos;
pub const ADC_CR_ADCAL: u32 = ADC_CR_ADCAL_Msk;
pub const ADC_CFGR1_DMAEN_Pos: u32 = 0;
pub const ADC_CFGR1_DMAEN_Msk: u32 = 0x1 << ADC_CFGR1_DMAEN_Pos;
pub const ADC_CFGR1_DMAEN: u32 = ADC_CFGR1_DMAEN_Msk;
pub const ADC_CFGR1_DMACFG_Pos: u32 = 1;
pub const ADC_CFGR1_DMACFG_Msk: u32 = 0x1 << ADC_CFGR1_DMACFG_Pos;
pub const ADC_CFGR1_DMACFG: u32 = ADC_CFGR1_DMACFG_Msk;
pub const ADC_CFGR1_SCANDIR_Pos: u32 = 2;
pub const ADC_CFGR1_SCANDIR_Msk: u32 = 0x1 << ADC_CFGR1_SCANDIR_Pos;
pub const ADC_CFGR1_SCANDIR: u32 = ADC_CFGR1_SCANDIR_Msk;
pub const ADC_CFGR1_RES_Pos: u32 = 3;
pub const ADC_CFGR1_RES_Msk: u32 = 0x3 << ADC_CFGR1_RES_Pos;
pub const ADC_CFGR1_RES: u32 = ADC_CFGR1_RES_Msk;
pub const ADC_CFGR1_RES_0: u32 = 0x1 << ADC_CFGR1_RES_Pos;
pub const ADC_CFGR1_RES_1: u32 = 0x2 << ADC_CFGR1_RES_Pos;
pub const ADC_CFGR1_ALIGN_Pos: u32 = 5;
pub const ADC_CFGR1_ALIGN_Msk: u32 = 0x1 << ADC_CFGR1_ALIGN_Pos;
pub const ADC_CFGR1_ALIGN: u32 = ADC_CFGR1_ALIGN_Msk;
pub const ADC_CFGR1_EXTSEL_Pos: u32 = 6;
pub const ADC_CFGR1_EXTSEL_Msk: u32 = 0x7 << ADC_CFGR1_EXTSEL_Pos;
pub const ADC_CFGR1_EXTSEL: u32 = ADC_CFGR1_EXTSEL_Msk;
pub const ADC_CFGR1_EXTSEL_0: u32 = 0x1 << ADC_CFGR1_EXTSEL_Pos;
pub const ADC_CFGR1_EXTSEL_1: u32 = 0x2 << ADC_CFGR1_EXTSEL_Pos;
pub const ADC_CFGR1_EXTSEL_2: u32 = 0x4 << ADC_CFGR1_EXTSEL_Pos;
pub const ADC_CFGR1_EXTEN_Pos: u32 = 10;
pub const ADC_CFGR1_EXTEN_Msk: u32 = 0x3 << ADC_CFGR1_EXTEN_Pos;
pub const ADC_CFGR1_EXTEN: u32 = ADC_CFGR1_EXTEN_Msk;
pub const ADC_CFGR1_EXTEN_0: u32 = 0x1 << ADC_CFGR1_EXTEN_Pos;
pub const ADC_CFGR1_EXTEN_1: u32 = 0x2 << ADC_CFGR1_EXTEN_Pos;
pub const ADC_CFGR1_OVRMOD_Pos: u32 = 12;
pub const ADC_CFGR1_OVRMOD_Msk: u32 = 0x1 << ADC_CFGR1_OVRMOD_Pos;
pub const ADC_CFGR1_OVRMOD: u32 = ADC_CFGR1_OVRMOD_Msk;
pub const ADC_CFGR1_CONT_Pos: u32 = 13;
pub const ADC_CFGR1_CONT_Msk: u32 = 0x1 << ADC_CFGR1_CONT_Pos;
pub const ADC_CFGR1_CONT: u32 = ADC_CFGR1_CONT_Msk;
pub const ADC_CFGR1_WAIT_Pos: u32 = 14;
pub const ADC_CFGR1_WAIT_Msk: u32 = 0x1 << ADC_CFGR1_WAIT_Pos;
pub const ADC_CFGR1_WAIT: u32 = ADC_CFGR1_WAIT_Msk;
pub const ADC_CFGR1_AUTOFF_Pos: u32 = 15;
pub const ADC_CFGR1_AUTOFF_Msk: u32 = 0x1 << ADC_CFGR1_AUTOFF_Pos;
pub const ADC_CFGR1_AUTOFF: u32 = ADC_CFGR1_AUTOFF_Msk;
pub const ADC_CFGR1_DISCEN_Pos: u32 = 16;
pub const ADC_CFGR1_DISCEN_Msk: u32 = 0x1 << ADC_CFGR1_DISCEN_Pos;
pub const ADC_CFGR1_DISCEN: u32 = ADC_CFGR1_DISCEN_Msk;
pub const ADC_CFGR1_CHSELRMOD_Pos: u32 = 21;
pub const ADC_CFGR1_CHSELRMOD_Msk: u32 = 0x1 << ADC_CFGR1_CHSELRMOD_Pos;
pub const ADC_CFGR1_CHSELRMOD: u32 = ADC_CFGR1_CHSELRMOD_Msk;
pub const ADC_CFGR1_AWD1SGL_Pos: u32 = 22;
pub const ADC_CFGR1_AWD1SGL_Msk: u32 = 0x1 << ADC_CFGR1_AWD1SGL_Pos;
pub const ADC_CFGR1_AWD1SGL: u32 = ADC_CFGR1_AWD1SGL_Msk;
pub const ADC_CFGR1_AWD1EN_Pos: u32 = 23;
pub const ADC_CFGR1_AWD1EN_Msk: u32 = 0x1 << ADC_CFGR1_AWD1EN_Pos;
pub const ADC_CFGR1_AWD1EN: u32 = ADC_CFGR1_AWD1EN_Msk;
pub const ADC_CFGR1_AWD1CH_Pos: u32 = 26;
pub const ADC_CFGR1_AWD1CH_Msk: u32 = 0x1F << ADC_CFGR1_AWD1CH_Pos;
pub const ADC_CFGR1_AWD1CH: u32 = ADC_CFGR1_AWD1CH_Msk;
pub const ADC_CFGR1_AWD1CH_0: u32 = 0x01 << ADC_CFGR1_AWD1CH_Pos;
pub const ADC_CFGR1_AWD1CH_1: u32 = 0x02 << ADC_CFGR1_AWD1CH_Pos;
pub const ADC_CFGR1_AWD1CH_2: u32 = 0x04 << ADC_CFGR1_AWD1CH_Pos;
pub const ADC_CFGR1_AWD1CH_3: u32 = 0x08 << ADC_CFGR1_AWD1CH_Pos;
pub const ADC_CFGR1_AWD1CH_4: u32 = 0x10 << ADC_CFGR1_AWD1CH_Pos;
pub const ADC_CFGR1_AUTDLY: u32 = ADC_CFGR1_WAIT;
pub const ADC_CFGR2_OVSE_Pos: u32 = 0;
pub const ADC_CFGR2_OVSE_Msk: u32 = 0x1 << ADC_CFGR2_OVSE_Pos;
pub const ADC_CFGR2_OVSE: u32 = ADC_CFGR2_OVSE_Msk;
pub const ADC_CFGR2_OVSR_Pos: u32 = 2;
pub const ADC_CFGR2_OVSR_Msk: u32 = 0x7 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR: u32 = ADC_CFGR2_OVSR_Msk;
pub const ADC_CFGR2_OVSR_0: u32 = 0x1 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_1: u32 = 0x2 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSR_2: u32 = 0x4 << ADC_CFGR2_OVSR_Pos;
pub const ADC_CFGR2_OVSS_Pos: u32 = 5;
pub const ADC_CFGR2_OVSS_Msk: u32 = 0xF << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS: u32 = ADC_CFGR2_OVSS_Msk;
pub const ADC_CFGR2_OVSS_0: u32 = 0x1 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_1: u32 = 0x2 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_2: u32 = 0x4 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_OVSS_3: u32 = 0x8 << ADC_CFGR2_OVSS_Pos;
pub const ADC_CFGR2_TOVS_Pos: u32 = 9;
pub const ADC_CFGR2_TOVS_Msk: u32 = 0x1 << ADC_CFGR2_TOVS_Pos;
pub const ADC_CFGR2_TOVS: u32 = ADC_CFGR2_TOVS_Msk;
pub const ADC_CFGR2_LFTRIG_Pos: u32 = 29;
pub const ADC_CFGR2_LFTRIG_Msk: u32 = 0x1 << ADC_CFGR2_LFTRIG_Pos;
pub const ADC_CFGR2_LFTRIG: u32 = ADC_CFGR2_LFTRIG_Msk;
pub const ADC_CFGR2_CKMODE_Pos: u32 = 30;
pub const ADC_CFGR2_CKMODE_Msk: u32 = 0x3 << ADC_CFGR2_CKMODE_Pos;
pub const ADC_CFGR2_CKMODE: u32 = ADC_CFGR2_CKMODE_Msk;
pub const ADC_CFGR2_CKMODE_1: u32 = 0x2 << ADC_CFGR2_CKMODE_Pos;
pub const ADC_CFGR2_CKMODE_0: u32 = 0x1 << ADC_CFGR2_CKMODE_Pos;
pub const ADC_SMPR_SMP1_Pos: u32 = 0;
pub const ADC_SMPR_SMP1_Msk: u32 = 0x7 << ADC_SMPR_SMP1_Pos;
pub const ADC_SMPR_SMP1: u32 = ADC_SMPR_SMP1_Msk;
pub const ADC_SMPR_SMP1_0: u32 = 0x1 << ADC_SMPR_SMP1_Pos;
pub const ADC_SMPR_SMP1_1: u32 = 0x2 << ADC_SMPR_SMP1_Pos;
pub const ADC_SMPR_SMP1_2: u32 = 0x4 << ADC_SMPR_SMP1_Pos;
pub const ADC_SMPR_SMP2_Pos: u32 = 4;
pub const ADC_SMPR_SMP2_Msk: u32 = 0x7 << ADC_SMPR_SMP2_Pos;
pub const ADC_SMPR_SMP2: u32 = ADC_SMPR_SMP2_Msk;
pub const ADC_SMPR_SMP2_0: u32 = 0x1 << ADC_SMPR_SMP2_Pos;
pub const ADC_SMPR_SMP2_1: u32 = 0x2 << ADC_SMPR_SMP2_Pos;
pub const ADC_SMPR_SMP2_2: u32 = 0x4 << ADC_SMPR_SMP2_Pos;
pub const ADC_SMPR_SMPSEL_Pos: u32 = 8;
pub const ADC_SMPR_SMPSEL_Msk: u32 = 0x7FFFF << ADC_SMPR_SMPSEL_Pos;
pub const ADC_SMPR_SMPSEL: u32 = ADC_SMPR_SMPSEL_Msk;
pub const ADC_SMPR_SMPSEL0_Pos: u32 = 8;
pub const ADC_SMPR_SMPSEL0_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL0_Pos;
pub const ADC_SMPR_SMPSEL0: u32 = ADC_SMPR_SMPSEL0_Msk;
pub const ADC_SMPR_SMPSEL1_Pos: u32 = 9;
pub const ADC_SMPR_SMPSEL1_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL1_Pos;
pub const ADC_SMPR_SMPSEL1: u32 = ADC_SMPR_SMPSEL1_Msk;
pub const ADC_SMPR_SMPSEL2_Pos: u32 = 10;
pub const ADC_SMPR_SMPSEL2_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL2_Pos;
pub const ADC_SMPR_SMPSEL2: u32 = ADC_SMPR_SMPSEL2_Msk;
pub const ADC_SMPR_SMPSEL3_Pos: u32 = 11;
pub const ADC_SMPR_SMPSEL3_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL3_Pos;
pub const ADC_SMPR_SMPSEL3: u32 = ADC_SMPR_SMPSEL3_Msk;
pub const ADC_SMPR_SMPSEL4_Pos: u32 = 12;
pub const ADC_SMPR_SMPSEL4_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL4_Pos;
pub const ADC_SMPR_SMPSEL4: u32 = ADC_SMPR_SMPSEL4_Msk;
pub const ADC_SMPR_SMPSEL5_Pos: u32 = 13;
pub const ADC_SMPR_SMPSEL5_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL5_Pos;
pub const ADC_SMPR_SMPSEL5: u32 = ADC_SMPR_SMPSEL5_Msk;
pub const ADC_SMPR_SMPSEL6_Pos: u32 = 14;
pub const ADC_SMPR_SMPSEL6_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL6_Pos;
pub const ADC_SMPR_SMPSEL6: u32 = ADC_SMPR_SMPSEL6_Msk;
pub const ADC_SMPR_SMPSEL7_Pos: u32 = 15;
pub const ADC_SMPR_SMPSEL7_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL7_Pos;
pub const ADC_SMPR_SMPSEL7: u32 = ADC_SMPR_SMPSEL7_Msk;
pub const ADC_SMPR_SMPSEL8_Pos: u32 = 16;
pub const ADC_SMPR_SMPSEL8_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL8_Pos;
pub const ADC_SMPR_SMPSEL8: u32 = ADC_SMPR_SMPSEL8_Msk;
pub const ADC_SMPR_SMPSEL9_Pos: u32 = 17;
pub const ADC_SMPR_SMPSEL9_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL9_Pos;
pub const ADC_SMPR_SMPSEL9: u32 = ADC_SMPR_SMPSEL9_Msk;
pub const ADC_SMPR_SMPSEL10_Pos: u32 = 18;
pub const ADC_SMPR_SMPSEL10_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL10_Pos;
pub const ADC_SMPR_SMPSEL10: u32 = ADC_SMPR_SMPSEL10_Msk;
pub const ADC_SMPR_SMPSEL11_Pos: u32 = 19;
pub const ADC_SMPR_SMPSEL11_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL11_Pos;
pub const ADC_SMPR_SMPSEL11: u32 = ADC_SMPR_SMPSEL11_Msk;
pub const ADC_SMPR_SMPSEL12_Pos: u32 = 20;
pub const ADC_SMPR_SMPSEL12_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL12_Pos;
pub const ADC_SMPR_SMPSEL12: u32 = ADC_SMPR_SMPSEL12_Msk;
pub const ADC_SMPR_SMPSEL13_Pos: u32 = 21;
pub const ADC_SMPR_SMPSEL13_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL13_Pos;
pub const ADC_SMPR_SMPSEL13: u32 = ADC_SMPR_SMPSEL13_Msk;
pub const ADC_SMPR_SMPSEL14_Pos: u32 = 22;
pub const ADC_SMPR_SMPSEL14_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL14_Pos;
pub const ADC_SMPR_SMPSEL14: u32 = ADC_SMPR_SMPSEL14_Msk;
pub const ADC_SMPR_SMPSEL15_Pos: u32 = 23;
pub const ADC_SMPR_SMPSEL15_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL15_Pos;
pub const ADC_SMPR_SMPSEL15: u32 = ADC_SMPR_SMPSEL15_Msk;
pub const ADC_SMPR_SMPSEL16_Pos: u32 = 24;
pub const ADC_SMPR_SMPSEL16_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL16_Pos;
pub const ADC_SMPR_SMPSEL16: u32 = ADC_SMPR_SMPSEL16_Msk;
pub const ADC_SMPR_SMPSEL17_Pos: u32 = 25;
pub const ADC_SMPR_SMPSEL17_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL17_Pos;
pub const ADC_SMPR_SMPSEL17: u32 = ADC_SMPR_SMPSEL17_Msk;
pub const ADC_SMPR_SMPSEL18_Pos: u32 = 26;
pub const ADC_SMPR_SMPSEL18_Msk: u32 = 0x1 << ADC_SMPR_SMPSEL18_Pos;
pub const ADC_SMPR_SMPSEL18: u32 = ADC_SMPR_SMPSEL18_Msk;
pub const ADC_AWD1TR_LT1_Pos: u32 = 0;
pub const ADC_AWD1TR_LT1_Msk: u32 = 0xFFF << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1: u32 = ADC_AWD1TR_LT1_Msk;
pub const ADC_AWD1TR_LT1_0: u32 = 0x001 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_1: u32 = 0x002 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_2: u32 = 0x004 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_3: u32 = 0x008 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_4: u32 = 0x010 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_5: u32 = 0x020 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_6: u32 = 0x040 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_7: u32 = 0x080 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_8: u32 = 0x100 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_9: u32 = 0x200 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_10: u32 = 0x400 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_LT1_11: u32 = 0x800 << ADC_AWD1TR_LT1_Pos;
pub const ADC_AWD1TR_HT1_Pos: u32 = 16;
pub const ADC_AWD1TR_HT1_Msk: u32 = 0xFFF << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1: u32 = ADC_AWD1TR_HT1_Msk;
pub const ADC_AWD1TR_HT1_0: u32 = 0x001 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_1: u32 = 0x002 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_2: u32 = 0x004 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_3: u32 = 0x008 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_4: u32 = 0x010 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_5: u32 = 0x020 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_6: u32 = 0x040 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_7: u32 = 0x080 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_8: u32 = 0x100 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_9: u32 = 0x200 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_10: u32 = 0x400 << ADC_AWD1TR_HT1_Pos;
pub const ADC_AWD1TR_HT1_11: u32 = 0x800 << ADC_AWD1TR_HT1_Pos;
pub const ADC_TR1_LT1: u32 = ADC_AWD1TR_LT1;
pub const ADC_TR1_LT1_0: u32 = ADC_AWD1TR_LT1_0;
pub const ADC_TR1_LT1_1: u32 = ADC_AWD1TR_LT1_1;
pub const ADC_TR1_LT1_2: u32 = ADC_AWD1TR_LT1_2;
pub const ADC_TR1_LT1_3: u32 = ADC_AWD1TR_LT1_3;
pub const ADC_TR1_LT1_4: u32 = ADC_AWD1TR_LT1_4;
pub const ADC_TR1_LT1_5: u32 = ADC_AWD1TR_LT1_5;
pub const ADC_TR1_LT1_6: u32 = ADC_AWD1TR_LT1_6;
pub const ADC_TR1_LT1_7: u32 = ADC_AWD1TR_LT1_7;
pub const ADC_TR1_LT1_8: u32 = ADC_AWD1TR_LT1_8;
pub const ADC_TR1_LT1_9: u32 = ADC_AWD1TR_LT1_9;
pub const ADC_TR1_LT1_10: u32 = ADC_AWD1TR_LT1_10;
pub const ADC_TR1_LT1_11: u32 = ADC_AWD1TR_LT1_11;
pub const ADC_TR1_HT1: u32 = ADC_AWD1TR_HT1;
pub const ADC_TR1_HT1_0: u32 = ADC_AWD1TR_HT1_0;
pub const ADC_TR1_HT1_1: u32 = ADC_AWD1TR_HT1_1;
pub const ADC_TR1_HT1_2: u32 = ADC_AWD1TR_HT1_2;
pub const ADC_TR1_HT1_3: u32 = ADC_AWD1TR_HT1_3;
pub const ADC_TR1_HT1_4: u32 = ADC_AWD1TR_HT1_4;
pub const ADC_TR1_HT1_5: u32 = ADC_AWD1TR_HT1_5;
pub const ADC_TR1_HT1_6: u32 = ADC_AWD1TR_HT1_6;
pub const ADC_TR1_HT1_7: u32 = ADC_AWD1TR_HT1_7;
pub const ADC_TR1_HT1_8: u32 = ADC_AWD1TR_HT1_8;
pub const ADC_TR1_HT1_9: u32 = ADC_AWD1TR_HT1_9;
pub const ADC_TR1_HT1_10: u32 = ADC_AWD1TR_HT1_10;
pub const ADC_TR1_HT1_11: u32 = ADC_AWD1TR_HT1_11;
pub const ADC_AWD2TR_LT2_Pos: u32 = 0;
pub const ADC_AWD2TR_LT2_Msk: u32 = 0xFFF << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2: u32 = ADC_AWD2TR_LT2_Msk;
pub const ADC_AWD2TR_LT2_0: u32 = 0x001 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_1: u32 = 0x002 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_2: u32 = 0x004 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_3: u32 = 0x008 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_4: u32 = 0x010 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_5: u32 = 0x020 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_6: u32 = 0x040 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_7: u32 = 0x080 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_8: u32 = 0x100 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_9: u32 = 0x200 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_10: u32 = 0x400 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_LT2_11: u32 = 0x800 << ADC_AWD2TR_LT2_Pos;
pub const ADC_AWD2TR_HT2_Pos: u32 = 16;
pub const ADC_AWD2TR_HT2_Msk: u32 = 0xFFF << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2: u32 = ADC_AWD2TR_HT2_Msk;
pub const ADC_AWD2TR_HT2_0: u32 = 0x001 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_1: u32 = 0x002 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_2: u32 = 0x004 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_3: u32 = 0x008 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_4: u32 = 0x010 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_5: u32 = 0x020 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_6: u32 = 0x040 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_7: u32 = 0x080 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_8: u32 = 0x100 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_9: u32 = 0x200 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_10: u32 = 0x400 << ADC_AWD2TR_HT2_Pos;
pub const ADC_AWD2TR_HT2_11: u32 = 0x800 << ADC_AWD2TR_HT2_Pos;
pub const ADC_TR2_LT2: u32 = ADC_AWD2TR_LT2;
pub const ADC_TR2_LT2_0: u32 = ADC_AWD2TR_LT2_0;
pub const ADC_TR2_LT2_1: u32 = ADC_AWD2TR_LT2_1;
pub const ADC_TR2_LT2_2: u32 = ADC_AWD2TR_LT2_2;
pub const ADC_TR2_LT2_3: u32 = ADC_AWD2TR_LT2_3;
pub const ADC_TR2_LT2_4: u32 = ADC_AWD2TR_LT2_4;
pub const ADC_TR2_LT2_5: u32 = ADC_AWD2TR_LT2_5;
pub const ADC_TR2_LT2_6: u32 = ADC_AWD2TR_LT2_6;
pub const ADC_TR2_LT2_7: u32 = ADC_AWD2TR_LT2_7;
pub const ADC_TR2_LT2_8: u32 = ADC_AWD2TR_LT2_8;
pub const ADC_TR2_LT2_9: u32 = ADC_AWD2TR_LT2_9;
pub const ADC_TR2_LT2_10: u32 = ADC_AWD2TR_LT2_10;
pub const ADC_TR2_LT2_11: u32 = ADC_AWD2TR_LT2_11;
pub const ADC_TR2_HT2: u32 = ADC_AWD2TR_HT2;
pub const ADC_TR2_HT2_0: u32 = ADC_AWD2TR_HT2_0;
pub const ADC_TR2_HT2_1: u32 = ADC_AWD2TR_HT2_1;
pub const ADC_TR2_HT2_2: u32 = ADC_AWD2TR_HT2_2;
pub const ADC_TR2_HT2_3: u32 = ADC_AWD2TR_HT2_3;
pub const ADC_TR2_HT2_4: u32 = ADC_AWD2TR_HT2_4;
pub const ADC_TR2_HT2_5: u32 = ADC_AWD2TR_HT2_5;
pub const ADC_TR2_HT2_6: u32 = ADC_AWD2TR_HT2_6;
pub const ADC_TR2_HT2_7: u32 = ADC_AWD2TR_HT2_7;
pub const ADC_TR2_HT2_8: u32 = ADC_AWD2TR_HT2_8;
pub const ADC_TR2_HT2_9: u32 = ADC_AWD2TR_HT2_9;
pub const ADC_TR2_HT2_10: u32 = ADC_AWD2TR_HT2_10;
pub const ADC_TR2_HT2_11: u32 = ADC_AWD2TR_HT2_11;
pub const ADC_CHSELR_CHSEL_Pos: u32 = 0;
pub const ADC_CHSELR_CHSEL_Msk: u32 = 0x7FFFF << ADC_CHSELR_CHSEL_Pos;
pub const ADC_CHSELR_CHSEL: u32 = ADC_CHSELR_CHSEL_Msk;
pub const ADC_CHSELR_CHSEL18_Pos: u32 = 18;
pub const ADC_CHSELR_CHSEL18_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL18_Pos;
pub const ADC_CHSELR_CHSEL18: u32 = ADC_CHSELR_CHSEL18_Msk;
pub const ADC_CHSELR_CHSEL17_Pos: u32 = 17;
pub const ADC_CHSELR_CHSEL17_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL17_Pos;
pub const ADC_CHSELR_CHSEL17: u32 = ADC_CHSELR_CHSEL17_Msk;
pub const ADC_CHSELR_CHSEL16_Pos: u32 = 16;
pub const ADC_CHSELR_CHSEL16_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL16_Pos;
pub const ADC_CHSELR_CHSEL16: u32 = ADC_CHSELR_CHSEL16_Msk;
pub const ADC_CHSELR_CHSEL15_Pos: u32 = 15;
pub const ADC_CHSELR_CHSEL15_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL15_Pos;
pub const ADC_CHSELR_CHSEL15: u32 = ADC_CHSELR_CHSEL15_Msk;
pub const ADC_CHSELR_CHSEL14_Pos: u32 = 14;
pub const ADC_CHSELR_CHSEL14_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL14_Pos;
pub const ADC_CHSELR_CHSEL14: u32 = ADC_CHSELR_CHSEL14_Msk;
pub const ADC_CHSELR_CHSEL13_Pos: u32 = 13;
pub const ADC_CHSELR_CHSEL13_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL13_Pos;
pub const ADC_CHSELR_CHSEL13: u32 = ADC_CHSELR_CHSEL13_Msk;
pub const ADC_CHSELR_CHSEL12_Pos: u32 = 12;
pub const ADC_CHSELR_CHSEL12_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL12_Pos;
pub const ADC_CHSELR_CHSEL12: u32 = ADC_CHSELR_CHSEL12_Msk;
pub const ADC_CHSELR_CHSEL11_Pos: u32 = 11;
pub const ADC_CHSELR_CHSEL11_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL11_Pos;
pub const ADC_CHSELR_CHSEL11: u32 = ADC_CHSELR_CHSEL11_Msk;
pub const ADC_CHSELR_CHSEL10_Pos: u32 = 10;
pub const ADC_CHSELR_CHSEL10_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL10_Pos;
pub const ADC_CHSELR_CHSEL10: u32 = ADC_CHSELR_CHSEL10_Msk;
pub const ADC_CHSELR_CHSEL9_Pos: u32 = 9;
pub const ADC_CHSELR_CHSEL9_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL9_Pos;
pub const ADC_CHSELR_CHSEL9: u32 = ADC_CHSELR_CHSEL9_Msk;
pub const ADC_CHSELR_CHSEL8_Pos: u32 = 8;
pub const ADC_CHSELR_CHSEL8_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL8_Pos;
pub const ADC_CHSELR_CHSEL8: u32 = ADC_CHSELR_CHSEL8_Msk;
pub const ADC_CHSELR_CHSEL7_Pos: u32 = 7;
pub const ADC_CHSELR_CHSEL7_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL7_Pos;
pub const ADC_CHSELR_CHSEL7: u32 = ADC_CHSELR_CHSEL7_Msk;
pub const ADC_CHSELR_CHSEL6_Pos: u32 = 6;
pub const ADC_CHSELR_CHSEL6_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL6_Pos;
pub const ADC_CHSELR_CHSEL6: u32 = ADC_CHSELR_CHSEL6_Msk;
pub const ADC_CHSELR_CHSEL5_Pos: u32 = 5;
pub const ADC_CHSELR_CHSEL5_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL5_Pos;
pub const ADC_CHSELR_CHSEL5: u32 = ADC_CHSELR_CHSEL5_Msk;
pub const ADC_CHSELR_CHSEL4_Pos: u32 = 4;
pub const ADC_CHSELR_CHSEL4_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL4_Pos;
pub const ADC_CHSELR_CHSEL4: u32 = ADC_CHSELR_CHSEL4_Msk;
pub const ADC_CHSELR_CHSEL3_Pos: u32 = 3;
pub const ADC_CHSELR_CHSEL3_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL3_Pos;
pub const ADC_CHSELR_CHSEL3: u32 = ADC_CHSELR_CHSEL3_Msk;
pub const ADC_CHSELR_CHSEL2_Pos: u32 = 2;
pub const ADC_CHSELR_CHSEL2_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL2_Pos;
pub const ADC_CHSELR_CHSEL2: u32 = ADC_CHSELR_CHSEL2_Msk;
pub const ADC_CHSELR_CHSEL1_Pos: u32 = 1;
pub const ADC_CHSELR_CHSEL1_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL1_Pos;
pub const ADC_CHSELR_CHSEL1: u32 = ADC_CHSELR_CHSEL1_Msk;
pub const ADC_CHSELR_CHSEL0_Pos: u32 = 0;
pub const ADC_CHSELR_CHSEL0_Msk: u32 = 0x1 << ADC_CHSELR_CHSEL0_Pos;
pub const ADC_CHSELR_CHSEL0: u32 = ADC_CHSELR_CHSEL0_Msk;
pub const ADC_CHSELR_SQ_ALL_Pos: u32 = 0;
pub const ADC_CHSELR_SQ_ALL_Msk: u32 = 0xFFFFFFFF << ADC_CHSELR_SQ_ALL_Pos;
pub const ADC_CHSELR_SQ_ALL: u32 = ADC_CHSELR_SQ_ALL_Msk;
pub const ADC_CHSELR_SQ8_Pos: u32 = 28;
pub const ADC_CHSELR_SQ8_Msk: u32 = 0xF << ADC_CHSELR_SQ8_Pos;
pub const ADC_CHSELR_SQ8: u32 = ADC_CHSELR_SQ8_Msk;
pub const ADC_CHSELR_SQ8_0: u32 = 0x1 << ADC_CHSELR_SQ8_Pos;
pub const ADC_CHSELR_SQ8_1: u32 = 0x2 << ADC_CHSELR_SQ8_Pos;
pub const ADC_CHSELR_SQ8_2: u32 = 0x4 << ADC_CHSELR_SQ8_Pos;
pub const ADC_CHSELR_SQ8_3: u32 = 0x8 << ADC_CHSELR_SQ8_Pos;
pub const ADC_CHSELR_SQ7_Pos: u32 = 24;
pub const ADC_CHSELR_SQ7_Msk: u32 = 0xF << ADC_CHSELR_SQ7_Pos;
pub const ADC_CHSELR_SQ7: u32 = ADC_CHSELR_SQ7_Msk;
pub const ADC_CHSELR_SQ7_0: u32 = 0x1 << ADC_CHSELR_SQ7_Pos;
pub const ADC_CHSELR_SQ7_1: u32 = 0x2 << ADC_CHSELR_SQ7_Pos;
pub const ADC_CHSELR_SQ7_2: u32 = 0x4 << ADC_CHSELR_SQ7_Pos;
pub const ADC_CHSELR_SQ7_3: u32 = 0x8 << ADC_CHSELR_SQ7_Pos;
pub const ADC_CHSELR_SQ6_Pos: u32 = 20;
pub const ADC_CHSELR_SQ6_Msk: u32 = 0xF << ADC_CHSELR_SQ6_Pos;
pub const ADC_CHSELR_SQ6: u32 = ADC_CHSELR_SQ6_Msk;
pub const ADC_CHSELR_SQ6_0: u32 = 0x1 << ADC_CHSELR_SQ6_Pos;
pub const ADC_CHSELR_SQ6_1: u32 = 0x2 << ADC_CHSELR_SQ6_Pos;
pub const ADC_CHSELR_SQ6_2: u32 = 0x4 << ADC_CHSELR_SQ6_Pos;
pub const ADC_CHSELR_SQ6_3: u32 = 0x8 << ADC_CHSELR_SQ6_Pos;
pub const ADC_CHSELR_SQ5_Pos: u32 = 16;
pub const ADC_CHSELR_SQ5_Msk: u32 = 0xF << ADC_CHSELR_SQ5_Pos;
pub const ADC_CHSELR_SQ5: u32 = ADC_CHSELR_SQ5_Msk;
pub const ADC_CHSELR_SQ5_0: u32 = 0x1 << ADC_CHSELR_SQ5_Pos;
pub const ADC_CHSELR_SQ5_1: u32 = 0x2 << ADC_CHSELR_SQ5_Pos;
pub const ADC_CHSELR_SQ5_2: u32 = 0x4 << ADC_CHSELR_SQ5_Pos;
pub const ADC_CHSELR_SQ5_3: u32 = 0x8 << ADC_CHSELR_SQ5_Pos;
pub const ADC_CHSELR_SQ4_Pos: u32 = 12;
pub const ADC_CHSELR_SQ4_Msk: u32 = 0xF << ADC_CHSELR_SQ4_Pos;
pub const ADC_CHSELR_SQ4: u32 = ADC_CHSELR_SQ4_Msk;
pub const ADC_CHSELR_SQ4_0: u32 = 0x1 << ADC_CHSELR_SQ4_Pos;
pub const ADC_CHSELR_SQ4_1: u32 = 0x2 << ADC_CHSELR_SQ4_Pos;
pub const ADC_CHSELR_SQ4_2: u32 = 0x4 << ADC_CHSELR_SQ4_Pos;
pub const ADC_CHSELR_SQ4_3: u32 = 0x8 << ADC_CHSELR_SQ4_Pos;
pub const ADC_CHSELR_SQ3_Pos: u32 = 8;
pub const ADC_CHSELR_SQ3_Msk: u32 = 0xF << ADC_CHSELR_SQ3_Pos;
pub const ADC_CHSELR_SQ3: u32 = ADC_CHSELR_SQ3_Msk;
pub const ADC_CHSELR_SQ3_0: u32 = 0x1 << ADC_CHSELR_SQ3_Pos;
pub const ADC_CHSELR_SQ3_1: u32 = 0x2 << ADC_CHSELR_SQ3_Pos;
pub const ADC_CHSELR_SQ3_2: u32 = 0x4 << ADC_CHSELR_SQ3_Pos;
pub const ADC_CHSELR_SQ3_3: u32 = 0x8 << ADC_CHSELR_SQ3_Pos;
pub const ADC_CHSELR_SQ2_Pos: u32 = 4;
pub const ADC_CHSELR_SQ2_Msk: u32 = 0xF << ADC_CHSELR_SQ2_Pos;
pub const ADC_CHSELR_SQ2: u32 = ADC_CHSELR_SQ2_Msk;
pub const ADC_CHSELR_SQ2_0: u32 = 0x1 << ADC_CHSELR_SQ2_Pos;
pub const ADC_CHSELR_SQ2_1: u32 = 0x2 << ADC_CHSELR_SQ2_Pos;
pub const ADC_CHSELR_SQ2_2: u32 = 0x4 << ADC_CHSELR_SQ2_Pos;
pub const ADC_CHSELR_SQ2_3: u32 = 0x8 << ADC_CHSELR_SQ2_Pos;
pub const ADC_CHSELR_SQ1_Pos: u32 = 0;
pub const ADC_CHSELR_SQ1_Msk: u32 = 0xF << ADC_CHSELR_SQ1_Pos;
pub const ADC_CHSELR_SQ1: u32 = ADC_CHSELR_SQ1_Msk;
pub const ADC_CHSELR_SQ1_0: u32 = 0x1 << ADC_CHSELR_SQ1_Pos;
pub const ADC_CHSELR_SQ1_1: u32 = 0x2 << ADC_CHSELR_SQ1_Pos;
pub const ADC_CHSELR_SQ1_2: u32 = 0x4 << ADC_CHSELR_SQ1_Pos;
pub const ADC_CHSELR_SQ1_3: u32 = 0x8 << ADC_CHSELR_SQ1_Pos;
pub const ADC_AWD3TR_LT3_Pos: u32 = 0;
pub const ADC_AWD3TR_LT3_Msk: u32 = 0xFFF << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3: u32 = ADC_AWD3TR_LT3_Msk;
pub const ADC_AWD3TR_LT3_0: u32 = 0x001 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_1: u32 = 0x002 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_2: u32 = 0x004 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_3: u32 = 0x008 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_4: u32 = 0x010 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_5: u32 = 0x020 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_6: u32 = 0x040 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_7: u32 = 0x080 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_8: u32 = 0x100 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_9: u32 = 0x200 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_10: u32 = 0x400 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_LT3_11: u32 = 0x800 << ADC_AWD3TR_LT3_Pos;
pub const ADC_AWD3TR_HT3_Pos: u32 = 16;
pub const ADC_AWD3TR_HT3_Msk: u32 = 0xFFF << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3: u32 = ADC_AWD3TR_HT3_Msk;
pub const ADC_AWD3TR_HT3_0: u32 = 0x001 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_1: u32 = 0x002 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_2: u32 = 0x004 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_3: u32 = 0x008 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_4: u32 = 0x010 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_5: u32 = 0x020 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_6: u32 = 0x040 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_7: u32 = 0x080 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_8: u32 = 0x100 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_9: u32 = 0x200 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_10: u32 = 0x400 << ADC_AWD3TR_HT3_Pos;
pub const ADC_AWD3TR_HT3_11: u32 = 0x800 << ADC_AWD3TR_HT3_Pos;
pub const ADC_TR3_LT3: u32 = ADC_AWD3TR_LT3;
pub const ADC_TR3_LT3_0: u32 = ADC_AWD3TR_LT3_0;
pub const ADC_TR3_LT3_1: u32 = ADC_AWD3TR_LT3_1;
pub const ADC_TR3_LT3_2: u32 = ADC_AWD3TR_LT3_2;
pub const ADC_TR3_LT3_3: u32 = ADC_AWD3TR_LT3_3;
pub const ADC_TR3_LT3_4: u32 = ADC_AWD3TR_LT3_4;
pub const ADC_TR3_LT3_5: u32 = ADC_AWD3TR_LT3_5;
pub const ADC_TR3_LT3_6: u32 = ADC_AWD3TR_LT3_6;
pub const ADC_TR3_LT3_7: u32 = ADC_AWD3TR_LT3_7;
pub const ADC_TR3_LT3_8: u32 = ADC_AWD3TR_LT3_8;
pub const ADC_TR3_LT3_9: u32 = ADC_AWD3TR_LT3_9;
pub const ADC_TR3_LT3_10: u32 = ADC_AWD3TR_LT3_10;
pub const ADC_TR3_LT3_11: u32 = ADC_AWD3TR_LT3_11;
pub const ADC_TR3_HT3: u32 = ADC_AWD3TR_HT3;
pub const ADC_TR3_HT3_0: u32 = ADC_AWD3TR_HT3_0;
pub const ADC_TR3_HT3_1: u32 = ADC_AWD3TR_HT3_1;
pub const ADC_TR3_HT3_2: u32 = ADC_AWD3TR_HT3_2;
pub const ADC_TR3_HT3_3: u32 = ADC_AWD3TR_HT3_3;
pub const ADC_TR3_HT3_4: u32 = ADC_AWD3TR_HT3_4;
pub const ADC_TR3_HT3_5: u32 = ADC_AWD3TR_HT3_5;
pub const ADC_TR3_HT3_6: u32 = ADC_AWD3TR_HT3_6;
pub const ADC_TR3_HT3_7: u32 = ADC_AWD3TR_HT3_7;
pub const ADC_TR3_HT3_8: u32 = ADC_AWD3TR_HT3_8;
pub const ADC_TR3_HT3_9: u32 = ADC_AWD3TR_HT3_9;
pub const ADC_TR3_HT3_10: u32 = ADC_AWD3TR_HT3_10;
pub const ADC_TR3_HT3_11: u32 = ADC_AWD3TR_HT3_11;
pub const ADC_DR_DATA_Pos: u32 = 0;
pub const ADC_DR_DATA_Msk: u32 = 0xFFFF << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA: u32 = ADC_DR_DATA_Msk;
pub const ADC_DR_DATA_0: u32 = 0x0001 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_1: u32 = 0x0002 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_2: u32 = 0x0004 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_3: u32 = 0x0008 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_4: u32 = 0x0010 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_5: u32 = 0x0020 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_6: u32 = 0x0040 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_7: u32 = 0x0080 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_8: u32 = 0x0100 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_9: u32 = 0x0200 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_10: u32 = 0x0400 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_11: u32 = 0x0800 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_12: u32 = 0x1000 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_13: u32 = 0x2000 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_14: u32 = 0x4000 << ADC_DR_DATA_Pos;
pub const ADC_DR_DATA_15: u32 = 0x8000 << ADC_DR_DATA_Pos;
pub const ADC_AWD2CR_AWD2CH_Pos: u32 = 0;
pub const ADC_AWD2CR_AWD2CH_Msk: u32 = 0x7FFFF << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH: u32 = ADC_AWD2CR_AWD2CH_Msk;
pub const ADC_AWD2CR_AWD2CH_0: u32 = 0x00001 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_1: u32 = 0x00002 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_2: u32 = 0x00004 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_3: u32 = 0x00008 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_4: u32 = 0x00010 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_5: u32 = 0x00020 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_6: u32 = 0x00040 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_7: u32 = 0x00080 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_8: u32 = 0x00100 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_9: u32 = 0x00200 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_10: u32 = 0x00400 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_11: u32 = 0x00800 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_12: u32 = 0x01000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_13: u32 = 0x02000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_14: u32 = 0x04000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_15: u32 = 0x08000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_16: u32 = 0x10000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_17: u32 = 0x20000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD2CR_AWD2CH_18: u32 = 0x40000 << ADC_AWD2CR_AWD2CH_Pos;
pub const ADC_AWD3CR_AWD3CH_Pos: u32 = 0;
pub const ADC_AWD3CR_AWD3CH_Msk: u32 = 0x7FFFF << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH: u32 = ADC_AWD3CR_AWD3CH_Msk;
pub const ADC_AWD3CR_AWD3CH_0: u32 = 0x00001 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_1: u32 = 0x00002 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_2: u32 = 0x00004 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_3: u32 = 0x00008 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_4: u32 = 0x00010 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_5: u32 = 0x00020 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_6: u32 = 0x00040 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_7: u32 = 0x00080 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_8: u32 = 0x00100 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_9: u32 = 0x00200 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_10: u32 = 0x00400 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_11: u32 = 0x00800 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_12: u32 = 0x01000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_13: u32 = 0x02000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_14: u32 = 0x04000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_15: u32 = 0x08000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_16: u32 = 0x10000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_17: u32 = 0x20000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_AWD3CR_AWD3CH_18: u32 = 0x40000 << ADC_AWD3CR_AWD3CH_Pos;
pub const ADC_CALFACT_CALFACT_Pos: u32 = 0;
pub const ADC_CALFACT_CALFACT_Msk: u32 = 0x7F << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT: u32 = ADC_CALFACT_CALFACT_Msk;
pub const ADC_CALFACT_CALFACT_0: u32 = 0x01 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT_1: u32 = 0x02 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT_2: u32 = 0x04 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT_3: u32 = 0x08 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT_4: u32 = 0x10 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT_5: u32 = 0x20 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CALFACT_CALFACT_6: u32 = 0x40 << ADC_CALFACT_CALFACT_Pos;
pub const ADC_CCR_PRESC_Pos: u32 = 18;
pub const ADC_CCR_PRESC_Msk: u32 = 0xF << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC: u32 = ADC_CCR_PRESC_Msk;
pub const ADC_CCR_PRESC_0: u32 = 0x1 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_1: u32 = 0x2 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_2: u32 = 0x4 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_PRESC_3: u32 = 0x8 << ADC_CCR_PRESC_Pos;
pub const ADC_CCR_VREFEN_Pos: u32 = 22;
pub const ADC_CCR_VREFEN_Msk: u32 = 0x1 << ADC_CCR_VREFEN_Pos;
pub const ADC_CCR_VREFEN: u32 = ADC_CCR_VREFEN_Msk;
pub const ADC_CCR_TSEN_Pos: u32 = 23;
pub const ADC_CCR_TSEN_Msk: u32 = 0x1 << ADC_CCR_TSEN_Pos;
pub const ADC_CCR_TSEN: u32 = ADC_CCR_TSEN_Msk;
pub const ADC_CCR_VBATEN_Pos: u32 = 24;
pub const ADC_CCR_VBATEN_Msk: u32 = 0x1 << ADC_CCR_VBATEN_Pos;
pub const ADC_CCR_VBATEN: u32 = ADC_CCR_VBATEN_Msk;
pub const ADC_CCR_LFMEN_Pos: u32 = 25;
pub const ADC_CCR_LFMEN_Msk: u32 = 0x1 << ADC_CCR_LFMEN_Pos;
pub const ADC_CCR_LFMEN: u32 = ADC_CCR_LFMEN_Msk;
pub const CRC_DR_DR_Pos: u32 = 0;
pub const CRC_DR_DR_Msk: u32 = 0xFFFFFFFF << CRC_DR_DR_Pos;
pub const CRC_DR_DR: u32 = CRC_DR_DR_Msk;
pub const CRC_IDR_IDR_Pos: u32 = 0;
pub const CRC_IDR_IDR_Msk: u32 = 0xFFFFFFFF << CRC_IDR_IDR_Pos;
pub const CRC_IDR_IDR: u32 = CRC_IDR_IDR_Msk;
pub const CRC_CR_RESET_Pos: u32 = 0;
pub const CRC_CR_RESET_Msk: u32 = 0x1 << CRC_CR_RESET_Pos;
pub const CRC_CR_RESET: u32 = CRC_CR_RESET_Msk;
pub const CRC_CR_POLYSIZE_Pos: u32 = 3;
pub const CRC_CR_POLYSIZE_Msk: u32 = 0x3 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE: u32 = CRC_CR_POLYSIZE_Msk;
pub const CRC_CR_POLYSIZE_0: u32 = 0x1 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_POLYSIZE_1: u32 = 0x2 << CRC_CR_POLYSIZE_Pos;
pub const CRC_CR_REV_IN_Pos: u32 = 5;
pub const CRC_CR_REV_IN_Msk: u32 = 0x3 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN: u32 = CRC_CR_REV_IN_Msk;
pub const CRC_CR_REV_IN_0: u32 = 0x1 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_IN_1: u32 = 0x2 << CRC_CR_REV_IN_Pos;
pub const CRC_CR_REV_OUT_Pos: u32 = 7;
pub const CRC_CR_REV_OUT_Msk: u32 = 0x1 << CRC_CR_REV_OUT_Pos;
pub const CRC_CR_REV_OUT: u32 = CRC_CR_REV_OUT_Msk;
pub const CRC_INIT_INIT_Pos: u32 = 0;
pub const CRC_INIT_INIT_Msk: u32 = 0xFFFFFFFF << CRC_INIT_INIT_Pos;
pub const CRC_INIT_INIT: u32 = CRC_INIT_INIT_Msk;
pub const CRC_POL_POL_Pos: u32 = 0;
pub const CRC_POL_POL_Msk: u32 = 0xFFFFFFFF << CRC_POL_POL_Pos;
pub const CRC_POL_POL: u32 = CRC_POL_POL_Msk;
pub const DAC_CR_EN1_Pos: u32 = 0;
pub const DAC_CR_EN1_Msk: u32 = 0x1 << DAC_CR_EN1_Pos;
pub const DAC_CR_EN1: u32 = DAC_CR_EN1_Msk;
pub const DAC_CR_TEN1_Pos: u32 = 1;
pub const DAC_CR_TEN1_Msk: u32 = 0x1 << DAC_CR_TEN1_Pos;
pub const DAC_CR_TEN1: u32 = DAC_CR_TEN1_Msk;
pub const DAC_CR_TSEL1_Pos: u32 = 2;
pub const DAC_CR_TSEL1_Msk: u32 = 0xF << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1: u32 = DAC_CR_TSEL1_Msk;
pub const DAC_CR_TSEL1_0: u32 = 0x1 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_1: u32 = 0x2 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_2: u32 = 0x4 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_TSEL1_3: u32 = 0x8 << DAC_CR_TSEL1_Pos;
pub const DAC_CR_WAVE1_Pos: u32 = 6;
pub const DAC_CR_WAVE1_Msk: u32 = 0x3 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1: u32 = DAC_CR_WAVE1_Msk;
pub const DAC_CR_WAVE1_0: u32 = 0x1 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_WAVE1_1: u32 = 0x2 << DAC_CR_WAVE1_Pos;
pub const DAC_CR_MAMP1_Pos: u32 = 8;
pub const DAC_CR_MAMP1_Msk: u32 = 0xF << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1: u32 = DAC_CR_MAMP1_Msk;
pub const DAC_CR_MAMP1_0: u32 = 0x1 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_1: u32 = 0x2 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_2: u32 = 0x4 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_MAMP1_3: u32 = 0x8 << DAC_CR_MAMP1_Pos;
pub const DAC_CR_DMAEN1_Pos: u32 = 12;
pub const DAC_CR_DMAEN1_Msk: u32 = 0x1 << DAC_CR_DMAEN1_Pos;
pub const DAC_CR_DMAEN1: u32 = DAC_CR_DMAEN1_Msk;
pub const DAC_CR_DMAUDRIE1_Pos: u32 = 13;
pub const DAC_CR_DMAUDRIE1_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE1_Pos;
pub const DAC_CR_DMAUDRIE1: u32 = DAC_CR_DMAUDRIE1_Msk;
pub const DAC_CR_CEN1_Pos: u32 = 14;
pub const DAC_CR_CEN1_Msk: u32 = 0x1 << DAC_CR_CEN1_Pos;
pub const DAC_CR_CEN1: u32 = DAC_CR_CEN1_Msk;
pub const DAC_CR_EN2_Pos: u32 = 16;
pub const DAC_CR_EN2_Msk: u32 = 0x1 << DAC_CR_EN2_Pos;
pub const DAC_CR_EN2: u32 = DAC_CR_EN2_Msk;
pub const DAC_CR_TEN2_Pos: u32 = 17;
pub const DAC_CR_TEN2_Msk: u32 = 0x1 << DAC_CR_TEN2_Pos;
pub const DAC_CR_TEN2: u32 = DAC_CR_TEN2_Msk;
pub const DAC_CR_TSEL2_Pos: u32 = 18;
pub const DAC_CR_TSEL2_Msk: u32 = 0xF << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2: u32 = DAC_CR_TSEL2_Msk;
pub const DAC_CR_TSEL2_0: u32 = 0x1 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_1: u32 = 0x2 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_2: u32 = 0x4 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_TSEL2_3: u32 = 0x8 << DAC_CR_TSEL2_Pos;
pub const DAC_CR_WAVE2_Pos: u32 = 22;
pub const DAC_CR_WAVE2_Msk: u32 = 0x3 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2: u32 = DAC_CR_WAVE2_Msk;
pub const DAC_CR_WAVE2_0: u32 = 0x1 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_WAVE2_1: u32 = 0x2 << DAC_CR_WAVE2_Pos;
pub const DAC_CR_MAMP2_Pos: u32 = 24;
pub const DAC_CR_MAMP2_Msk: u32 = 0xF << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2: u32 = DAC_CR_MAMP2_Msk;
pub const DAC_CR_MAMP2_0: u32 = 0x1 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_1: u32 = 0x2 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_2: u32 = 0x4 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_MAMP2_3: u32 = 0x8 << DAC_CR_MAMP2_Pos;
pub const DAC_CR_DMAEN2_Pos: u32 = 28;
pub const DAC_CR_DMAEN2_Msk: u32 = 0x1 << DAC_CR_DMAEN2_Pos;
pub const DAC_CR_DMAEN2: u32 = DAC_CR_DMAEN2_Msk;
pub const DAC_CR_DMAUDRIE2_Pos: u32 = 29;
pub const DAC_CR_DMAUDRIE2_Msk: u32 = 0x1 << DAC_CR_DMAUDRIE2_Pos;
pub const DAC_CR_DMAUDRIE2: u32 = DAC_CR_DMAUDRIE2_Msk;
pub const DAC_CR_CEN2_Pos: u32 = 30;
pub const DAC_CR_CEN2_Msk: u32 = 0x1 << DAC_CR_CEN2_Pos;
pub const DAC_CR_CEN2: u32 = DAC_CR_CEN2_Msk;
pub const DAC_SWTRIGR_SWTRIG1_Pos: u32 = 0;
pub const DAC_SWTRIGR_SWTRIG1_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG1_Pos;
pub const DAC_SWTRIGR_SWTRIG1: u32 = DAC_SWTRIGR_SWTRIG1_Msk;
pub const DAC_SWTRIGR_SWTRIG2_Pos: u32 = 1;
pub const DAC_SWTRIGR_SWTRIG2_Msk: u32 = 0x1 << DAC_SWTRIGR_SWTRIG2_Pos;
pub const DAC_SWTRIGR_SWTRIG2: u32 = DAC_SWTRIGR_SWTRIG2_Msk;
pub const DAC_DHR12R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12R1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12R1_DACC1DHR_Pos;
pub const DAC_DHR12R1_DACC1DHR: u32 = DAC_DHR12R1_DACC1DHR_Msk;
pub const DAC_DHR12L1_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12L1_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12L1_DACC1DHR_Pos;
pub const DAC_DHR12L1_DACC1DHR: u32 = DAC_DHR12L1_DACC1DHR_Msk;
pub const DAC_DHR8R1_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8R1_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8R1_DACC1DHR_Pos;
pub const DAC_DHR8R1_DACC1DHR: u32 = DAC_DHR8R1_DACC1DHR_Msk;
pub const DAC_DHR12R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR12R2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12R2_DACC2DHR_Pos;
pub const DAC_DHR12R2_DACC2DHR: u32 = DAC_DHR12R2_DACC2DHR_Msk;
pub const DAC_DHR12L2_DACC2DHR_Pos: u32 = 4;
pub const DAC_DHR12L2_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12L2_DACC2DHR_Pos;
pub const DAC_DHR12L2_DACC2DHR: u32 = DAC_DHR12L2_DACC2DHR_Msk;
pub const DAC_DHR8R2_DACC2DHR_Pos: u32 = 0;
pub const DAC_DHR8R2_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8R2_DACC2DHR_Pos;
pub const DAC_DHR8R2_DACC2DHR: u32 = DAC_DHR8R2_DACC2DHR_Msk;
pub const DAC_DHR12RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR12RD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC1DHR_Pos;
pub const DAC_DHR12RD_DACC1DHR: u32 = DAC_DHR12RD_DACC1DHR_Msk;
pub const DAC_DHR12RD_DACC2DHR_Pos: u32 = 16;
pub const DAC_DHR12RD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12RD_DACC2DHR_Pos;
pub const DAC_DHR12RD_DACC2DHR: u32 = DAC_DHR12RD_DACC2DHR_Msk;
pub const DAC_DHR12LD_DACC1DHR_Pos: u32 = 4;
pub const DAC_DHR12LD_DACC1DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC1DHR_Pos;
pub const DAC_DHR12LD_DACC1DHR: u32 = DAC_DHR12LD_DACC1DHR_Msk;
pub const DAC_DHR12LD_DACC2DHR_Pos: u32 = 20;
pub const DAC_DHR12LD_DACC2DHR_Msk: u32 = 0xFFF << DAC_DHR12LD_DACC2DHR_Pos;
pub const DAC_DHR12LD_DACC2DHR: u32 = DAC_DHR12LD_DACC2DHR_Msk;
pub const DAC_DHR8RD_DACC1DHR_Pos: u32 = 0;
pub const DAC_DHR8RD_DACC1DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC1DHR_Pos;
pub const DAC_DHR8RD_DACC1DHR: u32 = DAC_DHR8RD_DACC1DHR_Msk;
pub const DAC_DHR8RD_DACC2DHR_Pos: u32 = 8;
pub const DAC_DHR8RD_DACC2DHR_Msk: u32 = 0xFF << DAC_DHR8RD_DACC2DHR_Pos;
pub const DAC_DHR8RD_DACC2DHR: u32 = DAC_DHR8RD_DACC2DHR_Msk;
pub const DAC_DOR1_DACC1DOR_Pos: u32 = 0;
pub const DAC_DOR1_DACC1DOR_Msk: u32 = 0xFFF << DAC_DOR1_DACC1DOR_Pos;
pub const DAC_DOR1_DACC1DOR: u32 = DAC_DOR1_DACC1DOR_Msk;
pub const DAC_DOR2_DACC2DOR_Pos: u32 = 0;
pub const DAC_DOR2_DACC2DOR_Msk: u32 = 0xFFF << DAC_DOR2_DACC2DOR_Pos;
pub const DAC_DOR2_DACC2DOR: u32 = DAC_DOR2_DACC2DOR_Msk;
pub const DAC_SR_DMAUDR1_Pos: u32 = 13;
pub const DAC_SR_DMAUDR1_Msk: u32 = 0x1 << DAC_SR_DMAUDR1_Pos;
pub const DAC_SR_DMAUDR1: u32 = DAC_SR_DMAUDR1_Msk;
pub const DAC_SR_CAL_FLAG1_Pos: u32 = 14;
pub const DAC_SR_CAL_FLAG1_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG1_Pos;
pub const DAC_SR_CAL_FLAG1: u32 = DAC_SR_CAL_FLAG1_Msk;
pub const DAC_SR_BWST1_Pos: u32 = 15;
pub const DAC_SR_BWST1_Msk: u32 = 0x1 << DAC_SR_BWST1_Pos;
pub const DAC_SR_BWST1: u32 = DAC_SR_BWST1_Msk;
pub const DAC_SR_DMAUDR2_Pos: u32 = 29;
pub const DAC_SR_DMAUDR2_Msk: u32 = 0x1 << DAC_SR_DMAUDR2_Pos;
pub const DAC_SR_DMAUDR2: u32 = DAC_SR_DMAUDR2_Msk;
pub const DAC_SR_CAL_FLAG2_Pos: u32 = 30;
pub const DAC_SR_CAL_FLAG2_Msk: u32 = 0x1 << DAC_SR_CAL_FLAG2_Pos;
pub const DAC_SR_CAL_FLAG2: u32 = DAC_SR_CAL_FLAG2_Msk;
pub const DAC_SR_BWST2_Pos: u32 = 31;
pub const DAC_SR_BWST2_Msk: u32 = 0x1 << DAC_SR_BWST2_Pos;
pub const DAC_SR_BWST2: u32 = DAC_SR_BWST2_Msk;
pub const DAC_CCR_OTRIM1_Pos: u32 = 0;
pub const DAC_CCR_OTRIM1_Msk: u32 = 0x1F << DAC_CCR_OTRIM1_Pos;
pub const DAC_CCR_OTRIM1: u32 = DAC_CCR_OTRIM1_Msk;
pub const DAC_CCR_OTRIM2_Pos: u32 = 16;
pub const DAC_CCR_OTRIM2_Msk: u32 = 0x1F << DAC_CCR_OTRIM2_Pos;
pub const DAC_CCR_OTRIM2: u32 = DAC_CCR_OTRIM2_Msk;
pub const DAC_MCR_MODE1_Pos: u32 = 0;
pub const DAC_MCR_MODE1_Msk: u32 = 0x7 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1: u32 = DAC_MCR_MODE1_Msk;
pub const DAC_MCR_MODE1_0: u32 = 0x1 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_1: u32 = 0x2 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE1_2: u32 = 0x4 << DAC_MCR_MODE1_Pos;
pub const DAC_MCR_MODE2_Pos: u32 = 16;
pub const DAC_MCR_MODE2_Msk: u32 = 0x7 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2: u32 = DAC_MCR_MODE2_Msk;
pub const DAC_MCR_MODE2_0: u32 = 0x1 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_1: u32 = 0x2 << DAC_MCR_MODE2_Pos;
pub const DAC_MCR_MODE2_2: u32 = 0x4 << DAC_MCR_MODE2_Pos;
pub const DAC_SHSR1_TSAMPLE1_Pos: u32 = 0;
pub const DAC_SHSR1_TSAMPLE1_Msk: u32 = 0x3FF << DAC_SHSR1_TSAMPLE1_Pos;
pub const DAC_SHSR1_TSAMPLE1: u32 = DAC_SHSR1_TSAMPLE1_Msk;
pub const DAC_SHSR2_TSAMPLE2_Pos: u32 = 0;
pub const DAC_SHSR2_TSAMPLE2_Msk: u32 = 0x3FF << DAC_SHSR2_TSAMPLE2_Pos;
pub const DAC_SHSR2_TSAMPLE2: u32 = DAC_SHSR2_TSAMPLE2_Msk;
pub const DAC_SHHR_THOLD1_Pos: u32 = 0;
pub const DAC_SHHR_THOLD1_Msk: u32 = 0x3FF << DAC_SHHR_THOLD1_Pos;
pub const DAC_SHHR_THOLD1: u32 = DAC_SHHR_THOLD1_Msk;
pub const DAC_SHHR_THOLD2_Pos: u32 = 16;
pub const DAC_SHHR_THOLD2_Msk: u32 = 0x3FF << DAC_SHHR_THOLD2_Pos;
pub const DAC_SHHR_THOLD2: u32 = DAC_SHHR_THOLD2_Msk;
pub const DAC_SHRR_TREFRESH1_Pos: u32 = 0;
pub const DAC_SHRR_TREFRESH1_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH1_Pos;
pub const DAC_SHRR_TREFRESH1: u32 = DAC_SHRR_TREFRESH1_Msk;
pub const DAC_SHRR_TREFRESH2_Pos: u32 = 16;
pub const DAC_SHRR_TREFRESH2_Msk: u32 = 0xFF << DAC_SHRR_TREFRESH2_Pos;
pub const DAC_SHRR_TREFRESH2: u32 = DAC_SHRR_TREFRESH2_Msk;
pub const DMA_ISR_GIF1_Pos: u32 = 0;
pub const DMA_ISR_GIF1_Msk: u32 = 0x1 << DMA_ISR_GIF1_Pos;
pub const DMA_ISR_GIF1: u32 = DMA_ISR_GIF1_Msk;
pub const DMA_ISR_TCIF1_Pos: u32 = 1;
pub const DMA_ISR_TCIF1_Msk: u32 = 0x1 << DMA_ISR_TCIF1_Pos;
pub const DMA_ISR_TCIF1: u32 = DMA_ISR_TCIF1_Msk;
pub const DMA_ISR_HTIF1_Pos: u32 = 2;
pub const DMA_ISR_HTIF1_Msk: u32 = 0x1 << DMA_ISR_HTIF1_Pos;
pub const DMA_ISR_HTIF1: u32 = DMA_ISR_HTIF1_Msk;
pub const DMA_ISR_TEIF1_Pos: u32 = 3;
pub const DMA_ISR_TEIF1_Msk: u32 = 0x1 << DMA_ISR_TEIF1_Pos;
pub const DMA_ISR_TEIF1: u32 = DMA_ISR_TEIF1_Msk;
pub const DMA_ISR_GIF2_Pos: u32 = 4;
pub const DMA_ISR_GIF2_Msk: u32 = 0x1 << DMA_ISR_GIF2_Pos;
pub const DMA_ISR_GIF2: u32 = DMA_ISR_GIF2_Msk;
pub const DMA_ISR_TCIF2_Pos: u32 = 5;
pub const DMA_ISR_TCIF2_Msk: u32 = 0x1 << DMA_ISR_TCIF2_Pos;
pub const DMA_ISR_TCIF2: u32 = DMA_ISR_TCIF2_Msk;
pub const DMA_ISR_HTIF2_Pos: u32 = 6;
pub const DMA_ISR_HTIF2_Msk: u32 = 0x1 << DMA_ISR_HTIF2_Pos;
pub const DMA_ISR_HTIF2: u32 = DMA_ISR_HTIF2_Msk;
pub const DMA_ISR_TEIF2_Pos: u32 = 7;
pub const DMA_ISR_TEIF2_Msk: u32 = 0x1 << DMA_ISR_TEIF2_Pos;
pub const DMA_ISR_TEIF2: u32 = DMA_ISR_TEIF2_Msk;
pub const DMA_ISR_GIF3_Pos: u32 = 8;
pub const DMA_ISR_GIF3_Msk: u32 = 0x1 << DMA_ISR_GIF3_Pos;
pub const DMA_ISR_GIF3: u32 = DMA_ISR_GIF3_Msk;
pub const DMA_ISR_TCIF3_Pos: u32 = 9;
pub const DMA_ISR_TCIF3_Msk: u32 = 0x1 << DMA_ISR_TCIF3_Pos;
pub const DMA_ISR_TCIF3: u32 = DMA_ISR_TCIF3_Msk;
pub const DMA_ISR_HTIF3_Pos: u32 = 10;
pub const DMA_ISR_HTIF3_Msk: u32 = 0x1 << DMA_ISR_HTIF3_Pos;
pub const DMA_ISR_HTIF3: u32 = DMA_ISR_HTIF3_Msk;
pub const DMA_ISR_TEIF3_Pos: u32 = 11;
pub const DMA_ISR_TEIF3_Msk: u32 = 0x1 << DMA_ISR_TEIF3_Pos;
pub const DMA_ISR_TEIF3: u32 = DMA_ISR_TEIF3_Msk;
pub const DMA_ISR_GIF4_Pos: u32 = 12;
pub const DMA_ISR_GIF4_Msk: u32 = 0x1 << DMA_ISR_GIF4_Pos;
pub const DMA_ISR_GIF4: u32 = DMA_ISR_GIF4_Msk;
pub const DMA_ISR_TCIF4_Pos: u32 = 13;
pub const DMA_ISR_TCIF4_Msk: u32 = 0x1 << DMA_ISR_TCIF4_Pos;
pub const DMA_ISR_TCIF4: u32 = DMA_ISR_TCIF4_Msk;
pub const DMA_ISR_HTIF4_Pos: u32 = 14;
pub const DMA_ISR_HTIF4_Msk: u32 = 0x1 << DMA_ISR_HTIF4_Pos;
pub const DMA_ISR_HTIF4: u32 = DMA_ISR_HTIF4_Msk;
pub const DMA_ISR_TEIF4_Pos: u32 = 15;
pub const DMA_ISR_TEIF4_Msk: u32 = 0x1 << DMA_ISR_TEIF4_Pos;
pub const DMA_ISR_TEIF4: u32 = DMA_ISR_TEIF4_Msk;
pub const DMA_ISR_GIF5_Pos: u32 = 16;
pub const DMA_ISR_GIF5_Msk: u32 = 0x1 << DMA_ISR_GIF5_Pos;
pub const DMA_ISR_GIF5: u32 = DMA_ISR_GIF5_Msk;
pub const DMA_ISR_TCIF5_Pos: u32 = 17;
pub const DMA_ISR_TCIF5_Msk: u32 = 0x1 << DMA_ISR_TCIF5_Pos;
pub const DMA_ISR_TCIF5: u32 = DMA_ISR_TCIF5_Msk;
pub const DMA_ISR_HTIF5_Pos: u32 = 18;
pub const DMA_ISR_HTIF5_Msk: u32 = 0x1 << DMA_ISR_HTIF5_Pos;
pub const DMA_ISR_HTIF5: u32 = DMA_ISR_HTIF5_Msk;
pub const DMA_ISR_TEIF5_Pos: u32 = 19;
pub const DMA_ISR_TEIF5_Msk: u32 = 0x1 << DMA_ISR_TEIF5_Pos;
pub const DMA_ISR_TEIF5: u32 = DMA_ISR_TEIF5_Msk;
pub const DMA_ISR_GIF6_Pos: u32 = 20;
pub const DMA_ISR_GIF6_Msk: u32 = 0x1 << DMA_ISR_GIF6_Pos;
pub const DMA_ISR_GIF6: u32 = DMA_ISR_GIF6_Msk;
pub const DMA_ISR_TCIF6_Pos: u32 = 21;
pub const DMA_ISR_TCIF6_Msk: u32 = 0x1 << DMA_ISR_TCIF6_Pos;
pub const DMA_ISR_TCIF6: u32 = DMA_ISR_TCIF6_Msk;
pub const DMA_ISR_HTIF6_Pos: u32 = 22;
pub const DMA_ISR_HTIF6_Msk: u32 = 0x1 << DMA_ISR_HTIF6_Pos;
pub const DMA_ISR_HTIF6: u32 = DMA_ISR_HTIF6_Msk;
pub const DMA_ISR_TEIF6_Pos: u32 = 23;
pub const DMA_ISR_TEIF6_Msk: u32 = 0x1 << DMA_ISR_TEIF6_Pos;
pub const DMA_ISR_TEIF6: u32 = DMA_ISR_TEIF6_Msk;
pub const DMA_ISR_GIF7_Pos: u32 = 24;
pub const DMA_ISR_GIF7_Msk: u32 = 0x1 << DMA_ISR_GIF7_Pos;
pub const DMA_ISR_GIF7: u32 = DMA_ISR_GIF7_Msk;
pub const DMA_ISR_TCIF7_Pos: u32 = 25;
pub const DMA_ISR_TCIF7_Msk: u32 = 0x1 << DMA_ISR_TCIF7_Pos;
pub const DMA_ISR_TCIF7: u32 = DMA_ISR_TCIF7_Msk;
pub const DMA_ISR_HTIF7_Pos: u32 = 26;
pub const DMA_ISR_HTIF7_Msk: u32 = 0x1 << DMA_ISR_HTIF7_Pos;
pub const DMA_ISR_HTIF7: u32 = DMA_ISR_HTIF7_Msk;
pub const DMA_ISR_TEIF7_Pos: u32 = 27;
pub const DMA_ISR_TEIF7_Msk: u32 = 0x1 << DMA_ISR_TEIF7_Pos;
pub const DMA_ISR_TEIF7: u32 = DMA_ISR_TEIF7_Msk;
pub const DMA_IFCR_CGIF1_Pos: u32 = 0;
pub const DMA_IFCR_CGIF1_Msk: u32 = 0x1 << DMA_IFCR_CGIF1_Pos;
pub const DMA_IFCR_CGIF1: u32 = DMA_IFCR_CGIF1_Msk;
pub const DMA_IFCR_CTCIF1_Pos: u32 = 1;
pub const DMA_IFCR_CTCIF1_Msk: u32 = 0x1 << DMA_IFCR_CTCIF1_Pos;
pub const DMA_IFCR_CTCIF1: u32 = DMA_IFCR_CTCIF1_Msk;
pub const DMA_IFCR_CHTIF1_Pos: u32 = 2;
pub const DMA_IFCR_CHTIF1_Msk: u32 = 0x1 << DMA_IFCR_CHTIF1_Pos;
pub const DMA_IFCR_CHTIF1: u32 = DMA_IFCR_CHTIF1_Msk;
pub const DMA_IFCR_CTEIF1_Pos: u32 = 3;
pub const DMA_IFCR_CTEIF1_Msk: u32 = 0x1 << DMA_IFCR_CTEIF1_Pos;
pub const DMA_IFCR_CTEIF1: u32 = DMA_IFCR_CTEIF1_Msk;
pub const DMA_IFCR_CGIF2_Pos: u32 = 4;
pub const DMA_IFCR_CGIF2_Msk: u32 = 0x1 << DMA_IFCR_CGIF2_Pos;
pub const DMA_IFCR_CGIF2: u32 = DMA_IFCR_CGIF2_Msk;
pub const DMA_IFCR_CTCIF2_Pos: u32 = 5;
pub const DMA_IFCR_CTCIF2_Msk: u32 = 0x1 << DMA_IFCR_CTCIF2_Pos;
pub const DMA_IFCR_CTCIF2: u32 = DMA_IFCR_CTCIF2_Msk;
pub const DMA_IFCR_CHTIF2_Pos: u32 = 6;
pub const DMA_IFCR_CHTIF2_Msk: u32 = 0x1 << DMA_IFCR_CHTIF2_Pos;
pub const DMA_IFCR_CHTIF2: u32 = DMA_IFCR_CHTIF2_Msk;
pub const DMA_IFCR_CTEIF2_Pos: u32 = 7;
pub const DMA_IFCR_CTEIF2_Msk: u32 = 0x1 << DMA_IFCR_CTEIF2_Pos;
pub const DMA_IFCR_CTEIF2: u32 = DMA_IFCR_CTEIF2_Msk;
pub const DMA_IFCR_CGIF3_Pos: u32 = 8;
pub const DMA_IFCR_CGIF3_Msk: u32 = 0x1 << DMA_IFCR_CGIF3_Pos;
pub const DMA_IFCR_CGIF3: u32 = DMA_IFCR_CGIF3_Msk;
pub const DMA_IFCR_CTCIF3_Pos: u32 = 9;
pub const DMA_IFCR_CTCIF3_Msk: u32 = 0x1 << DMA_IFCR_CTCIF3_Pos;
pub const DMA_IFCR_CTCIF3: u32 = DMA_IFCR_CTCIF3_Msk;
pub const DMA_IFCR_CHTIF3_Pos: u32 = 10;
pub const DMA_IFCR_CHTIF3_Msk: u32 = 0x1 << DMA_IFCR_CHTIF3_Pos;
pub const DMA_IFCR_CHTIF3: u32 = DMA_IFCR_CHTIF3_Msk;
pub const DMA_IFCR_CTEIF3_Pos: u32 = 11;
pub const DMA_IFCR_CTEIF3_Msk: u32 = 0x1 << DMA_IFCR_CTEIF3_Pos;
pub const DMA_IFCR_CTEIF3: u32 = DMA_IFCR_CTEIF3_Msk;
pub const DMA_IFCR_CGIF4_Pos: u32 = 12;
pub const DMA_IFCR_CGIF4_Msk: u32 = 0x1 << DMA_IFCR_CGIF4_Pos;
pub const DMA_IFCR_CGIF4: u32 = DMA_IFCR_CGIF4_Msk;
pub const DMA_IFCR_CTCIF4_Pos: u32 = 13;
pub const DMA_IFCR_CTCIF4_Msk: u32 = 0x1 << DMA_IFCR_CTCIF4_Pos;
pub const DMA_IFCR_CTCIF4: u32 = DMA_IFCR_CTCIF4_Msk;
pub const DMA_IFCR_CHTIF4_Pos: u32 = 14;
pub const DMA_IFCR_CHTIF4_Msk: u32 = 0x1 << DMA_IFCR_CHTIF4_Pos;
pub const DMA_IFCR_CHTIF4: u32 = DMA_IFCR_CHTIF4_Msk;
pub const DMA_IFCR_CTEIF4_Pos: u32 = 15;
pub const DMA_IFCR_CTEIF4_Msk: u32 = 0x1 << DMA_IFCR_CTEIF4_Pos;
pub const DMA_IFCR_CTEIF4: u32 = DMA_IFCR_CTEIF4_Msk;
pub const DMA_IFCR_CGIF5_Pos: u32 = 16;
pub const DMA_IFCR_CGIF5_Msk: u32 = 0x1 << DMA_IFCR_CGIF5_Pos;
pub const DMA_IFCR_CGIF5: u32 = DMA_IFCR_CGIF5_Msk;
pub const DMA_IFCR_CTCIF5_Pos: u32 = 17;
pub const DMA_IFCR_CTCIF5_Msk: u32 = 0x1 << DMA_IFCR_CTCIF5_Pos;
pub const DMA_IFCR_CTCIF5: u32 = DMA_IFCR_CTCIF5_Msk;
pub const DMA_IFCR_CHTIF5_Pos: u32 = 18;
pub const DMA_IFCR_CHTIF5_Msk: u32 = 0x1 << DMA_IFCR_CHTIF5_Pos;
pub const DMA_IFCR_CHTIF5: u32 = DMA_IFCR_CHTIF5_Msk;
pub const DMA_IFCR_CTEIF5_Pos: u32 = 19;
pub const DMA_IFCR_CTEIF5_Msk: u32 = 0x1 << DMA_IFCR_CTEIF5_Pos;
pub const DMA_IFCR_CTEIF5: u32 = DMA_IFCR_CTEIF5_Msk;
pub const DMA_IFCR_CGIF6_Pos: u32 = 20;
pub const DMA_IFCR_CGIF6_Msk: u32 = 0x1 << DMA_IFCR_CGIF6_Pos;
pub const DMA_IFCR_CGIF6: u32 = DMA_IFCR_CGIF6_Msk;
pub const DMA_IFCR_CTCIF6_Pos: u32 = 21;
pub const DMA_IFCR_CTCIF6_Msk: u32 = 0x1 << DMA_IFCR_CTCIF6_Pos;
pub const DMA_IFCR_CTCIF6: u32 = DMA_IFCR_CTCIF6_Msk;
pub const DMA_IFCR_CHTIF6_Pos: u32 = 22;
pub const DMA_IFCR_CHTIF6_Msk: u32 = 0x1 << DMA_IFCR_CHTIF6_Pos;
pub const DMA_IFCR_CHTIF6: u32 = DMA_IFCR_CHTIF6_Msk;
pub const DMA_IFCR_CTEIF6_Pos: u32 = 23;
pub const DMA_IFCR_CTEIF6_Msk: u32 = 0x1 << DMA_IFCR_CTEIF6_Pos;
pub const DMA_IFCR_CTEIF6: u32 = DMA_IFCR_CTEIF6_Msk;
pub const DMA_IFCR_CGIF7_Pos: u32 = 24;
pub const DMA_IFCR_CGIF7_Msk: u32 = 0x1 << DMA_IFCR_CGIF7_Pos;
pub const DMA_IFCR_CGIF7: u32 = DMA_IFCR_CGIF7_Msk;
pub const DMA_IFCR_CTCIF7_Pos: u32 = 25;
pub const DMA_IFCR_CTCIF7_Msk: u32 = 0x1 << DMA_IFCR_CTCIF7_Pos;
pub const DMA_IFCR_CTCIF7: u32 = DMA_IFCR_CTCIF7_Msk;
pub const DMA_IFCR_CHTIF7_Pos: u32 = 26;
pub const DMA_IFCR_CHTIF7_Msk: u32 = 0x1 << DMA_IFCR_CHTIF7_Pos;
pub const DMA_IFCR_CHTIF7: u32 = DMA_IFCR_CHTIF7_Msk;
pub const DMA_IFCR_CTEIF7_Pos: u32 = 27;
pub const DMA_IFCR_CTEIF7_Msk: u32 = 0x1 << DMA_IFCR_CTEIF7_Pos;
pub const DMA_IFCR_CTEIF7: u32 = DMA_IFCR_CTEIF7_Msk;
pub const DMA_CCR_EN_Pos: u32 = 0;
pub const DMA_CCR_EN_Msk: u32 = 0x1 << DMA_CCR_EN_Pos;
pub const DMA_CCR_EN: u32 = DMA_CCR_EN_Msk;
pub const DMA_CCR_TCIE_Pos: u32 = 1;
pub const DMA_CCR_TCIE_Msk: u32 = 0x1 << DMA_CCR_TCIE_Pos;
pub const DMA_CCR_TCIE: u32 = DMA_CCR_TCIE_Msk;
pub const DMA_CCR_HTIE_Pos: u32 = 2;
pub const DMA_CCR_HTIE_Msk: u32 = 0x1 << DMA_CCR_HTIE_Pos;
pub const DMA_CCR_HTIE: u32 = DMA_CCR_HTIE_Msk;
pub const DMA_CCR_TEIE_Pos: u32 = 3;
pub const DMA_CCR_TEIE_Msk: u32 = 0x1 << DMA_CCR_TEIE_Pos;
pub const DMA_CCR_TEIE: u32 = DMA_CCR_TEIE_Msk;
pub const DMA_CCR_DIR_Pos: u32 = 4;
pub const DMA_CCR_DIR_Msk: u32 = 0x1 << DMA_CCR_DIR_Pos;
pub const DMA_CCR_DIR: u32 = DMA_CCR_DIR_Msk;
pub const DMA_CCR_CIRC_Pos: u32 = 5;
pub const DMA_CCR_CIRC_Msk: u32 = 0x1 << DMA_CCR_CIRC_Pos;
pub const DMA_CCR_CIRC: u32 = DMA_CCR_CIRC_Msk;
pub const DMA_CCR_PINC_Pos: u32 = 6;
pub const DMA_CCR_PINC_Msk: u32 = 0x1 << DMA_CCR_PINC_Pos;
pub const DMA_CCR_PINC: u32 = DMA_CCR_PINC_Msk;
pub const DMA_CCR_MINC_Pos: u32 = 7;
pub const DMA_CCR_MINC_Msk: u32 = 0x1 << DMA_CCR_MINC_Pos;
pub const DMA_CCR_MINC: u32 = DMA_CCR_MINC_Msk;
pub const DMA_CCR_PSIZE_Pos: u32 = 8;
pub const DMA_CCR_PSIZE_Msk: u32 = 0x3 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE: u32 = DMA_CCR_PSIZE_Msk;
pub const DMA_CCR_PSIZE_0: u32 = 0x1 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_PSIZE_1: u32 = 0x2 << DMA_CCR_PSIZE_Pos;
pub const DMA_CCR_MSIZE_Pos: u32 = 10;
pub const DMA_CCR_MSIZE_Msk: u32 = 0x3 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE: u32 = DMA_CCR_MSIZE_Msk;
pub const DMA_CCR_MSIZE_0: u32 = 0x1 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_MSIZE_1: u32 = 0x2 << DMA_CCR_MSIZE_Pos;
pub const DMA_CCR_PL_Pos: u32 = 12;
pub const DMA_CCR_PL_Msk: u32 = 0x3 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL: u32 = DMA_CCR_PL_Msk;
pub const DMA_CCR_PL_0: u32 = 0x1 << DMA_CCR_PL_Pos;
pub const DMA_CCR_PL_1: u32 = 0x2 << DMA_CCR_PL_Pos;
pub const DMA_CCR_MEM2MEM_Pos: u32 = 14;
pub const DMA_CCR_MEM2MEM_Msk: u32 = 0x1 << DMA_CCR_MEM2MEM_Pos;
pub const DMA_CCR_MEM2MEM: u32 = DMA_CCR_MEM2MEM_Msk;
pub const DMA_CNDTR_NDT_Pos: u32 = 0;
pub const DMA_CNDTR_NDT_Msk: u32 = 0xFFFF << DMA_CNDTR_NDT_Pos;
pub const DMA_CNDTR_NDT: u32 = DMA_CNDTR_NDT_Msk;
pub const DMA_CPAR_PA_Pos: u32 = 0;
pub const DMA_CPAR_PA_Msk: u32 = 0xFFFFFFFF << DMA_CPAR_PA_Pos;
pub const DMA_CPAR_PA: u32 = DMA_CPAR_PA_Msk;
pub const DMA_CMAR_MA_Pos: u32 = 0;
pub const DMA_CMAR_MA_Msk: u32 = 0xFFFFFFFF << DMA_CMAR_MA_Pos;
pub const DMA_CMAR_MA: u32 = DMA_CMAR_MA_Msk;
pub const DMAMUX_CxCR_DMAREQ_ID_Pos: u32 = 0;
pub const DMAMUX_CxCR_DMAREQ_ID_Msk: u32 = 0x3F << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID: u32 = DMAMUX_CxCR_DMAREQ_ID_Msk;
pub const DMAMUX_CxCR_DMAREQ_ID_0: u32 = 0x01 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_1: u32 = 0x02 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_2: u32 = 0x04 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_3: u32 = 0x08 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_4: u32 = 0x10 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_5: u32 = 0x20 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_DMAREQ_ID_6: u32 = 0x40 << DMAMUX_CxCR_DMAREQ_ID_Pos;
pub const DMAMUX_CxCR_SOIE_Pos: u32 = 8;
pub const DMAMUX_CxCR_SOIE_Msk: u32 = 0x1 << DMAMUX_CxCR_SOIE_Pos;
pub const DMAMUX_CxCR_SOIE: u32 = DMAMUX_CxCR_SOIE_Msk;
pub const DMAMUX_CxCR_EGE_Pos: u32 = 9;
pub const DMAMUX_CxCR_EGE_Msk: u32 = 0x1 << DMAMUX_CxCR_EGE_Pos;
pub const DMAMUX_CxCR_EGE: u32 = DMAMUX_CxCR_EGE_Msk;
pub const DMAMUX_CxCR_SE_Pos: u32 = 16;
pub const DMAMUX_CxCR_SE_Msk: u32 = 0x1 << DMAMUX_CxCR_SE_Pos;
pub const DMAMUX_CxCR_SE: u32 = DMAMUX_CxCR_SE_Msk;
pub const DMAMUX_CxCR_SPOL_Pos: u32 = 17;
pub const DMAMUX_CxCR_SPOL_Msk: u32 = 0x3 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_SPOL: u32 = DMAMUX_CxCR_SPOL_Msk;
pub const DMAMUX_CxCR_SPOL_0: u32 = 0x1 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_SPOL_1: u32 = 0x2 << DMAMUX_CxCR_SPOL_Pos;
pub const DMAMUX_CxCR_NBREQ_Pos: u32 = 19;
pub const DMAMUX_CxCR_NBREQ_Msk: u32 = 0x1F << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ: u32 = DMAMUX_CxCR_NBREQ_Msk;
pub const DMAMUX_CxCR_NBREQ_0: u32 = 0x01 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_1: u32 = 0x02 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_2: u32 = 0x04 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_3: u32 = 0x08 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_NBREQ_4: u32 = 0x10 << DMAMUX_CxCR_NBREQ_Pos;
pub const DMAMUX_CxCR_SYNC_ID_Pos: u32 = 24;
pub const DMAMUX_CxCR_SYNC_ID_Msk: u32 = 0x1F << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID: u32 = DMAMUX_CxCR_SYNC_ID_Msk;
pub const DMAMUX_CxCR_SYNC_ID_0: u32 = 0x01 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_1: u32 = 0x02 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_2: u32 = 0x04 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_3: u32 = 0x08 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CxCR_SYNC_ID_4: u32 = 0x10 << DMAMUX_CxCR_SYNC_ID_Pos;
pub const DMAMUX_CSR_SOF0_Pos: u32 = 0;
pub const DMAMUX_CSR_SOF0_Msk: u32 = 0x1 << DMAMUX_CSR_SOF0_Pos;
pub const DMAMUX_CSR_SOF0: u32 = DMAMUX_CSR_SOF0_Msk;
pub const DMAMUX_CSR_SOF1_Pos: u32 = 1;
pub const DMAMUX_CSR_SOF1_Msk: u32 = 0x1 << DMAMUX_CSR_SOF1_Pos;
pub const DMAMUX_CSR_SOF1: u32 = DMAMUX_CSR_SOF1_Msk;
pub const DMAMUX_CSR_SOF2_Pos: u32 = 2;
pub const DMAMUX_CSR_SOF2_Msk: u32 = 0x1 << DMAMUX_CSR_SOF2_Pos;
pub const DMAMUX_CSR_SOF2: u32 = DMAMUX_CSR_SOF2_Msk;
pub const DMAMUX_CSR_SOF3_Pos: u32 = 3;
pub const DMAMUX_CSR_SOF3_Msk: u32 = 0x1 << DMAMUX_CSR_SOF3_Pos;
pub const DMAMUX_CSR_SOF3: u32 = DMAMUX_CSR_SOF3_Msk;
pub const DMAMUX_CSR_SOF4_Pos: u32 = 4;
pub const DMAMUX_CSR_SOF4_Msk: u32 = 0x1 << DMAMUX_CSR_SOF4_Pos;
pub const DMAMUX_CSR_SOF4: u32 = DMAMUX_CSR_SOF4_Msk;
pub const DMAMUX_CSR_SOF5_Pos: u32 = 5;
pub const DMAMUX_CSR_SOF5_Msk: u32 = 0x1 << DMAMUX_CSR_SOF5_Pos;
pub const DMAMUX_CSR_SOF5: u32 = DMAMUX_CSR_SOF5_Msk;
pub const DMAMUX_CSR_SOF6_Pos: u32 = 6;
pub const DMAMUX_CSR_SOF6_Msk: u32 = 0x1 << DMAMUX_CSR_SOF6_Pos;
pub const DMAMUX_CSR_SOF6: u32 = DMAMUX_CSR_SOF6_Msk;
pub const DMAMUX_CFR_CSOF0_Pos: u32 = 0;
pub const DMAMUX_CFR_CSOF0_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF0_Pos;
pub const DMAMUX_CFR_CSOF0: u32 = DMAMUX_CFR_CSOF0_Msk;
pub const DMAMUX_CFR_CSOF1_Pos: u32 = 1;
pub const DMAMUX_CFR_CSOF1_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF1_Pos;
pub const DMAMUX_CFR_CSOF1: u32 = DMAMUX_CFR_CSOF1_Msk;
pub const DMAMUX_CFR_CSOF2_Pos: u32 = 2;
pub const DMAMUX_CFR_CSOF2_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF2_Pos;
pub const DMAMUX_CFR_CSOF2: u32 = DMAMUX_CFR_CSOF2_Msk;
pub const DMAMUX_CFR_CSOF3_Pos: u32 = 3;
pub const DMAMUX_CFR_CSOF3_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF3_Pos;
pub const DMAMUX_CFR_CSOF3: u32 = DMAMUX_CFR_CSOF3_Msk;
pub const DMAMUX_CFR_CSOF4_Pos: u32 = 4;
pub const DMAMUX_CFR_CSOF4_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF4_Pos;
pub const DMAMUX_CFR_CSOF4: u32 = DMAMUX_CFR_CSOF4_Msk;
pub const DMAMUX_CFR_CSOF5_Pos: u32 = 5;
pub const DMAMUX_CFR_CSOF5_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF5_Pos;
pub const DMAMUX_CFR_CSOF5: u32 = DMAMUX_CFR_CSOF5_Msk;
pub const DMAMUX_CFR_CSOF6_Pos: u32 = 6;
pub const DMAMUX_CFR_CSOF6_Msk: u32 = 0x1 << DMAMUX_CFR_CSOF6_Pos;
pub const DMAMUX_CFR_CSOF6: u32 = DMAMUX_CFR_CSOF6_Msk;
pub const DMAMUX_RGxCR_SIG_ID_Pos: u32 = 0;
pub const DMAMUX_RGxCR_SIG_ID_Msk: u32 = 0x1F << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID: u32 = DMAMUX_RGxCR_SIG_ID_Msk;
pub const DMAMUX_RGxCR_SIG_ID_0: u32 = 0x01 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_1: u32 = 0x02 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_2: u32 = 0x04 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_3: u32 = 0x08 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_SIG_ID_4: u32 = 0x10 << DMAMUX_RGxCR_SIG_ID_Pos;
pub const DMAMUX_RGxCR_OIE_Pos: u32 = 8;
pub const DMAMUX_RGxCR_OIE_Msk: u32 = 0x1 << DMAMUX_RGxCR_OIE_Pos;
pub const DMAMUX_RGxCR_OIE: u32 = DMAMUX_RGxCR_OIE_Msk;
pub const DMAMUX_RGxCR_GE_Pos: u32 = 16;
pub const DMAMUX_RGxCR_GE_Msk: u32 = 0x1 << DMAMUX_RGxCR_GE_Pos;
pub const DMAMUX_RGxCR_GE: u32 = DMAMUX_RGxCR_GE_Msk;
pub const DMAMUX_RGxCR_GPOL_Pos: u32 = 17;
pub const DMAMUX_RGxCR_GPOL_Msk: u32 = 0x3 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GPOL: u32 = DMAMUX_RGxCR_GPOL_Msk;
pub const DMAMUX_RGxCR_GPOL_0: u32 = 0x1 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GPOL_1: u32 = 0x2 << DMAMUX_RGxCR_GPOL_Pos;
pub const DMAMUX_RGxCR_GNBREQ_Pos: u32 = 19;
pub const DMAMUX_RGxCR_GNBREQ_Msk: u32 = 0x1F << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ: u32 = DMAMUX_RGxCR_GNBREQ_Msk;
pub const DMAMUX_RGxCR_GNBREQ_0: u32 = 0x01 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_1: u32 = 0x02 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_2: u32 = 0x04 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_3: u32 = 0x08 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGxCR_GNBREQ_4: u32 = 0x10 << DMAMUX_RGxCR_GNBREQ_Pos;
pub const DMAMUX_RGSR_OF0_Pos: u32 = 0;
pub const DMAMUX_RGSR_OF0_Msk: u32 = 0x1 << DMAMUX_RGSR_OF0_Pos;
pub const DMAMUX_RGSR_OF0: u32 = DMAMUX_RGSR_OF0_Msk;
pub const DMAMUX_RGSR_OF1_Pos: u32 = 1;
pub const DMAMUX_RGSR_OF1_Msk: u32 = 0x1 << DMAMUX_RGSR_OF1_Pos;
pub const DMAMUX_RGSR_OF1: u32 = DMAMUX_RGSR_OF1_Msk;
pub const DMAMUX_RGSR_OF2_Pos: u32 = 2;
pub const DMAMUX_RGSR_OF2_Msk: u32 = 0x1 << DMAMUX_RGSR_OF2_Pos;
pub const DMAMUX_RGSR_OF2: u32 = DMAMUX_RGSR_OF2_Msk;
pub const DMAMUX_RGSR_OF3_Pos: u32 = 3;
pub const DMAMUX_RGSR_OF3_Msk: u32 = 0x1 << DMAMUX_RGSR_OF3_Pos;
pub const DMAMUX_RGSR_OF3: u32 = DMAMUX_RGSR_OF3_Msk;
pub const DMAMUX_RGCFR_COF0_Pos: u32 = 0;
pub const DMAMUX_RGCFR_COF0_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF0_Pos;
pub const DMAMUX_RGCFR_COF0: u32 = DMAMUX_RGCFR_COF0_Msk;
pub const DMAMUX_RGCFR_COF1_Pos: u32 = 1;
pub const DMAMUX_RGCFR_COF1_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF1_Pos;
pub const DMAMUX_RGCFR_COF1: u32 = DMAMUX_RGCFR_COF1_Msk;
pub const DMAMUX_RGCFR_COF2_Pos: u32 = 2;
pub const DMAMUX_RGCFR_COF2_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF2_Pos;
pub const DMAMUX_RGCFR_COF2: u32 = DMAMUX_RGCFR_COF2_Msk;
pub const DMAMUX_RGCFR_COF3_Pos: u32 = 3;
pub const DMAMUX_RGCFR_COF3_Msk: u32 = 0x1 << DMAMUX_RGCFR_COF3_Pos;
pub const DMAMUX_RGCFR_COF3: u32 = DMAMUX_RGCFR_COF3_Msk;
pub const EXTI_RTSR1_RT0_Pos: u32 = 0;
pub const EXTI_RTSR1_RT0_Msk: u32 = 0x1 << EXTI_RTSR1_RT0_Pos;
pub const EXTI_RTSR1_RT0: u32 = EXTI_RTSR1_RT0_Msk;
pub const EXTI_RTSR1_RT1_Pos: u32 = 1;
pub const EXTI_RTSR1_RT1_Msk: u32 = 0x1 << EXTI_RTSR1_RT1_Pos;
pub const EXTI_RTSR1_RT1: u32 = EXTI_RTSR1_RT1_Msk;
pub const EXTI_RTSR1_RT2_Pos: u32 = 2;
pub const EXTI_RTSR1_RT2_Msk: u32 = 0x1 << EXTI_RTSR1_RT2_Pos;
pub const EXTI_RTSR1_RT2: u32 = EXTI_RTSR1_RT2_Msk;
pub const EXTI_RTSR1_RT3_Pos: u32 = 3;
pub const EXTI_RTSR1_RT3_Msk: u32 = 0x1 << EXTI_RTSR1_RT3_Pos;
pub const EXTI_RTSR1_RT3: u32 = EXTI_RTSR1_RT3_Msk;
pub const EXTI_RTSR1_RT4_Pos: u32 = 4;
pub const EXTI_RTSR1_RT4_Msk: u32 = 0x1 << EXTI_RTSR1_RT4_Pos;
pub const EXTI_RTSR1_RT4: u32 = EXTI_RTSR1_RT4_Msk;
pub const EXTI_RTSR1_RT5_Pos: u32 = 5;
pub const EXTI_RTSR1_RT5_Msk: u32 = 0x1 << EXTI_RTSR1_RT5_Pos;
pub const EXTI_RTSR1_RT5: u32 = EXTI_RTSR1_RT5_Msk;
pub const EXTI_RTSR1_RT6_Pos: u32 = 6;
pub const EXTI_RTSR1_RT6_Msk: u32 = 0x1 << EXTI_RTSR1_RT6_Pos;
pub const EXTI_RTSR1_RT6: u32 = EXTI_RTSR1_RT6_Msk;
pub const EXTI_RTSR1_RT7_Pos: u32 = 7;
pub const EXTI_RTSR1_RT7_Msk: u32 = 0x1 << EXTI_RTSR1_RT7_Pos;
pub const EXTI_RTSR1_RT7: u32 = EXTI_RTSR1_RT7_Msk;
pub const EXTI_RTSR1_RT8_Pos: u32 = 8;
pub const EXTI_RTSR1_RT8_Msk: u32 = 0x1 << EXTI_RTSR1_RT8_Pos;
pub const EXTI_RTSR1_RT8: u32 = EXTI_RTSR1_RT8_Msk;
pub const EXTI_RTSR1_RT9_Pos: u32 = 9;
pub const EXTI_RTSR1_RT9_Msk: u32 = 0x1 << EXTI_RTSR1_RT9_Pos;
pub const EXTI_RTSR1_RT9: u32 = EXTI_RTSR1_RT9_Msk;
pub const EXTI_RTSR1_RT10_Pos: u32 = 10;
pub const EXTI_RTSR1_RT10_Msk: u32 = 0x1 << EXTI_RTSR1_RT10_Pos;
pub const EXTI_RTSR1_RT10: u32 = EXTI_RTSR1_RT10_Msk;
pub const EXTI_RTSR1_RT11_Pos: u32 = 11;
pub const EXTI_RTSR1_RT11_Msk: u32 = 0x1 << EXTI_RTSR1_RT11_Pos;
pub const EXTI_RTSR1_RT11: u32 = EXTI_RTSR1_RT11_Msk;
pub const EXTI_RTSR1_RT12_Pos: u32 = 12;
pub const EXTI_RTSR1_RT12_Msk: u32 = 0x1 << EXTI_RTSR1_RT12_Pos;
pub const EXTI_RTSR1_RT12: u32 = EXTI_RTSR1_RT12_Msk;
pub const EXTI_RTSR1_RT13_Pos: u32 = 13;
pub const EXTI_RTSR1_RT13_Msk: u32 = 0x1 << EXTI_RTSR1_RT13_Pos;
pub const EXTI_RTSR1_RT13: u32 = EXTI_RTSR1_RT13_Msk;
pub const EXTI_RTSR1_RT14_Pos: u32 = 14;
pub const EXTI_RTSR1_RT14_Msk: u32 = 0x1 << EXTI_RTSR1_RT14_Pos;
pub const EXTI_RTSR1_RT14: u32 = EXTI_RTSR1_RT14_Msk;
pub const EXTI_RTSR1_RT15_Pos: u32 = 15;
pub const EXTI_RTSR1_RT15_Msk: u32 = 0x1 << EXTI_RTSR1_RT15_Pos;
pub const EXTI_RTSR1_RT15: u32 = EXTI_RTSR1_RT15_Msk;
pub const EXTI_RTSR1_RT16_Pos: u32 = 16;
pub const EXTI_RTSR1_RT16_Msk: u32 = 0x1 << EXTI_RTSR1_RT16_Pos;
pub const EXTI_RTSR1_RT16: u32 = EXTI_RTSR1_RT16_Msk;
pub const EXTI_RTSR1_RT17_Pos: u32 = 17;
pub const EXTI_RTSR1_RT17_Msk: u32 = 0x1 << EXTI_RTSR1_RT17_Pos;
pub const EXTI_RTSR1_RT17: u32 = EXTI_RTSR1_RT17_Msk;
pub const EXTI_RTSR1_RT18_Pos: u32 = 18;
pub const EXTI_RTSR1_RT18_Msk: u32 = 0x1 << EXTI_RTSR1_RT18_Pos;
pub const EXTI_RTSR1_RT18: u32 = EXTI_RTSR1_RT18_Msk;
pub const EXTI_FTSR1_FT0_Pos: u32 = 0;
pub const EXTI_FTSR1_FT0_Msk: u32 = 0x1 << EXTI_FTSR1_FT0_Pos;
pub const EXTI_FTSR1_FT0: u32 = EXTI_FTSR1_FT0_Msk;
pub const EXTI_FTSR1_FT1_Pos: u32 = 1;
pub const EXTI_FTSR1_FT1_Msk: u32 = 0x1 << EXTI_FTSR1_FT1_Pos;
pub const EXTI_FTSR1_FT1: u32 = EXTI_FTSR1_FT1_Msk;
pub const EXTI_FTSR1_FT2_Pos: u32 = 2;
pub const EXTI_FTSR1_FT2_Msk: u32 = 0x1 << EXTI_FTSR1_FT2_Pos;
pub const EXTI_FTSR1_FT2: u32 = EXTI_FTSR1_FT2_Msk;
pub const EXTI_FTSR1_FT3_Pos: u32 = 3;
pub const EXTI_FTSR1_FT3_Msk: u32 = 0x1 << EXTI_FTSR1_FT3_Pos;
pub const EXTI_FTSR1_FT3: u32 = EXTI_FTSR1_FT3_Msk;
pub const EXTI_FTSR1_FT4_Pos: u32 = 4;
pub const EXTI_FTSR1_FT4_Msk: u32 = 0x1 << EXTI_FTSR1_FT4_Pos;
pub const EXTI_FTSR1_FT4: u32 = EXTI_FTSR1_FT4_Msk;
pub const EXTI_FTSR1_FT5_Pos: u32 = 5;
pub const EXTI_FTSR1_FT5_Msk: u32 = 0x1 << EXTI_FTSR1_FT5_Pos;
pub const EXTI_FTSR1_FT5: u32 = EXTI_FTSR1_FT5_Msk;
pub const EXTI_FTSR1_FT6_Pos: u32 = 6;
pub const EXTI_FTSR1_FT6_Msk: u32 = 0x1 << EXTI_FTSR1_FT6_Pos;
pub const EXTI_FTSR1_FT6: u32 = EXTI_FTSR1_FT6_Msk;
pub const EXTI_FTSR1_FT7_Pos: u32 = 7;
pub const EXTI_FTSR1_FT7_Msk: u32 = 0x1 << EXTI_FTSR1_FT7_Pos;
pub const EXTI_FTSR1_FT7: u32 = EXTI_FTSR1_FT7_Msk;
pub const EXTI_FTSR1_FT8_Pos: u32 = 8;
pub const EXTI_FTSR1_FT8_Msk: u32 = 0x1 << EXTI_FTSR1_FT8_Pos;
pub const EXTI_FTSR1_FT8: u32 = EXTI_FTSR1_FT8_Msk;
pub const EXTI_FTSR1_FT9_Pos: u32 = 9;
pub const EXTI_FTSR1_FT9_Msk: u32 = 0x1 << EXTI_FTSR1_FT9_Pos;
pub const EXTI_FTSR1_FT9: u32 = EXTI_FTSR1_FT9_Msk;
pub const EXTI_FTSR1_FT10_Pos: u32 = 10;
pub const EXTI_FTSR1_FT10_Msk: u32 = 0x1 << EXTI_FTSR1_FT10_Pos;
pub const EXTI_FTSR1_FT10: u32 = EXTI_FTSR1_FT10_Msk;
pub const EXTI_FTSR1_FT11_Pos: u32 = 11;
pub const EXTI_FTSR1_FT11_Msk: u32 = 0x1 << EXTI_FTSR1_FT11_Pos;
pub const EXTI_FTSR1_FT11: u32 = EXTI_FTSR1_FT11_Msk;
pub const EXTI_FTSR1_FT12_Pos: u32 = 12;
pub const EXTI_FTSR1_FT12_Msk: u32 = 0x1 << EXTI_FTSR1_FT12_Pos;
pub const EXTI_FTSR1_FT12: u32 = EXTI_FTSR1_FT12_Msk;
pub const EXTI_FTSR1_FT13_Pos: u32 = 13;
pub const EXTI_FTSR1_FT13_Msk: u32 = 0x1 << EXTI_FTSR1_FT13_Pos;
pub const EXTI_FTSR1_FT13: u32 = EXTI_FTSR1_FT13_Msk;
pub const EXTI_FTSR1_FT14_Pos: u32 = 14;
pub const EXTI_FTSR1_FT14_Msk: u32 = 0x1 << EXTI_FTSR1_FT14_Pos;
pub const EXTI_FTSR1_FT14: u32 = EXTI_FTSR1_FT14_Msk;
pub const EXTI_FTSR1_FT15_Pos: u32 = 15;
pub const EXTI_FTSR1_FT15_Msk: u32 = 0x1 << EXTI_FTSR1_FT15_Pos;
pub const EXTI_FTSR1_FT15: u32 = EXTI_FTSR1_FT15_Msk;
pub const EXTI_FTSR1_FT16_Pos: u32 = 16;
pub const EXTI_FTSR1_FT16_Msk: u32 = 0x1 << EXTI_FTSR1_FT16_Pos;
pub const EXTI_FTSR1_FT16: u32 = EXTI_FTSR1_FT16_Msk;
pub const EXTI_FTSR1_FT17_Pos: u32 = 17;
pub const EXTI_FTSR1_FT17_Msk: u32 = 0x1 << EXTI_FTSR1_FT17_Pos;
pub const EXTI_FTSR1_FT17: u32 = EXTI_FTSR1_FT17_Msk;
pub const EXTI_FTSR1_FT18_Pos: u32 = 18;
pub const EXTI_FTSR1_FT18_Msk: u32 = 0x1 << EXTI_FTSR1_FT18_Pos;
pub const EXTI_FTSR1_FT18: u32 = EXTI_FTSR1_FT18_Msk;
pub const EXTI_SWIER1_SWI0_Pos: u32 = 0;
pub const EXTI_SWIER1_SWI0_Msk: u32 = 0x1 << EXTI_SWIER1_SWI0_Pos;
pub const EXTI_SWIER1_SWI0: u32 = EXTI_SWIER1_SWI0_Msk;
pub const EXTI_SWIER1_SWI1_Pos: u32 = 1;
pub const EXTI_SWIER1_SWI1_Msk: u32 = 0x1 << EXTI_SWIER1_SWI1_Pos;
pub const EXTI_SWIER1_SWI1: u32 = EXTI_SWIER1_SWI1_Msk;
pub const EXTI_SWIER1_SWI2_Pos: u32 = 2;
pub const EXTI_SWIER1_SWI2_Msk: u32 = 0x1 << EXTI_SWIER1_SWI2_Pos;
pub const EXTI_SWIER1_SWI2: u32 = EXTI_SWIER1_SWI2_Msk;
pub const EXTI_SWIER1_SWI3_Pos: u32 = 3;
pub const EXTI_SWIER1_SWI3_Msk: u32 = 0x1 << EXTI_SWIER1_SWI3_Pos;
pub const EXTI_SWIER1_SWI3: u32 = EXTI_SWIER1_SWI3_Msk;
pub const EXTI_SWIER1_SWI4_Pos: u32 = 4;
pub const EXTI_SWIER1_SWI4_Msk: u32 = 0x1 << EXTI_SWIER1_SWI4_Pos;
pub const EXTI_SWIER1_SWI4: u32 = EXTI_SWIER1_SWI4_Msk;
pub const EXTI_SWIER1_SWI5_Pos: u32 = 5;
pub const EXTI_SWIER1_SWI5_Msk: u32 = 0x1 << EXTI_SWIER1_SWI5_Pos;
pub const EXTI_SWIER1_SWI5: u32 = EXTI_SWIER1_SWI5_Msk;
pub const EXTI_SWIER1_SWI6_Pos: u32 = 6;
pub const EXTI_SWIER1_SWI6_Msk: u32 = 0x1 << EXTI_SWIER1_SWI6_Pos;
pub const EXTI_SWIER1_SWI6: u32 = EXTI_SWIER1_SWI6_Msk;
pub const EXTI_SWIER1_SWI7_Pos: u32 = 7;
pub const EXTI_SWIER1_SWI7_Msk: u32 = 0x1 << EXTI_SWIER1_SWI7_Pos;
pub const EXTI_SWIER1_SWI7: u32 = EXTI_SWIER1_SWI7_Msk;
pub const EXTI_SWIER1_SWI8_Pos: u32 = 8;
pub const EXTI_SWIER1_SWI8_Msk: u32 = 0x1 << EXTI_SWIER1_SWI8_Pos;
pub const EXTI_SWIER1_SWI8: u32 = EXTI_SWIER1_SWI8_Msk;
pub const EXTI_SWIER1_SWI9_Pos: u32 = 9;
pub const EXTI_SWIER1_SWI9_Msk: u32 = 0x1 << EXTI_SWIER1_SWI9_Pos;
pub const EXTI_SWIER1_SWI9: u32 = EXTI_SWIER1_SWI9_Msk;
pub const EXTI_SWIER1_SWI10_Pos: u32 = 10;
pub const EXTI_SWIER1_SWI10_Msk: u32 = 0x1 << EXTI_SWIER1_SWI10_Pos;
pub const EXTI_SWIER1_SWI10: u32 = EXTI_SWIER1_SWI10_Msk;
pub const EXTI_SWIER1_SWI11_Pos: u32 = 11;
pub const EXTI_SWIER1_SWI11_Msk: u32 = 0x1 << EXTI_SWIER1_SWI11_Pos;
pub const EXTI_SWIER1_SWI11: u32 = EXTI_SWIER1_SWI11_Msk;
pub const EXTI_SWIER1_SWI12_Pos: u32 = 12;
pub const EXTI_SWIER1_SWI12_Msk: u32 = 0x1 << EXTI_SWIER1_SWI12_Pos;
pub const EXTI_SWIER1_SWI12: u32 = EXTI_SWIER1_SWI12_Msk;
pub const EXTI_SWIER1_SWI13_Pos: u32 = 13;
pub const EXTI_SWIER1_SWI13_Msk: u32 = 0x1 << EXTI_SWIER1_SWI13_Pos;
pub const EXTI_SWIER1_SWI13: u32 = EXTI_SWIER1_SWI13_Msk;
pub const EXTI_SWIER1_SWI14_Pos: u32 = 14;
pub const EXTI_SWIER1_SWI14_Msk: u32 = 0x1 << EXTI_SWIER1_SWI14_Pos;
pub const EXTI_SWIER1_SWI14: u32 = EXTI_SWIER1_SWI14_Msk;
pub const EXTI_SWIER1_SWI15_Pos: u32 = 15;
pub const EXTI_SWIER1_SWI15_Msk: u32 = 0x1 << EXTI_SWIER1_SWI15_Pos;
pub const EXTI_SWIER1_SWI15: u32 = EXTI_SWIER1_SWI15_Msk;
pub const EXTI_SWIER1_SWI16_Pos: u32 = 16;
pub const EXTI_SWIER1_SWI16_Msk: u32 = 0x1 << EXTI_SWIER1_SWI16_Pos;
pub const EXTI_SWIER1_SWI16: u32 = EXTI_SWIER1_SWI16_Msk;
pub const EXTI_SWIER1_SWI17_Pos: u32 = 17;
pub const EXTI_SWIER1_SWI17_Msk: u32 = 0x1 << EXTI_SWIER1_SWI17_Pos;
pub const EXTI_SWIER1_SWI17: u32 = EXTI_SWIER1_SWI17_Msk;
pub const EXTI_SWIER1_SWI18_Pos: u32 = 18;
pub const EXTI_SWIER1_SWI18_Msk: u32 = 0x1 << EXTI_SWIER1_SWI18_Pos;
pub const EXTI_SWIER1_SWI18: u32 = EXTI_SWIER1_SWI18_Msk;
pub const EXTI_RPR1_RPIF0_Pos: u32 = 0;
pub const EXTI_RPR1_RPIF0_Msk: u32 = 0x1 << EXTI_RPR1_RPIF0_Pos;
pub const EXTI_RPR1_RPIF0: u32 = EXTI_RPR1_RPIF0_Msk;
pub const EXTI_RPR1_RPIF1_Pos: u32 = 1;
pub const EXTI_RPR1_RPIF1_Msk: u32 = 0x1 << EXTI_RPR1_RPIF1_Pos;
pub const EXTI_RPR1_RPIF1: u32 = EXTI_RPR1_RPIF1_Msk;
pub const EXTI_RPR1_RPIF2_Pos: u32 = 2;
pub const EXTI_RPR1_RPIF2_Msk: u32 = 0x1 << EXTI_RPR1_RPIF2_Pos;
pub const EXTI_RPR1_RPIF2: u32 = EXTI_RPR1_RPIF2_Msk;
pub const EXTI_RPR1_RPIF3_Pos: u32 = 3;
pub const EXTI_RPR1_RPIF3_Msk: u32 = 0x1 << EXTI_RPR1_RPIF3_Pos;
pub const EXTI_RPR1_RPIF3: u32 = EXTI_RPR1_RPIF3_Msk;
pub const EXTI_RPR1_RPIF4_Pos: u32 = 4;
pub const EXTI_RPR1_RPIF4_Msk: u32 = 0x1 << EXTI_RPR1_RPIF4_Pos;
pub const EXTI_RPR1_RPIF4: u32 = EXTI_RPR1_RPIF4_Msk;
pub const EXTI_RPR1_RPIF5_Pos: u32 = 5;
pub const EXTI_RPR1_RPIF5_Msk: u32 = 0x1 << EXTI_RPR1_RPIF5_Pos;
pub const EXTI_RPR1_RPIF5: u32 = EXTI_RPR1_RPIF5_Msk;
pub const EXTI_RPR1_RPIF6_Pos: u32 = 6;
pub const EXTI_RPR1_RPIF6_Msk: u32 = 0x1 << EXTI_RPR1_RPIF6_Pos;
pub const EXTI_RPR1_RPIF6: u32 = EXTI_RPR1_RPIF6_Msk;
pub const EXTI_RPR1_RPIF7_Pos: u32 = 7;
pub const EXTI_RPR1_RPIF7_Msk: u32 = 0x1 << EXTI_RPR1_RPIF7_Pos;
pub const EXTI_RPR1_RPIF7: u32 = EXTI_RPR1_RPIF7_Msk;
pub const EXTI_RPR1_RPIF8_Pos: u32 = 8;
pub const EXTI_RPR1_RPIF8_Msk: u32 = 0x1 << EXTI_RPR1_RPIF8_Pos;
pub const EXTI_RPR1_RPIF8: u32 = EXTI_RPR1_RPIF8_Msk;
pub const EXTI_RPR1_RPIF9_Pos: u32 = 9;
pub const EXTI_RPR1_RPIF9_Msk: u32 = 0x1 << EXTI_RPR1_RPIF9_Pos;
pub const EXTI_RPR1_RPIF9: u32 = EXTI_RPR1_RPIF9_Msk;
pub const EXTI_RPR1_RPIF10_Pos: u32 = 10;
pub const EXTI_RPR1_RPIF10_Msk: u32 = 0x1 << EXTI_RPR1_RPIF10_Pos;
pub const EXTI_RPR1_RPIF10: u32 = EXTI_RPR1_RPIF10_Msk;
pub const EXTI_RPR1_RPIF11_Pos: u32 = 11;
pub const EXTI_RPR1_RPIF11_Msk: u32 = 0x1 << EXTI_RPR1_RPIF11_Pos;
pub const EXTI_RPR1_RPIF11: u32 = EXTI_RPR1_RPIF11_Msk;
pub const EXTI_RPR1_RPIF12_Pos: u32 = 12;
pub const EXTI_RPR1_RPIF12_Msk: u32 = 0x1 << EXTI_RPR1_RPIF12_Pos;
pub const EXTI_RPR1_RPIF12: u32 = EXTI_RPR1_RPIF12_Msk;
pub const EXTI_RPR1_RPIF13_Pos: u32 = 13;
pub const EXTI_RPR1_RPIF13_Msk: u32 = 0x1 << EXTI_RPR1_RPIF13_Pos;
pub const EXTI_RPR1_RPIF13: u32 = EXTI_RPR1_RPIF13_Msk;
pub const EXTI_RPR1_RPIF14_Pos: u32 = 14;
pub const EXTI_RPR1_RPIF14_Msk: u32 = 0x1 << EXTI_RPR1_RPIF14_Pos;
pub const EXTI_RPR1_RPIF14: u32 = EXTI_RPR1_RPIF14_Msk;
pub const EXTI_RPR1_RPIF15_Pos: u32 = 15;
pub const EXTI_RPR1_RPIF15_Msk: u32 = 0x1 << EXTI_RPR1_RPIF15_Pos;
pub const EXTI_RPR1_RPIF15: u32 = EXTI_RPR1_RPIF15_Msk;
pub const EXTI_RPR1_RPIF16_Pos: u32 = 16;
pub const EXTI_RPR1_RPIF16_Msk: u32 = 0x1 << EXTI_RPR1_RPIF16_Pos;
pub const EXTI_RPR1_RPIF16: u32 = EXTI_RPR1_RPIF16_Msk;
pub const EXTI_RPR1_RPIF17_Pos: u32 = 17;
pub const EXTI_RPR1_RPIF17_Msk: u32 = 0x1 << EXTI_RPR1_RPIF17_Pos;
pub const EXTI_RPR1_RPIF17: u32 = EXTI_RPR1_RPIF17_Msk;
pub const EXTI_RPR1_RPIF18_Pos: u32 = 18;
pub const EXTI_RPR1_RPIF18_Msk: u32 = 0x1 << EXTI_RPR1_RPIF18_Pos;
pub const EXTI_RPR1_RPIF18: u32 = EXTI_RPR1_RPIF18_Msk;
pub const EXTI_FPR1_FPIF0_Pos: u32 = 0;
pub const EXTI_FPR1_FPIF0_Msk: u32 = 0x1 << EXTI_FPR1_FPIF0_Pos;
pub const EXTI_FPR1_FPIF0: u32 = EXTI_FPR1_FPIF0_Msk;
pub const EXTI_FPR1_FPIF1_Pos: u32 = 1;
pub const EXTI_FPR1_FPIF1_Msk: u32 = 0x1 << EXTI_FPR1_FPIF1_Pos;
pub const EXTI_FPR1_FPIF1: u32 = EXTI_FPR1_FPIF1_Msk;
pub const EXTI_FPR1_FPIF2_Pos: u32 = 2;
pub const EXTI_FPR1_FPIF2_Msk: u32 = 0x1 << EXTI_FPR1_FPIF2_Pos;
pub const EXTI_FPR1_FPIF2: u32 = EXTI_FPR1_FPIF2_Msk;
pub const EXTI_FPR1_FPIF3_Pos: u32 = 3;
pub const EXTI_FPR1_FPIF3_Msk: u32 = 0x1 << EXTI_FPR1_FPIF3_Pos;
pub const EXTI_FPR1_FPIF3: u32 = EXTI_FPR1_FPIF3_Msk;
pub const EXTI_FPR1_FPIF4_Pos: u32 = 4;
pub const EXTI_FPR1_FPIF4_Msk: u32 = 0x1 << EXTI_FPR1_FPIF4_Pos;
pub const EXTI_FPR1_FPIF4: u32 = EXTI_FPR1_FPIF4_Msk;
pub const EXTI_FPR1_FPIF5_Pos: u32 = 5;
pub const EXTI_FPR1_FPIF5_Msk: u32 = 0x1 << EXTI_FPR1_FPIF5_Pos;
pub const EXTI_FPR1_FPIF5: u32 = EXTI_FPR1_FPIF5_Msk;
pub const EXTI_FPR1_FPIF6_Pos: u32 = 6;
pub const EXTI_FPR1_FPIF6_Msk: u32 = 0x1 << EXTI_FPR1_FPIF6_Pos;
pub const EXTI_FPR1_FPIF6: u32 = EXTI_FPR1_FPIF6_Msk;
pub const EXTI_FPR1_FPIF7_Pos: u32 = 7;
pub const EXTI_FPR1_FPIF7_Msk: u32 = 0x1 << EXTI_FPR1_FPIF7_Pos;
pub const EXTI_FPR1_FPIF7: u32 = EXTI_FPR1_FPIF7_Msk;
pub const EXTI_FPR1_FPIF8_Pos: u32 = 8;
pub const EXTI_FPR1_FPIF8_Msk: u32 = 0x1 << EXTI_FPR1_FPIF8_Pos;
pub const EXTI_FPR1_FPIF8: u32 = EXTI_FPR1_FPIF8_Msk;
pub const EXTI_FPR1_FPIF9_Pos: u32 = 9;
pub const EXTI_FPR1_FPIF9_Msk: u32 = 0x1 << EXTI_FPR1_FPIF9_Pos;
pub const EXTI_FPR1_FPIF9: u32 = EXTI_FPR1_FPIF9_Msk;
pub const EXTI_FPR1_FPIF10_Pos: u32 = 10;
pub const EXTI_FPR1_FPIF10_Msk: u32 = 0x1 << EXTI_FPR1_FPIF10_Pos;
pub const EXTI_FPR1_FPIF10: u32 = EXTI_FPR1_FPIF10_Msk;
pub const EXTI_FPR1_FPIF11_Pos: u32 = 11;
pub const EXTI_FPR1_FPIF11_Msk: u32 = 0x1 << EXTI_FPR1_FPIF11_Pos;
pub const EXTI_FPR1_FPIF11: u32 = EXTI_FPR1_FPIF11_Msk;
pub const EXTI_FPR1_FPIF12_Pos: u32 = 12;
pub const EXTI_FPR1_FPIF12_Msk: u32 = 0x1 << EXTI_FPR1_FPIF12_Pos;
pub const EXTI_FPR1_FPIF12: u32 = EXTI_FPR1_FPIF12_Msk;
pub const EXTI_FPR1_FPIF13_Pos: u32 = 13;
pub const EXTI_FPR1_FPIF13_Msk: u32 = 0x1 << EXTI_FPR1_FPIF13_Pos;
pub const EXTI_FPR1_FPIF13: u32 = EXTI_FPR1_FPIF13_Msk;
pub const EXTI_FPR1_FPIF14_Pos: u32 = 14;
pub const EXTI_FPR1_FPIF14_Msk: u32 = 0x1 << EXTI_FPR1_FPIF14_Pos;
pub const EXTI_FPR1_FPIF14: u32 = EXTI_FPR1_FPIF14_Msk;
pub const EXTI_FPR1_FPIF15_Pos: u32 = 15;
pub const EXTI_FPR1_FPIF15_Msk: u32 = 0x1 << EXTI_FPR1_FPIF15_Pos;
pub const EXTI_FPR1_FPIF15: u32 = EXTI_FPR1_FPIF15_Msk;
pub const EXTI_FPR1_FPIF16_Pos: u32 = 16;
pub const EXTI_FPR1_FPIF16_Msk: u32 = 0x1 << EXTI_FPR1_FPIF16_Pos;
pub const EXTI_FPR1_FPIF16: u32 = EXTI_FPR1_FPIF16_Msk;
pub const EXTI_FPR1_FPIF17_Pos: u32 = 17;
pub const EXTI_FPR1_FPIF17_Msk: u32 = 0x1 << EXTI_FPR1_FPIF17_Pos;
pub const EXTI_FPR1_FPIF17: u32 = EXTI_FPR1_FPIF17_Msk;
pub const EXTI_FPR1_FPIF18_Pos: u32 = 18;
pub const EXTI_FPR1_FPIF18_Msk: u32 = 0x1 << EXTI_FPR1_FPIF18_Pos;
pub const EXTI_FPR1_FPIF18: u32 = EXTI_FPR1_FPIF18_Msk;
pub const EXTI_EXTICR1_EXTI0_Pos: u32 = 0;
pub const EXTI_EXTICR1_EXTI0_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0: u32 = EXTI_EXTICR1_EXTI0_Msk;
pub const EXTI_EXTICR1_EXTI0_0: u32 = 0x1 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_1: u32 = 0x2 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI0_2: u32 = 0x4 << EXTI_EXTICR1_EXTI0_Pos;
pub const EXTI_EXTICR1_EXTI1_Pos: u32 = 8;
pub const EXTI_EXTICR1_EXTI1_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1: u32 = EXTI_EXTICR1_EXTI1_Msk;
pub const EXTI_EXTICR1_EXTI1_0: u32 = 0x1 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_1: u32 = 0x2 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI1_2: u32 = 0x4 << EXTI_EXTICR1_EXTI1_Pos;
pub const EXTI_EXTICR1_EXTI2_Pos: u32 = 16;
pub const EXTI_EXTICR1_EXTI2_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2: u32 = EXTI_EXTICR1_EXTI2_Msk;
pub const EXTI_EXTICR1_EXTI2_0: u32 = 0x1 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_1: u32 = 0x2 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI2_2: u32 = 0x4 << EXTI_EXTICR1_EXTI2_Pos;
pub const EXTI_EXTICR1_EXTI3_Pos: u32 = 24;
pub const EXTI_EXTICR1_EXTI3_Msk: u32 = 0x7 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3: u32 = EXTI_EXTICR1_EXTI3_Msk;
pub const EXTI_EXTICR1_EXTI3_0: u32 = 0x1 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_1: u32 = 0x2 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR1_EXTI3_2: u32 = 0x4 << EXTI_EXTICR1_EXTI3_Pos;
pub const EXTI_EXTICR2_EXTI4_Pos: u32 = 0;
pub const EXTI_EXTICR2_EXTI4_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4: u32 = EXTI_EXTICR2_EXTI4_Msk;
pub const EXTI_EXTICR2_EXTI4_0: u32 = 0x1 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_1: u32 = 0x2 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI4_2: u32 = 0x4 << EXTI_EXTICR2_EXTI4_Pos;
pub const EXTI_EXTICR2_EXTI5_Pos: u32 = 8;
pub const EXTI_EXTICR2_EXTI5_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5: u32 = EXTI_EXTICR2_EXTI5_Msk;
pub const EXTI_EXTICR2_EXTI5_0: u32 = 0x1 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_1: u32 = 0x2 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI5_2: u32 = 0x4 << EXTI_EXTICR2_EXTI5_Pos;
pub const EXTI_EXTICR2_EXTI6_Pos: u32 = 16;
pub const EXTI_EXTICR2_EXTI6_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6: u32 = EXTI_EXTICR2_EXTI6_Msk;
pub const EXTI_EXTICR2_EXTI6_0: u32 = 0x1 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_1: u32 = 0x2 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI6_2: u32 = 0x4 << EXTI_EXTICR2_EXTI6_Pos;
pub const EXTI_EXTICR2_EXTI7_Pos: u32 = 24;
pub const EXTI_EXTICR2_EXTI7_Msk: u32 = 0x7 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7: u32 = EXTI_EXTICR2_EXTI7_Msk;
pub const EXTI_EXTICR2_EXTI7_0: u32 = 0x1 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_1: u32 = 0x2 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR2_EXTI7_2: u32 = 0x4 << EXTI_EXTICR2_EXTI7_Pos;
pub const EXTI_EXTICR3_EXTI8_Pos: u32 = 0;
pub const EXTI_EXTICR3_EXTI8_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8: u32 = EXTI_EXTICR3_EXTI8_Msk;
pub const EXTI_EXTICR3_EXTI8_0: u32 = 0x1 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_1: u32 = 0x2 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI8_2: u32 = 0x4 << EXTI_EXTICR3_EXTI8_Pos;
pub const EXTI_EXTICR3_EXTI9_Pos: u32 = 8;
pub const EXTI_EXTICR3_EXTI9_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9: u32 = EXTI_EXTICR3_EXTI9_Msk;
pub const EXTI_EXTICR3_EXTI9_0: u32 = 0x1 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_1: u32 = 0x2 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI9_2: u32 = 0x4 << EXTI_EXTICR3_EXTI9_Pos;
pub const EXTI_EXTICR3_EXTI10_Pos: u32 = 16;
pub const EXTI_EXTICR3_EXTI10_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10: u32 = EXTI_EXTICR3_EXTI10_Msk;
pub const EXTI_EXTICR3_EXTI10_0: u32 = 0x1 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_1: u32 = 0x2 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI10_2: u32 = 0x4 << EXTI_EXTICR3_EXTI10_Pos;
pub const EXTI_EXTICR3_EXTI11_Pos: u32 = 24;
pub const EXTI_EXTICR3_EXTI11_Msk: u32 = 0x7 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11: u32 = EXTI_EXTICR3_EXTI11_Msk;
pub const EXTI_EXTICR3_EXTI11_0: u32 = 0x1 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_1: u32 = 0x2 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR3_EXTI11_2: u32 = 0x4 << EXTI_EXTICR3_EXTI11_Pos;
pub const EXTI_EXTICR4_EXTI12_Pos: u32 = 0;
pub const EXTI_EXTICR4_EXTI12_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12: u32 = EXTI_EXTICR4_EXTI12_Msk;
pub const EXTI_EXTICR4_EXTI12_0: u32 = 0x1 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_1: u32 = 0x2 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI12_2: u32 = 0x4 << EXTI_EXTICR4_EXTI12_Pos;
pub const EXTI_EXTICR4_EXTI13_Pos: u32 = 8;
pub const EXTI_EXTICR4_EXTI13_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13: u32 = EXTI_EXTICR4_EXTI13_Msk;
pub const EXTI_EXTICR4_EXTI13_0: u32 = 0x1 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_1: u32 = 0x2 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI13_2: u32 = 0x4 << EXTI_EXTICR4_EXTI13_Pos;
pub const EXTI_EXTICR4_EXTI14_Pos: u32 = 16;
pub const EXTI_EXTICR4_EXTI14_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14: u32 = EXTI_EXTICR4_EXTI14_Msk;
pub const EXTI_EXTICR4_EXTI14_0: u32 = 0x1 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_1: u32 = 0x2 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI14_2: u32 = 0x4 << EXTI_EXTICR4_EXTI14_Pos;
pub const EXTI_EXTICR4_EXTI15_Pos: u32 = 24;
pub const EXTI_EXTICR4_EXTI15_Msk: u32 = 0x7 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15: u32 = EXTI_EXTICR4_EXTI15_Msk;
pub const EXTI_EXTICR4_EXTI15_0: u32 = 0x1 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_1: u32 = 0x2 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_EXTICR4_EXTI15_2: u32 = 0x4 << EXTI_EXTICR4_EXTI15_Pos;
pub const EXTI_IMR1_IM0_Pos: u32 = 0;
pub const EXTI_IMR1_IM0_Msk: u32 = 0x1 << EXTI_IMR1_IM0_Pos;
pub const EXTI_IMR1_IM0: u32 = EXTI_IMR1_IM0_Msk;
pub const EXTI_IMR1_IM1_Pos: u32 = 1;
pub const EXTI_IMR1_IM1_Msk: u32 = 0x1 << EXTI_IMR1_IM1_Pos;
pub const EXTI_IMR1_IM1: u32 = EXTI_IMR1_IM1_Msk;
pub const EXTI_IMR1_IM2_Pos: u32 = 2;
pub const EXTI_IMR1_IM2_Msk: u32 = 0x1 << EXTI_IMR1_IM2_Pos;
pub const EXTI_IMR1_IM2: u32 = EXTI_IMR1_IM2_Msk;
pub const EXTI_IMR1_IM3_Pos: u32 = 3;
pub const EXTI_IMR1_IM3_Msk: u32 = 0x1 << EXTI_IMR1_IM3_Pos;
pub const EXTI_IMR1_IM3: u32 = EXTI_IMR1_IM3_Msk;
pub const EXTI_IMR1_IM4_Pos: u32 = 4;
pub const EXTI_IMR1_IM4_Msk: u32 = 0x1 << EXTI_IMR1_IM4_Pos;
pub const EXTI_IMR1_IM4: u32 = EXTI_IMR1_IM4_Msk;
pub const EXTI_IMR1_IM5_Pos: u32 = 5;
pub const EXTI_IMR1_IM5_Msk: u32 = 0x1 << EXTI_IMR1_IM5_Pos;
pub const EXTI_IMR1_IM5: u32 = EXTI_IMR1_IM5_Msk;
pub const EXTI_IMR1_IM6_Pos: u32 = 6;
pub const EXTI_IMR1_IM6_Msk: u32 = 0x1 << EXTI_IMR1_IM6_Pos;
pub const EXTI_IMR1_IM6: u32 = EXTI_IMR1_IM6_Msk;
pub const EXTI_IMR1_IM7_Pos: u32 = 7;
pub const EXTI_IMR1_IM7_Msk: u32 = 0x1 << EXTI_IMR1_IM7_Pos;
pub const EXTI_IMR1_IM7: u32 = EXTI_IMR1_IM7_Msk;
pub const EXTI_IMR1_IM8_Pos: u32 = 8;
pub const EXTI_IMR1_IM8_Msk: u32 = 0x1 << EXTI_IMR1_IM8_Pos;
pub const EXTI_IMR1_IM8: u32 = EXTI_IMR1_IM8_Msk;
pub const EXTI_IMR1_IM9_Pos: u32 = 9;
pub const EXTI_IMR1_IM9_Msk: u32 = 0x1 << EXTI_IMR1_IM9_Pos;
pub const EXTI_IMR1_IM9: u32 = EXTI_IMR1_IM9_Msk;
pub const EXTI_IMR1_IM10_Pos: u32 = 10;
pub const EXTI_IMR1_IM10_Msk: u32 = 0x1 << EXTI_IMR1_IM10_Pos;
pub const EXTI_IMR1_IM10: u32 = EXTI_IMR1_IM10_Msk;
pub const EXTI_IMR1_IM11_Pos: u32 = 11;
pub const EXTI_IMR1_IM11_Msk: u32 = 0x1 << EXTI_IMR1_IM11_Pos;
pub const EXTI_IMR1_IM11: u32 = EXTI_IMR1_IM11_Msk;
pub const EXTI_IMR1_IM12_Pos: u32 = 12;
pub const EXTI_IMR1_IM12_Msk: u32 = 0x1 << EXTI_IMR1_IM12_Pos;
pub const EXTI_IMR1_IM12: u32 = EXTI_IMR1_IM12_Msk;
pub const EXTI_IMR1_IM13_Pos: u32 = 13;
pub const EXTI_IMR1_IM13_Msk: u32 = 0x1 << EXTI_IMR1_IM13_Pos;
pub const EXTI_IMR1_IM13: u32 = EXTI_IMR1_IM13_Msk;
pub const EXTI_IMR1_IM14_Pos: u32 = 14;
pub const EXTI_IMR1_IM14_Msk: u32 = 0x1 << EXTI_IMR1_IM14_Pos;
pub const EXTI_IMR1_IM14: u32 = EXTI_IMR1_IM14_Msk;
pub const EXTI_IMR1_IM15_Pos: u32 = 15;
pub const EXTI_IMR1_IM15_Msk: u32 = 0x1 << EXTI_IMR1_IM15_Pos;
pub const EXTI_IMR1_IM15: u32 = EXTI_IMR1_IM15_Msk;
pub const EXTI_IMR1_IM16_Pos: u32 = 16;
pub const EXTI_IMR1_IM16_Msk: u32 = 0x1 << EXTI_IMR1_IM16_Pos;
pub const EXTI_IMR1_IM16: u32 = EXTI_IMR1_IM16_Msk;
pub const EXTI_IMR1_IM17_Pos: u32 = 17;
pub const EXTI_IMR1_IM17_Msk: u32 = 0x1 << EXTI_IMR1_IM17_Pos;
pub const EXTI_IMR1_IM17: u32 = EXTI_IMR1_IM17_Msk;
pub const EXTI_IMR1_IM18_Pos: u32 = 18;
pub const EXTI_IMR1_IM18_Msk: u32 = 0x1 << EXTI_IMR1_IM18_Pos;
pub const EXTI_IMR1_IM18: u32 = EXTI_IMR1_IM18_Msk;
pub const EXTI_IMR1_IM19_Pos: u32 = 19;
pub const EXTI_IMR1_IM19_Msk: u32 = 0x1 << EXTI_IMR1_IM19_Pos;
pub const EXTI_IMR1_IM19: u32 = EXTI_IMR1_IM19_Msk;
pub const EXTI_IMR1_IM21_Pos: u32 = 21;
pub const EXTI_IMR1_IM21_Msk: u32 = 0x1 << EXTI_IMR1_IM21_Pos;
pub const EXTI_IMR1_IM21: u32 = EXTI_IMR1_IM21_Msk;
pub const EXTI_IMR1_IM23_Pos: u32 = 23;
pub const EXTI_IMR1_IM23_Msk: u32 = 0x1 << EXTI_IMR1_IM23_Pos;
pub const EXTI_IMR1_IM23: u32 = EXTI_IMR1_IM23_Msk;
pub const EXTI_IMR1_IM25_Pos: u32 = 25;
pub const EXTI_IMR1_IM25_Msk: u32 = 0x1 << EXTI_IMR1_IM25_Pos;
pub const EXTI_IMR1_IM25: u32 = EXTI_IMR1_IM25_Msk;
pub const EXTI_IMR1_IM28_Pos: u32 = 28;
pub const EXTI_IMR1_IM28_Msk: u32 = 0x1 << EXTI_IMR1_IM28_Pos;
pub const EXTI_IMR1_IM28: u32 = EXTI_IMR1_IM28_Msk;
pub const EXTI_IMR1_IM29_Pos: u32 = 29;
pub const EXTI_IMR1_IM29_Msk: u32 = 0x1 << EXTI_IMR1_IM29_Pos;
pub const EXTI_IMR1_IM29: u32 = EXTI_IMR1_IM29_Msk;
pub const EXTI_IMR1_IM30_Pos: u32 = 30;
pub const EXTI_IMR1_IM30_Msk: u32 = 0x1 << EXTI_IMR1_IM30_Pos;
pub const EXTI_IMR1_IM30: u32 = EXTI_IMR1_IM30_Msk;
pub const EXTI_IMR1_IM31_Pos: u32 = 31;
pub const EXTI_IMR1_IM31_Msk: u32 = 0x1 << EXTI_IMR1_IM31_Pos;
pub const EXTI_IMR1_IM31: u32 = EXTI_IMR1_IM31_Msk;
pub const EXTI_IMR1_IM_Pos: u32 = 0;
pub const EXTI_IMR1_IM_Msk: u32 = 0xF2AFFFFF << EXTI_IMR1_IM_Pos;
pub const EXTI_IMR1_IM: u32 = EXTI_IMR1_IM_Msk;
pub const EXTI_EMR1_EM0_Pos: u32 = 0;
pub const EXTI_EMR1_EM0_Msk: u32 = 0x1 << EXTI_EMR1_EM0_Pos;
pub const EXTI_EMR1_EM0: u32 = EXTI_EMR1_EM0_Msk;
pub const EXTI_EMR1_EM1_Pos: u32 = 1;
pub const EXTI_EMR1_EM1_Msk: u32 = 0x1 << EXTI_EMR1_EM1_Pos;
pub const EXTI_EMR1_EM1: u32 = EXTI_EMR1_EM1_Msk;
pub const EXTI_EMR1_EM2_Pos: u32 = 2;
pub const EXTI_EMR1_EM2_Msk: u32 = 0x1 << EXTI_EMR1_EM2_Pos;
pub const EXTI_EMR1_EM2: u32 = EXTI_EMR1_EM2_Msk;
pub const EXTI_EMR1_EM3_Pos: u32 = 3;
pub const EXTI_EMR1_EM3_Msk: u32 = 0x1 << EXTI_EMR1_EM3_Pos;
pub const EXTI_EMR1_EM3: u32 = EXTI_EMR1_EM3_Msk;
pub const EXTI_EMR1_EM4_Pos: u32 = 4;
pub const EXTI_EMR1_EM4_Msk: u32 = 0x1 << EXTI_EMR1_EM4_Pos;
pub const EXTI_EMR1_EM4: u32 = EXTI_EMR1_EM4_Msk;
pub const EXTI_EMR1_EM5_Pos: u32 = 5;
pub const EXTI_EMR1_EM5_Msk: u32 = 0x1 << EXTI_EMR1_EM5_Pos;
pub const EXTI_EMR1_EM5: u32 = EXTI_EMR1_EM5_Msk;
pub const EXTI_EMR1_EM6_Pos: u32 = 6;
pub const EXTI_EMR1_EM6_Msk: u32 = 0x1 << EXTI_EMR1_EM6_Pos;
pub const EXTI_EMR1_EM6: u32 = EXTI_EMR1_EM6_Msk;
pub const EXTI_EMR1_EM7_Pos: u32 = 7;
pub const EXTI_EMR1_EM7_Msk: u32 = 0x1 << EXTI_EMR1_EM7_Pos;
pub const EXTI_EMR1_EM7: u32 = EXTI_EMR1_EM7_Msk;
pub const EXTI_EMR1_EM8_Pos: u32 = 8;
pub const EXTI_EMR1_EM8_Msk: u32 = 0x1 << EXTI_EMR1_EM8_Pos;
pub const EXTI_EMR1_EM8: u32 = EXTI_EMR1_EM8_Msk;
pub const EXTI_EMR1_EM9_Pos: u32 = 9;
pub const EXTI_EMR1_EM9_Msk: u32 = 0x1 << EXTI_EMR1_EM9_Pos;
pub const EXTI_EMR1_EM9: u32 = EXTI_EMR1_EM9_Msk;
pub const EXTI_EMR1_EM10_Pos: u32 = 10;
pub const EXTI_EMR1_EM10_Msk: u32 = 0x1 << EXTI_EMR1_EM10_Pos;
pub const EXTI_EMR1_EM10: u32 = EXTI_EMR1_EM10_Msk;
pub const EXTI_EMR1_EM11_Pos: u32 = 11;
pub const EXTI_EMR1_EM11_Msk: u32 = 0x1 << EXTI_EMR1_EM11_Pos;
pub const EXTI_EMR1_EM11: u32 = EXTI_EMR1_EM11_Msk;
pub const EXTI_EMR1_EM12_Pos: u32 = 12;
pub const EXTI_EMR1_EM12_Msk: u32 = 0x1 << EXTI_EMR1_EM12_Pos;
pub const EXTI_EMR1_EM12: u32 = EXTI_EMR1_EM12_Msk;
pub const EXTI_EMR1_EM13_Pos: u32 = 13;
pub const EXTI_EMR1_EM13_Msk: u32 = 0x1 << EXTI_EMR1_EM13_Pos;
pub const EXTI_EMR1_EM13: u32 = EXTI_EMR1_EM13_Msk;
pub const EXTI_EMR1_EM14_Pos: u32 = 14;
pub const EXTI_EMR1_EM14_Msk: u32 = 0x1 << EXTI_EMR1_EM14_Pos;
pub const EXTI_EMR1_EM14: u32 = EXTI_EMR1_EM14_Msk;
pub const EXTI_EMR1_EM15_Pos: u32 = 15;
pub const EXTI_EMR1_EM15_Msk: u32 = 0x1 << EXTI_EMR1_EM15_Pos;
pub const EXTI_EMR1_EM15: u32 = EXTI_EMR1_EM15_Msk;
pub const EXTI_EMR1_EM16_Pos: u32 = 16;
pub const EXTI_EMR1_EM16_Msk: u32 = 0x1 << EXTI_EMR1_EM16_Pos;
pub const EXTI_EMR1_EM16: u32 = EXTI_EMR1_EM16_Msk;
pub const EXTI_EMR1_EM17_Pos: u32 = 17;
pub const EXTI_EMR1_EM17_Msk: u32 = 0x1 << EXTI_EMR1_EM17_Pos;
pub const EXTI_EMR1_EM17: u32 = EXTI_EMR1_EM17_Msk;
pub const EXTI_EMR1_EM18_Pos: u32 = 18;
pub const EXTI_EMR1_EM18_Msk: u32 = 0x1 << EXTI_EMR1_EM18_Pos;
pub const EXTI_EMR1_EM18: u32 = EXTI_EMR1_EM18_Msk;
pub const EXTI_EMR1_EM19_Pos: u32 = 19;
pub const EXTI_EMR1_EM19_Msk: u32 = 0x1 << EXTI_EMR1_EM19_Pos;
pub const EXTI_EMR1_EM19: u32 = EXTI_EMR1_EM19_Msk;
pub const EXTI_EMR1_EM21_Pos: u32 = 21;
pub const EXTI_EMR1_EM21_Msk: u32 = 0x1 << EXTI_EMR1_EM21_Pos;
pub const EXTI_EMR1_EM21: u32 = EXTI_EMR1_EM21_Msk;
pub const EXTI_EMR1_EM23_Pos: u32 = 23;
pub const EXTI_EMR1_EM23_Msk: u32 = 0x1 << EXTI_EMR1_EM23_Pos;
pub const EXTI_EMR1_EM23: u32 = EXTI_EMR1_EM23_Msk;
pub const EXTI_EMR1_EM25_Pos: u32 = 25;
pub const EXTI_EMR1_EM25_Msk: u32 = 0x1 << EXTI_EMR1_EM25_Pos;
pub const EXTI_EMR1_EM25: u32 = EXTI_EMR1_EM25_Msk;
pub const EXTI_EMR1_EM28_Pos: u32 = 28;
pub const EXTI_EMR1_EM28_Msk: u32 = 0x1 << EXTI_EMR1_EM28_Pos;
pub const EXTI_EMR1_EM28: u32 = EXTI_EMR1_EM28_Msk;
pub const EXTI_EMR1_EM29_Pos: u32 = 29;
pub const EXTI_EMR1_EM29_Msk: u32 = 0x1 << EXTI_EMR1_EM29_Pos;
pub const EXTI_EMR1_EM29: u32 = EXTI_EMR1_EM29_Msk;
pub const EXTI_EMR1_EM30_Pos: u32 = 30;
pub const EXTI_EMR1_EM30_Msk: u32 = 0x1 << EXTI_EMR1_EM30_Pos;
pub const EXTI_EMR1_EM30: u32 = EXTI_EMR1_EM30_Msk;
pub const EXTI_EMR1_EM31_Pos: u32 = 31;
pub const EXTI_EMR1_EM31_Msk: u32 = 0x1 << EXTI_EMR1_EM31_Pos;
pub const EXTI_EMR1_EM31: u32 = EXTI_EMR1_EM31_Msk;
pub const FLASH_ACR_LATENCY_Pos: u32 = 0;
pub const FLASH_ACR_LATENCY_Msk: u32 = 0x7 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY: u32 = FLASH_ACR_LATENCY_Msk;
pub const FLASH_ACR_LATENCY_0: u32 = 0x1 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY_1: u32 = 0x2 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_LATENCY_2: u32 = 0x4 << FLASH_ACR_LATENCY_Pos;
pub const FLASH_ACR_PRFTEN_Pos: u32 = 8;
pub const FLASH_ACR_PRFTEN_Msk: u32 = 0x1 << FLASH_ACR_PRFTEN_Pos;
pub const FLASH_ACR_PRFTEN: u32 = FLASH_ACR_PRFTEN_Msk;
pub const FLASH_ACR_ICEN_Pos: u32 = 9;
pub const FLASH_ACR_ICEN_Msk: u32 = 0x1 << FLASH_ACR_ICEN_Pos;
pub const FLASH_ACR_ICEN: u32 = FLASH_ACR_ICEN_Msk;
pub const FLASH_ACR_ICRST_Pos: u32 = 11;
pub const FLASH_ACR_ICRST_Msk: u32 = 0x1 << FLASH_ACR_ICRST_Pos;
pub const FLASH_ACR_ICRST: u32 = FLASH_ACR_ICRST_Msk;
pub const FLASH_ACR_PROGEMPTY_Pos: u32 = 16;
pub const FLASH_ACR_PROGEMPTY_Msk: u32 = 0x1 << FLASH_ACR_PROGEMPTY_Pos;
pub const FLASH_ACR_PROGEMPTY: u32 = FLASH_ACR_PROGEMPTY_Msk;
pub const FLASH_ACR_DBG_SWEN_Pos: u32 = 18;
pub const FLASH_ACR_DBG_SWEN_Msk: u32 = 0x1 << FLASH_ACR_DBG_SWEN_Pos;
pub const FLASH_ACR_DBG_SWEN: u32 = FLASH_ACR_DBG_SWEN_Msk;
pub const FLASH_SR_EOP_Pos: u32 = 0;
pub const FLASH_SR_EOP_Msk: u32 = 0x1 << FLASH_SR_EOP_Pos;
pub const FLASH_SR_EOP: u32 = FLASH_SR_EOP_Msk;
pub const FLASH_SR_OPERR_Pos: u32 = 1;
pub const FLASH_SR_OPERR_Msk: u32 = 0x1 << FLASH_SR_OPERR_Pos;
pub const FLASH_SR_OPERR: u32 = FLASH_SR_OPERR_Msk;
pub const FLASH_SR_PROGERR_Pos: u32 = 3;
pub const FLASH_SR_PROGERR_Msk: u32 = 0x1 << FLASH_SR_PROGERR_Pos;
pub const FLASH_SR_PROGERR: u32 = FLASH_SR_PROGERR_Msk;
pub const FLASH_SR_WRPERR_Pos: u32 = 4;
pub const FLASH_SR_WRPERR_Msk: u32 = 0x1 << FLASH_SR_WRPERR_Pos;
pub const FLASH_SR_WRPERR: u32 = FLASH_SR_WRPERR_Msk;
pub const FLASH_SR_PGAERR_Pos: u32 = 5;
pub const FLASH_SR_PGAERR_Msk: u32 = 0x1 << FLASH_SR_PGAERR_Pos;
pub const FLASH_SR_PGAERR: u32 = FLASH_SR_PGAERR_Msk;
pub const FLASH_SR_SIZERR_Pos: u32 = 6;
pub const FLASH_SR_SIZERR_Msk: u32 = 0x1 << FLASH_SR_SIZERR_Pos;
pub const FLASH_SR_SIZERR: u32 = FLASH_SR_SIZERR_Msk;
pub const FLASH_SR_PGSERR_Pos: u32 = 7;
pub const FLASH_SR_PGSERR_Msk: u32 = 0x1 << FLASH_SR_PGSERR_Pos;
pub const FLASH_SR_PGSERR: u32 = FLASH_SR_PGSERR_Msk;
pub const FLASH_SR_MISERR_Pos: u32 = 8;
pub const FLASH_SR_MISERR_Msk: u32 = 0x1 << FLASH_SR_MISERR_Pos;
pub const FLASH_SR_MISERR: u32 = FLASH_SR_MISERR_Msk;
pub const FLASH_SR_FASTERR_Pos: u32 = 9;
pub const FLASH_SR_FASTERR_Msk: u32 = 0x1 << FLASH_SR_FASTERR_Pos;
pub const FLASH_SR_FASTERR: u32 = FLASH_SR_FASTERR_Msk;
pub const FLASH_SR_RDERR_Pos: u32 = 14;
pub const FLASH_SR_RDERR_Msk: u32 = 0x1 << FLASH_SR_RDERR_Pos;
pub const FLASH_SR_RDERR: u32 = FLASH_SR_RDERR_Msk;
pub const FLASH_SR_OPTVERR_Pos: u32 = 15;
pub const FLASH_SR_OPTVERR_Msk: u32 = 0x1 << FLASH_SR_OPTVERR_Pos;
pub const FLASH_SR_OPTVERR: u32 = FLASH_SR_OPTVERR_Msk;
pub const FLASH_SR_BSY1_Pos: u32 = 16;
pub const FLASH_SR_BSY1_Msk: u32 = 0x1 << FLASH_SR_BSY1_Pos;
pub const FLASH_SR_BSY1: u32 = FLASH_SR_BSY1_Msk;
pub const FLASH_SR_CFGBSY_Pos: u32 = 18;
pub const FLASH_SR_CFGBSY_Msk: u32 = 0x1 << FLASH_SR_CFGBSY_Pos;
pub const FLASH_SR_CFGBSY: u32 = FLASH_SR_CFGBSY_Msk;
pub const FLASH_CR_PG_Pos: u32 = 0;
pub const FLASH_CR_PG_Msk: u32 = 0x1 << FLASH_CR_PG_Pos;
pub const FLASH_CR_PG: u32 = FLASH_CR_PG_Msk;
pub const FLASH_CR_PER_Pos: u32 = 1;
pub const FLASH_CR_PER_Msk: u32 = 0x1 << FLASH_CR_PER_Pos;
pub const FLASH_CR_PER: u32 = FLASH_CR_PER_Msk;
pub const FLASH_CR_MER1_Pos: u32 = 2;
pub const FLASH_CR_MER1_Msk: u32 = 0x1 << FLASH_CR_MER1_Pos;
pub const FLASH_CR_MER1: u32 = FLASH_CR_MER1_Msk;
pub const FLASH_CR_PNB_Pos: u32 = 3;
pub const FLASH_CR_PNB_Msk: u32 = 0x3FF << FLASH_CR_PNB_Pos;
pub const FLASH_CR_PNB: u32 = FLASH_CR_PNB_Msk;
pub const FLASH_CR_STRT_Pos: u32 = 16;
pub const FLASH_CR_STRT_Msk: u32 = 0x1 << FLASH_CR_STRT_Pos;
pub const FLASH_CR_STRT: u32 = FLASH_CR_STRT_Msk;
pub const FLASH_CR_OPTSTRT_Pos: u32 = 17;
pub const FLASH_CR_OPTSTRT_Msk: u32 = 0x1 << FLASH_CR_OPTSTRT_Pos;
pub const FLASH_CR_OPTSTRT: u32 = FLASH_CR_OPTSTRT_Msk;
pub const FLASH_CR_FSTPG_Pos: u32 = 18;
pub const FLASH_CR_FSTPG_Msk: u32 = 0x1 << FLASH_CR_FSTPG_Pos;
pub const FLASH_CR_FSTPG: u32 = FLASH_CR_FSTPG_Msk;
pub const FLASH_CR_EOPIE_Pos: u32 = 24;
pub const FLASH_CR_EOPIE_Msk: u32 = 0x1 << FLASH_CR_EOPIE_Pos;
pub const FLASH_CR_EOPIE: u32 = FLASH_CR_EOPIE_Msk;
pub const FLASH_CR_ERRIE_Pos: u32 = 25;
pub const FLASH_CR_ERRIE_Msk: u32 = 0x1 << FLASH_CR_ERRIE_Pos;
pub const FLASH_CR_ERRIE: u32 = FLASH_CR_ERRIE_Msk;
pub const FLASH_CR_RDERRIE_Pos: u32 = 26;
pub const FLASH_CR_RDERRIE_Msk: u32 = 0x1 << FLASH_CR_RDERRIE_Pos;
pub const FLASH_CR_RDERRIE: u32 = FLASH_CR_RDERRIE_Msk;
pub const FLASH_CR_OBL_LAUNCH_Pos: u32 = 27;
pub const FLASH_CR_OBL_LAUNCH_Msk: u32 = 0x1 << FLASH_CR_OBL_LAUNCH_Pos;
pub const FLASH_CR_OBL_LAUNCH: u32 = FLASH_CR_OBL_LAUNCH_Msk;
pub const FLASH_CR_SEC_PROT_Pos: u32 = 28;
pub const FLASH_CR_SEC_PROT_Msk: u32 = 0x1 << FLASH_CR_SEC_PROT_Pos;
pub const FLASH_CR_SEC_PROT: u32 = FLASH_CR_SEC_PROT_Msk;
pub const FLASH_CR_OPTLOCK_Pos: u32 = 30;
pub const FLASH_CR_OPTLOCK_Msk: u32 = 0x1 << FLASH_CR_OPTLOCK_Pos;
pub const FLASH_CR_OPTLOCK: u32 = FLASH_CR_OPTLOCK_Msk;
pub const FLASH_CR_LOCK_Pos: u32 = 31;
pub const FLASH_CR_LOCK_Msk: u32 = 0x1 << FLASH_CR_LOCK_Pos;
pub const FLASH_CR_LOCK: u32 = FLASH_CR_LOCK_Msk;
pub const FLASH_ECCR_ADDR_ECC_Pos: u32 = 0;
pub const FLASH_ECCR_ADDR_ECC_Msk: u32 = 0x3FFF << FLASH_ECCR_ADDR_ECC_Pos;
pub const FLASH_ECCR_ADDR_ECC: u32 = FLASH_ECCR_ADDR_ECC_Msk;
pub const FLASH_ECCR_SYSF_ECC_Pos: u32 = 20;
pub const FLASH_ECCR_SYSF_ECC_Msk: u32 = 0x1 << FLASH_ECCR_SYSF_ECC_Pos;
pub const FLASH_ECCR_SYSF_ECC: u32 = FLASH_ECCR_SYSF_ECC_Msk;
pub const FLASH_ECCR_ECCCIE_Pos: u32 = 24;
pub const FLASH_ECCR_ECCCIE_Msk: u32 = 0x1 << FLASH_ECCR_ECCCIE_Pos;
pub const FLASH_ECCR_ECCCIE: u32 = FLASH_ECCR_ECCCIE_Msk;
pub const FLASH_ECCR_ECCC_Pos: u32 = 30;
pub const FLASH_ECCR_ECCC_Msk: u32 = 0x1 << FLASH_ECCR_ECCC_Pos;
pub const FLASH_ECCR_ECCC: u32 = FLASH_ECCR_ECCC_Msk;
pub const FLASH_ECCR_ECCD_Pos: u32 = 31;
pub const FLASH_ECCR_ECCD_Msk: u32 = 0x1 << FLASH_ECCR_ECCD_Pos;
pub const FLASH_ECCR_ECCD: u32 = FLASH_ECCR_ECCD_Msk;
pub const FLASH_OPTR_RDP_Pos: u32 = 0;
pub const FLASH_OPTR_RDP_Msk: u32 = 0xFF << FLASH_OPTR_RDP_Pos;
pub const FLASH_OPTR_RDP: u32 = FLASH_OPTR_RDP_Msk;
pub const FLASH_OPTR_BOR_EN_Pos: u32 = 8;
pub const FLASH_OPTR_BOR_EN_Msk: u32 = 0x1 << FLASH_OPTR_BOR_EN_Pos;
pub const FLASH_OPTR_BOR_EN: u32 = FLASH_OPTR_BOR_EN_Msk;
pub const FLASH_OPTR_BORR_LEV_Pos: u32 = 9;
pub const FLASH_OPTR_BORR_LEV_Msk: u32 = 0x3 << FLASH_OPTR_BORR_LEV_Pos;
pub const FLASH_OPTR_BORR_LEV: u32 = FLASH_OPTR_BORR_LEV_Msk;
pub const FLASH_OPTR_BORR_LEV_0: u32 = 0x1 << FLASH_OPTR_BORR_LEV_Pos;
pub const FLASH_OPTR_BORR_LEV_1: u32 = 0x2 << FLASH_OPTR_BORR_LEV_Pos;
pub const FLASH_OPTR_BORF_LEV_Pos: u32 = 11;
pub const FLASH_OPTR_BORF_LEV_Msk: u32 = 0x3 << FLASH_OPTR_BORF_LEV_Pos;
pub const FLASH_OPTR_BORF_LEV: u32 = FLASH_OPTR_BORF_LEV_Msk;
pub const FLASH_OPTR_BORF_LEV_0: u32 = 0x1 << FLASH_OPTR_BORF_LEV_Pos;
pub const FLASH_OPTR_BORF_LEV_1: u32 = 0x2 << FLASH_OPTR_BORF_LEV_Pos;
pub const FLASH_OPTR_nRST_STOP_Pos: u32 = 13;
pub const FLASH_OPTR_nRST_STOP_Msk: u32 = 0x1 << FLASH_OPTR_nRST_STOP_Pos;
pub const FLASH_OPTR_nRST_STOP: u32 = FLASH_OPTR_nRST_STOP_Msk;
pub const FLASH_OPTR_nRST_STDBY_Pos: u32 = 14;
pub const FLASH_OPTR_nRST_STDBY_Msk: u32 = 0x1 << FLASH_OPTR_nRST_STDBY_Pos;
pub const FLASH_OPTR_nRST_STDBY: u32 = FLASH_OPTR_nRST_STDBY_Msk;
pub const FLASH_OPTR_nRST_SHDW_Pos: u32 = 15;
pub const FLASH_OPTR_nRST_SHDW_Msk: u32 = 0x1 << FLASH_OPTR_nRST_SHDW_Pos;
pub const FLASH_OPTR_nRST_SHDW: u32 = FLASH_OPTR_nRST_SHDW_Msk;
pub const FLASH_OPTR_IWDG_SW_Pos: u32 = 16;
pub const FLASH_OPTR_IWDG_SW_Msk: u32 = 0x1 << FLASH_OPTR_IWDG_SW_Pos;
pub const FLASH_OPTR_IWDG_SW: u32 = FLASH_OPTR_IWDG_SW_Msk;
pub const FLASH_OPTR_IWDG_STOP_Pos: u32 = 17;
pub const FLASH_OPTR_IWDG_STOP_Msk: u32 = 0x1 << FLASH_OPTR_IWDG_STOP_Pos;
pub const FLASH_OPTR_IWDG_STOP: u32 = FLASH_OPTR_IWDG_STOP_Msk;
pub const FLASH_OPTR_IWDG_STDBY_Pos: u32 = 18;
pub const FLASH_OPTR_IWDG_STDBY_Msk: u32 = 0x1 << FLASH_OPTR_IWDG_STDBY_Pos;
pub const FLASH_OPTR_IWDG_STDBY: u32 = FLASH_OPTR_IWDG_STDBY_Msk;
pub const FLASH_OPTR_WWDG_SW_Pos: u32 = 19;
pub const FLASH_OPTR_WWDG_SW_Msk: u32 = 0x1 << FLASH_OPTR_WWDG_SW_Pos;
pub const FLASH_OPTR_WWDG_SW: u32 = FLASH_OPTR_WWDG_SW_Msk;
pub const FLASH_OPTR_RAM_PARITY_CHECK_Pos: u32 = 22;
pub const FLASH_OPTR_RAM_PARITY_CHECK_Msk: u32 = 0x1 << FLASH_OPTR_RAM_PARITY_CHECK_Pos;
pub const FLASH_OPTR_RAM_PARITY_CHECK: u32 = FLASH_OPTR_RAM_PARITY_CHECK_Msk;
pub const FLASH_OPTR_nBOOT_SEL_Pos: u32 = 24;
pub const FLASH_OPTR_nBOOT_SEL_Msk: u32 = 0x1 << FLASH_OPTR_nBOOT_SEL_Pos;
pub const FLASH_OPTR_nBOOT_SEL: u32 = FLASH_OPTR_nBOOT_SEL_Msk;
pub const FLASH_OPTR_nBOOT1_Pos: u32 = 25;
pub const FLASH_OPTR_nBOOT1_Msk: u32 = 0x1 << FLASH_OPTR_nBOOT1_Pos;
pub const FLASH_OPTR_nBOOT1: u32 = FLASH_OPTR_nBOOT1_Msk;
pub const FLASH_OPTR_nBOOT0_Pos: u32 = 26;
pub const FLASH_OPTR_nBOOT0_Msk: u32 = 0x1 << FLASH_OPTR_nBOOT0_Pos;
pub const FLASH_OPTR_nBOOT0: u32 = FLASH_OPTR_nBOOT0_Msk;
pub const FLASH_OPTR_NRST_MODE_Pos: u32 = 27;
pub const FLASH_OPTR_NRST_MODE_Msk: u32 = 0x3 << FLASH_OPTR_NRST_MODE_Pos;
pub const FLASH_OPTR_NRST_MODE: u32 = FLASH_OPTR_NRST_MODE_Msk;
pub const FLASH_OPTR_NRST_MODE_0: u32 = 0x1 << FLASH_OPTR_NRST_MODE_Pos;
pub const FLASH_OPTR_NRST_MODE_1: u32 = 0x2 << FLASH_OPTR_NRST_MODE_Pos;
pub const FLASH_OPTR_IRHEN_Pos: u32 = 29;
pub const FLASH_OPTR_IRHEN_Msk: u32 = 0x1 << FLASH_OPTR_IRHEN_Pos;
pub const FLASH_OPTR_IRHEN: u32 = FLASH_OPTR_IRHEN_Msk;
pub const FLASH_PCROP1ASR_PCROP1A_STRT_Pos: u32 = 0;
pub const FLASH_PCROP1ASR_PCROP1A_STRT_Msk: u32 = 0x7F << FLASH_PCROP1ASR_PCROP1A_STRT_Pos;
pub const FLASH_PCROP1ASR_PCROP1A_STRT: u32 = FLASH_PCROP1ASR_PCROP1A_STRT_Msk;
pub const FLASH_PCROP1AER_PCROP1A_END_Pos: u32 = 0;
pub const FLASH_PCROP1AER_PCROP1A_END_Msk: u32 = 0x7F << FLASH_PCROP1AER_PCROP1A_END_Pos;
pub const FLASH_PCROP1AER_PCROP1A_END: u32 = FLASH_PCROP1AER_PCROP1A_END_Msk;
pub const FLASH_PCROP1AER_PCROP_RDP_Pos: u32 = 31;
pub const FLASH_PCROP1AER_PCROP_RDP_Msk: u32 = 0x1 << FLASH_PCROP1AER_PCROP_RDP_Pos;
pub const FLASH_PCROP1AER_PCROP_RDP: u32 = FLASH_PCROP1AER_PCROP_RDP_Msk;
pub const FLASH_WRP1AR_WRP1A_STRT_Pos: u32 = 0;
pub const FLASH_WRP1AR_WRP1A_STRT_Msk: u32 = 0x1F << FLASH_WRP1AR_WRP1A_STRT_Pos;
pub const FLASH_WRP1AR_WRP1A_STRT: u32 = FLASH_WRP1AR_WRP1A_STRT_Msk;
pub const FLASH_WRP1AR_WRP1A_END_Pos: u32 = 16;
pub const FLASH_WRP1AR_WRP1A_END_Msk: u32 = 0x1F << FLASH_WRP1AR_WRP1A_END_Pos;
pub const FLASH_WRP1AR_WRP1A_END: u32 = FLASH_WRP1AR_WRP1A_END_Msk;
pub const FLASH_WRP1BR_WRP1B_STRT_Pos: u32 = 0;
pub const FLASH_WRP1BR_WRP1B_STRT_Msk: u32 = 0x1F << FLASH_WRP1BR_WRP1B_STRT_Pos;
pub const FLASH_WRP1BR_WRP1B_STRT: u32 = FLASH_WRP1BR_WRP1B_STRT_Msk;
pub const FLASH_WRP1BR_WRP1B_END_Pos: u32 = 16;
pub const FLASH_WRP1BR_WRP1B_END_Msk: u32 = 0x1F << FLASH_WRP1BR_WRP1B_END_Pos;
pub const FLASH_WRP1BR_WRP1B_END: u32 = FLASH_WRP1BR_WRP1B_END_Msk;
pub const FLASH_PCROP1BSR_PCROP1B_STRT_Pos: u32 = 0;
pub const FLASH_PCROP1BSR_PCROP1B_STRT_Msk: u32 = 0x7F << FLASH_PCROP1BSR_PCROP1B_STRT_Pos;
pub const FLASH_PCROP1BSR_PCROP1B_STRT: u32 = FLASH_PCROP1BSR_PCROP1B_STRT_Msk;
pub const FLASH_PCROP1BER_PCROP1B_END_Pos: u32 = 0;
pub const FLASH_PCROP1BER_PCROP1B_END_Msk: u32 = 0x7F << FLASH_PCROP1BER_PCROP1B_END_Pos;
pub const FLASH_PCROP1BER_PCROP1B_END: u32 = FLASH_PCROP1BER_PCROP1B_END_Msk;
pub const FLASH_SECR_SEC_SIZE_Pos: u32 = 0;
pub const FLASH_SECR_SEC_SIZE_Msk: u32 = 0x3F << FLASH_SECR_SEC_SIZE_Pos;
pub const FLASH_SECR_SEC_SIZE: u32 = FLASH_SECR_SEC_SIZE_Msk;
pub const FLASH_SECR_BOOT_LOCK_Pos: u32 = 16;
pub const FLASH_SECR_BOOT_LOCK_Msk: u32 = 0x1 << FLASH_SECR_BOOT_LOCK_Pos;
pub const FLASH_SECR_BOOT_LOCK: u32 = FLASH_SECR_BOOT_LOCK_Msk;
pub const GPIO_MODER_MODE0_Pos: u32 = 0;
pub const GPIO_MODER_MODE0_Msk: u32 = 0x3 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0: u32 = GPIO_MODER_MODE0_Msk;
pub const GPIO_MODER_MODE0_0: u32 = 0x1 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE0_1: u32 = 0x2 << GPIO_MODER_MODE0_Pos;
pub const GPIO_MODER_MODE1_Pos: u32 = 2;
pub const GPIO_MODER_MODE1_Msk: u32 = 0x3 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1: u32 = GPIO_MODER_MODE1_Msk;
pub const GPIO_MODER_MODE1_0: u32 = 0x1 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE1_1: u32 = 0x2 << GPIO_MODER_MODE1_Pos;
pub const GPIO_MODER_MODE2_Pos: u32 = 4;
pub const GPIO_MODER_MODE2_Msk: u32 = 0x3 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2: u32 = GPIO_MODER_MODE2_Msk;
pub const GPIO_MODER_MODE2_0: u32 = 0x1 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE2_1: u32 = 0x2 << GPIO_MODER_MODE2_Pos;
pub const GPIO_MODER_MODE3_Pos: u32 = 6;
pub const GPIO_MODER_MODE3_Msk: u32 = 0x3 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3: u32 = GPIO_MODER_MODE3_Msk;
pub const GPIO_MODER_MODE3_0: u32 = 0x1 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE3_1: u32 = 0x2 << GPIO_MODER_MODE3_Pos;
pub const GPIO_MODER_MODE4_Pos: u32 = 8;
pub const GPIO_MODER_MODE4_Msk: u32 = 0x3 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4: u32 = GPIO_MODER_MODE4_Msk;
pub const GPIO_MODER_MODE4_0: u32 = 0x1 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE4_1: u32 = 0x2 << GPIO_MODER_MODE4_Pos;
pub const GPIO_MODER_MODE5_Pos: u32 = 10;
pub const GPIO_MODER_MODE5_Msk: u32 = 0x3 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5: u32 = GPIO_MODER_MODE5_Msk;
pub const GPIO_MODER_MODE5_0: u32 = 0x1 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE5_1: u32 = 0x2 << GPIO_MODER_MODE5_Pos;
pub const GPIO_MODER_MODE6_Pos: u32 = 12;
pub const GPIO_MODER_MODE6_Msk: u32 = 0x3 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6: u32 = GPIO_MODER_MODE6_Msk;
pub const GPIO_MODER_MODE6_0: u32 = 0x1 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE6_1: u32 = 0x2 << GPIO_MODER_MODE6_Pos;
pub const GPIO_MODER_MODE7_Pos: u32 = 14;
pub const GPIO_MODER_MODE7_Msk: u32 = 0x3 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7: u32 = GPIO_MODER_MODE7_Msk;
pub const GPIO_MODER_MODE7_0: u32 = 0x1 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE7_1: u32 = 0x2 << GPIO_MODER_MODE7_Pos;
pub const GPIO_MODER_MODE8_Pos: u32 = 16;
pub const GPIO_MODER_MODE8_Msk: u32 = 0x3 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8: u32 = GPIO_MODER_MODE8_Msk;
pub const GPIO_MODER_MODE8_0: u32 = 0x1 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE8_1: u32 = 0x2 << GPIO_MODER_MODE8_Pos;
pub const GPIO_MODER_MODE9_Pos: u32 = 18;
pub const GPIO_MODER_MODE9_Msk: u32 = 0x3 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9: u32 = GPIO_MODER_MODE9_Msk;
pub const GPIO_MODER_MODE9_0: u32 = 0x1 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE9_1: u32 = 0x2 << GPIO_MODER_MODE9_Pos;
pub const GPIO_MODER_MODE10_Pos: u32 = 20;
pub const GPIO_MODER_MODE10_Msk: u32 = 0x3 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10: u32 = GPIO_MODER_MODE10_Msk;
pub const GPIO_MODER_MODE10_0: u32 = 0x1 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE10_1: u32 = 0x2 << GPIO_MODER_MODE10_Pos;
pub const GPIO_MODER_MODE11_Pos: u32 = 22;
pub const GPIO_MODER_MODE11_Msk: u32 = 0x3 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11: u32 = GPIO_MODER_MODE11_Msk;
pub const GPIO_MODER_MODE11_0: u32 = 0x1 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE11_1: u32 = 0x2 << GPIO_MODER_MODE11_Pos;
pub const GPIO_MODER_MODE12_Pos: u32 = 24;
pub const GPIO_MODER_MODE12_Msk: u32 = 0x3 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12: u32 = GPIO_MODER_MODE12_Msk;
pub const GPIO_MODER_MODE12_0: u32 = 0x1 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE12_1: u32 = 0x2 << GPIO_MODER_MODE12_Pos;
pub const GPIO_MODER_MODE13_Pos: u32 = 26;
pub const GPIO_MODER_MODE13_Msk: u32 = 0x3 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13: u32 = GPIO_MODER_MODE13_Msk;
pub const GPIO_MODER_MODE13_0: u32 = 0x1 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE13_1: u32 = 0x2 << GPIO_MODER_MODE13_Pos;
pub const GPIO_MODER_MODE14_Pos: u32 = 28;
pub const GPIO_MODER_MODE14_Msk: u32 = 0x3 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14: u32 = GPIO_MODER_MODE14_Msk;
pub const GPIO_MODER_MODE14_0: u32 = 0x1 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE14_1: u32 = 0x2 << GPIO_MODER_MODE14_Pos;
pub const GPIO_MODER_MODE15_Pos: u32 = 30;
pub const GPIO_MODER_MODE15_Msk: u32 = 0x3 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15: u32 = GPIO_MODER_MODE15_Msk;
pub const GPIO_MODER_MODE15_0: u32 = 0x1 << GPIO_MODER_MODE15_Pos;
pub const GPIO_MODER_MODE15_1: u32 = 0x2 << GPIO_MODER_MODE15_Pos;
pub const GPIO_OTYPER_OT0_Pos: u32 = 0;
pub const GPIO_OTYPER_OT0_Msk: u32 = 0x1 << GPIO_OTYPER_OT0_Pos;
pub const GPIO_OTYPER_OT0: u32 = GPIO_OTYPER_OT0_Msk;
pub const GPIO_OTYPER_OT1_Pos: u32 = 1;
pub const GPIO_OTYPER_OT1_Msk: u32 = 0x1 << GPIO_OTYPER_OT1_Pos;
pub const GPIO_OTYPER_OT1: u32 = GPIO_OTYPER_OT1_Msk;
pub const GPIO_OTYPER_OT2_Pos: u32 = 2;
pub const GPIO_OTYPER_OT2_Msk: u32 = 0x1 << GPIO_OTYPER_OT2_Pos;
pub const GPIO_OTYPER_OT2: u32 = GPIO_OTYPER_OT2_Msk;
pub const GPIO_OTYPER_OT3_Pos: u32 = 3;
pub const GPIO_OTYPER_OT3_Msk: u32 = 0x1 << GPIO_OTYPER_OT3_Pos;
pub const GPIO_OTYPER_OT3: u32 = GPIO_OTYPER_OT3_Msk;
pub const GPIO_OTYPER_OT4_Pos: u32 = 4;
pub const GPIO_OTYPER_OT4_Msk: u32 = 0x1 << GPIO_OTYPER_OT4_Pos;
pub const GPIO_OTYPER_OT4: u32 = GPIO_OTYPER_OT4_Msk;
pub const GPIO_OTYPER_OT5_Pos: u32 = 5;
pub const GPIO_OTYPER_OT5_Msk: u32 = 0x1 << GPIO_OTYPER_OT5_Pos;
pub const GPIO_OTYPER_OT5: u32 = GPIO_OTYPER_OT5_Msk;
pub const GPIO_OTYPER_OT6_Pos: u32 = 6;
pub const GPIO_OTYPER_OT6_Msk: u32 = 0x1 << GPIO_OTYPER_OT6_Pos;
pub const GPIO_OTYPER_OT6: u32 = GPIO_OTYPER_OT6_Msk;
pub const GPIO_OTYPER_OT7_Pos: u32 = 7;
pub const GPIO_OTYPER_OT7_Msk: u32 = 0x1 << GPIO_OTYPER_OT7_Pos;
pub const GPIO_OTYPER_OT7: u32 = GPIO_OTYPER_OT7_Msk;
pub const GPIO_OTYPER_OT8_Pos: u32 = 8;
pub const GPIO_OTYPER_OT8_Msk: u32 = 0x1 << GPIO_OTYPER_OT8_Pos;
pub const GPIO_OTYPER_OT8: u32 = GPIO_OTYPER_OT8_Msk;
pub const GPIO_OTYPER_OT9_Pos: u32 = 9;
pub const GPIO_OTYPER_OT9_Msk: u32 = 0x1 << GPIO_OTYPER_OT9_Pos;
pub const GPIO_OTYPER_OT9: u32 = GPIO_OTYPER_OT9_Msk;
pub const GPIO_OTYPER_OT10_Pos: u32 = 10;
pub const GPIO_OTYPER_OT10_Msk: u32 = 0x1 << GPIO_OTYPER_OT10_Pos;
pub const GPIO_OTYPER_OT10: u32 = GPIO_OTYPER_OT10_Msk;
pub const GPIO_OTYPER_OT11_Pos: u32 = 11;
pub const GPIO_OTYPER_OT11_Msk: u32 = 0x1 << GPIO_OTYPER_OT11_Pos;
pub const GPIO_OTYPER_OT11: u32 = GPIO_OTYPER_OT11_Msk;
pub const GPIO_OTYPER_OT12_Pos: u32 = 12;
pub const GPIO_OTYPER_OT12_Msk: u32 = 0x1 << GPIO_OTYPER_OT12_Pos;
pub const GPIO_OTYPER_OT12: u32 = GPIO_OTYPER_OT12_Msk;
pub const GPIO_OTYPER_OT13_Pos: u32 = 13;
pub const GPIO_OTYPER_OT13_Msk: u32 = 0x1 << GPIO_OTYPER_OT13_Pos;
pub const GPIO_OTYPER_OT13: u32 = GPIO_OTYPER_OT13_Msk;
pub const GPIO_OTYPER_OT14_Pos: u32 = 14;
pub const GPIO_OTYPER_OT14_Msk: u32 = 0x1 << GPIO_OTYPER_OT14_Pos;
pub const GPIO_OTYPER_OT14: u32 = GPIO_OTYPER_OT14_Msk;
pub const GPIO_OTYPER_OT15_Pos: u32 = 15;
pub const GPIO_OTYPER_OT15_Msk: u32 = 0x1 << GPIO_OTYPER_OT15_Pos;
pub const GPIO_OTYPER_OT15: u32 = GPIO_OTYPER_OT15_Msk;
pub const GPIO_OSPEEDR_OSPEED0_Pos: u32 = 0;
pub const GPIO_OSPEEDR_OSPEED0_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0: u32 = GPIO_OSPEEDR_OSPEED0_Msk;
pub const GPIO_OSPEEDR_OSPEED0_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED0_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED0_Pos;
pub const GPIO_OSPEEDR_OSPEED1_Pos: u32 = 2;
pub const GPIO_OSPEEDR_OSPEED1_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1: u32 = GPIO_OSPEEDR_OSPEED1_Msk;
pub const GPIO_OSPEEDR_OSPEED1_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED1_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED1_Pos;
pub const GPIO_OSPEEDR_OSPEED2_Pos: u32 = 4;
pub const GPIO_OSPEEDR_OSPEED2_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2: u32 = GPIO_OSPEEDR_OSPEED2_Msk;
pub const GPIO_OSPEEDR_OSPEED2_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED2_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED2_Pos;
pub const GPIO_OSPEEDR_OSPEED3_Pos: u32 = 6;
pub const GPIO_OSPEEDR_OSPEED3_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3: u32 = GPIO_OSPEEDR_OSPEED3_Msk;
pub const GPIO_OSPEEDR_OSPEED3_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED3_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED3_Pos;
pub const GPIO_OSPEEDR_OSPEED4_Pos: u32 = 8;
pub const GPIO_OSPEEDR_OSPEED4_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4: u32 = GPIO_OSPEEDR_OSPEED4_Msk;
pub const GPIO_OSPEEDR_OSPEED4_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED4_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED4_Pos;
pub const GPIO_OSPEEDR_OSPEED5_Pos: u32 = 10;
pub const GPIO_OSPEEDR_OSPEED5_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5: u32 = GPIO_OSPEEDR_OSPEED5_Msk;
pub const GPIO_OSPEEDR_OSPEED5_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED5_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED5_Pos;
pub const GPIO_OSPEEDR_OSPEED6_Pos: u32 = 12;
pub const GPIO_OSPEEDR_OSPEED6_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6: u32 = GPIO_OSPEEDR_OSPEED6_Msk;
pub const GPIO_OSPEEDR_OSPEED6_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED6_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED6_Pos;
pub const GPIO_OSPEEDR_OSPEED7_Pos: u32 = 14;
pub const GPIO_OSPEEDR_OSPEED7_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7: u32 = GPIO_OSPEEDR_OSPEED7_Msk;
pub const GPIO_OSPEEDR_OSPEED7_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED7_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED7_Pos;
pub const GPIO_OSPEEDR_OSPEED8_Pos: u32 = 16;
pub const GPIO_OSPEEDR_OSPEED8_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8: u32 = GPIO_OSPEEDR_OSPEED8_Msk;
pub const GPIO_OSPEEDR_OSPEED8_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED8_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED8_Pos;
pub const GPIO_OSPEEDR_OSPEED9_Pos: u32 = 18;
pub const GPIO_OSPEEDR_OSPEED9_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9: u32 = GPIO_OSPEEDR_OSPEED9_Msk;
pub const GPIO_OSPEEDR_OSPEED9_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED9_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED9_Pos;
pub const GPIO_OSPEEDR_OSPEED10_Pos: u32 = 20;
pub const GPIO_OSPEEDR_OSPEED10_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10: u32 = GPIO_OSPEEDR_OSPEED10_Msk;
pub const GPIO_OSPEEDR_OSPEED10_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED10_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED10_Pos;
pub const GPIO_OSPEEDR_OSPEED11_Pos: u32 = 22;
pub const GPIO_OSPEEDR_OSPEED11_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11: u32 = GPIO_OSPEEDR_OSPEED11_Msk;
pub const GPIO_OSPEEDR_OSPEED11_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED11_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED11_Pos;
pub const GPIO_OSPEEDR_OSPEED12_Pos: u32 = 24;
pub const GPIO_OSPEEDR_OSPEED12_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12: u32 = GPIO_OSPEEDR_OSPEED12_Msk;
pub const GPIO_OSPEEDR_OSPEED12_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED12_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED12_Pos;
pub const GPIO_OSPEEDR_OSPEED13_Pos: u32 = 26;
pub const GPIO_OSPEEDR_OSPEED13_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13: u32 = GPIO_OSPEEDR_OSPEED13_Msk;
pub const GPIO_OSPEEDR_OSPEED13_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED13_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED13_Pos;
pub const GPIO_OSPEEDR_OSPEED14_Pos: u32 = 28;
pub const GPIO_OSPEEDR_OSPEED14_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14: u32 = GPIO_OSPEEDR_OSPEED14_Msk;
pub const GPIO_OSPEEDR_OSPEED14_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED14_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED14_Pos;
pub const GPIO_OSPEEDR_OSPEED15_Pos: u32 = 30;
pub const GPIO_OSPEEDR_OSPEED15_Msk: u32 = 0x3 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15: u32 = GPIO_OSPEEDR_OSPEED15_Msk;
pub const GPIO_OSPEEDR_OSPEED15_0: u32 = 0x1 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_OSPEEDR_OSPEED15_1: u32 = 0x2 << GPIO_OSPEEDR_OSPEED15_Pos;
pub const GPIO_PUPDR_PUPD0_Pos: u32 = 0;
pub const GPIO_PUPDR_PUPD0_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0: u32 = GPIO_PUPDR_PUPD0_Msk;
pub const GPIO_PUPDR_PUPD0_0: u32 = 0x1 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD0_1: u32 = 0x2 << GPIO_PUPDR_PUPD0_Pos;
pub const GPIO_PUPDR_PUPD1_Pos: u32 = 2;
pub const GPIO_PUPDR_PUPD1_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1: u32 = GPIO_PUPDR_PUPD1_Msk;
pub const GPIO_PUPDR_PUPD1_0: u32 = 0x1 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD1_1: u32 = 0x2 << GPIO_PUPDR_PUPD1_Pos;
pub const GPIO_PUPDR_PUPD2_Pos: u32 = 4;
pub const GPIO_PUPDR_PUPD2_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2: u32 = GPIO_PUPDR_PUPD2_Msk;
pub const GPIO_PUPDR_PUPD2_0: u32 = 0x1 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD2_1: u32 = 0x2 << GPIO_PUPDR_PUPD2_Pos;
pub const GPIO_PUPDR_PUPD3_Pos: u32 = 6;
pub const GPIO_PUPDR_PUPD3_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3: u32 = GPIO_PUPDR_PUPD3_Msk;
pub const GPIO_PUPDR_PUPD3_0: u32 = 0x1 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD3_1: u32 = 0x2 << GPIO_PUPDR_PUPD3_Pos;
pub const GPIO_PUPDR_PUPD4_Pos: u32 = 8;
pub const GPIO_PUPDR_PUPD4_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4: u32 = GPIO_PUPDR_PUPD4_Msk;
pub const GPIO_PUPDR_PUPD4_0: u32 = 0x1 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD4_1: u32 = 0x2 << GPIO_PUPDR_PUPD4_Pos;
pub const GPIO_PUPDR_PUPD5_Pos: u32 = 10;
pub const GPIO_PUPDR_PUPD5_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5: u32 = GPIO_PUPDR_PUPD5_Msk;
pub const GPIO_PUPDR_PUPD5_0: u32 = 0x1 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD5_1: u32 = 0x2 << GPIO_PUPDR_PUPD5_Pos;
pub const GPIO_PUPDR_PUPD6_Pos: u32 = 12;
pub const GPIO_PUPDR_PUPD6_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6: u32 = GPIO_PUPDR_PUPD6_Msk;
pub const GPIO_PUPDR_PUPD6_0: u32 = 0x1 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD6_1: u32 = 0x2 << GPIO_PUPDR_PUPD6_Pos;
pub const GPIO_PUPDR_PUPD7_Pos: u32 = 14;
pub const GPIO_PUPDR_PUPD7_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7: u32 = GPIO_PUPDR_PUPD7_Msk;
pub const GPIO_PUPDR_PUPD7_0: u32 = 0x1 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD7_1: u32 = 0x2 << GPIO_PUPDR_PUPD7_Pos;
pub const GPIO_PUPDR_PUPD8_Pos: u32 = 16;
pub const GPIO_PUPDR_PUPD8_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8: u32 = GPIO_PUPDR_PUPD8_Msk;
pub const GPIO_PUPDR_PUPD8_0: u32 = 0x1 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD8_1: u32 = 0x2 << GPIO_PUPDR_PUPD8_Pos;
pub const GPIO_PUPDR_PUPD9_Pos: u32 = 18;
pub const GPIO_PUPDR_PUPD9_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9: u32 = GPIO_PUPDR_PUPD9_Msk;
pub const GPIO_PUPDR_PUPD9_0: u32 = 0x1 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD9_1: u32 = 0x2 << GPIO_PUPDR_PUPD9_Pos;
pub const GPIO_PUPDR_PUPD10_Pos: u32 = 20;
pub const GPIO_PUPDR_PUPD10_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10: u32 = GPIO_PUPDR_PUPD10_Msk;
pub const GPIO_PUPDR_PUPD10_0: u32 = 0x1 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD10_1: u32 = 0x2 << GPIO_PUPDR_PUPD10_Pos;
pub const GPIO_PUPDR_PUPD11_Pos: u32 = 22;
pub const GPIO_PUPDR_PUPD11_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11: u32 = GPIO_PUPDR_PUPD11_Msk;
pub const GPIO_PUPDR_PUPD11_0: u32 = 0x1 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD11_1: u32 = 0x2 << GPIO_PUPDR_PUPD11_Pos;
pub const GPIO_PUPDR_PUPD12_Pos: u32 = 24;
pub const GPIO_PUPDR_PUPD12_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12: u32 = GPIO_PUPDR_PUPD12_Msk;
pub const GPIO_PUPDR_PUPD12_0: u32 = 0x1 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD12_1: u32 = 0x2 << GPIO_PUPDR_PUPD12_Pos;
pub const GPIO_PUPDR_PUPD13_Pos: u32 = 26;
pub const GPIO_PUPDR_PUPD13_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13: u32 = GPIO_PUPDR_PUPD13_Msk;
pub const GPIO_PUPDR_PUPD13_0: u32 = 0x1 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD13_1: u32 = 0x2 << GPIO_PUPDR_PUPD13_Pos;
pub const GPIO_PUPDR_PUPD14_Pos: u32 = 28;
pub const GPIO_PUPDR_PUPD14_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14: u32 = GPIO_PUPDR_PUPD14_Msk;
pub const GPIO_PUPDR_PUPD14_0: u32 = 0x1 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD14_1: u32 = 0x2 << GPIO_PUPDR_PUPD14_Pos;
pub const GPIO_PUPDR_PUPD15_Pos: u32 = 30;
pub const GPIO_PUPDR_PUPD15_Msk: u32 = 0x3 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15: u32 = GPIO_PUPDR_PUPD15_Msk;
pub const GPIO_PUPDR_PUPD15_0: u32 = 0x1 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_PUPDR_PUPD15_1: u32 = 0x2 << GPIO_PUPDR_PUPD15_Pos;
pub const GPIO_IDR_ID0_Pos: u32 = 0;
pub const GPIO_IDR_ID0_Msk: u32 = 0x1 << GPIO_IDR_ID0_Pos;
pub const GPIO_IDR_ID0: u32 = GPIO_IDR_ID0_Msk;
pub const GPIO_IDR_ID1_Pos: u32 = 1;
pub const GPIO_IDR_ID1_Msk: u32 = 0x1 << GPIO_IDR_ID1_Pos;
pub const GPIO_IDR_ID1: u32 = GPIO_IDR_ID1_Msk;
pub const GPIO_IDR_ID2_Pos: u32 = 2;
pub const GPIO_IDR_ID2_Msk: u32 = 0x1 << GPIO_IDR_ID2_Pos;
pub const GPIO_IDR_ID2: u32 = GPIO_IDR_ID2_Msk;
pub const GPIO_IDR_ID3_Pos: u32 = 3;
pub const GPIO_IDR_ID3_Msk: u32 = 0x1 << GPIO_IDR_ID3_Pos;
pub const GPIO_IDR_ID3: u32 = GPIO_IDR_ID3_Msk;
pub const GPIO_IDR_ID4_Pos: u32 = 4;
pub const GPIO_IDR_ID4_Msk: u32 = 0x1 << GPIO_IDR_ID4_Pos;
pub const GPIO_IDR_ID4: u32 = GPIO_IDR_ID4_Msk;
pub const GPIO_IDR_ID5_Pos: u32 = 5;
pub const GPIO_IDR_ID5_Msk: u32 = 0x1 << GPIO_IDR_ID5_Pos;
pub const GPIO_IDR_ID5: u32 = GPIO_IDR_ID5_Msk;
pub const GPIO_IDR_ID6_Pos: u32 = 6;
pub const GPIO_IDR_ID6_Msk: u32 = 0x1 << GPIO_IDR_ID6_Pos;
pub const GPIO_IDR_ID6: u32 = GPIO_IDR_ID6_Msk;
pub const GPIO_IDR_ID7_Pos: u32 = 7;
pub const GPIO_IDR_ID7_Msk: u32 = 0x1 << GPIO_IDR_ID7_Pos;
pub const GPIO_IDR_ID7: u32 = GPIO_IDR_ID7_Msk;
pub const GPIO_IDR_ID8_Pos: u32 = 8;
pub const GPIO_IDR_ID8_Msk: u32 = 0x1 << GPIO_IDR_ID8_Pos;
pub const GPIO_IDR_ID8: u32 = GPIO_IDR_ID8_Msk;
pub const GPIO_IDR_ID9_Pos: u32 = 9;
pub const GPIO_IDR_ID9_Msk: u32 = 0x1 << GPIO_IDR_ID9_Pos;
pub const GPIO_IDR_ID9: u32 = GPIO_IDR_ID9_Msk;
pub const GPIO_IDR_ID10_Pos: u32 = 10;
pub const GPIO_IDR_ID10_Msk: u32 = 0x1 << GPIO_IDR_ID10_Pos;
pub const GPIO_IDR_ID10: u32 = GPIO_IDR_ID10_Msk;
pub const GPIO_IDR_ID11_Pos: u32 = 11;
pub const GPIO_IDR_ID11_Msk: u32 = 0x1 << GPIO_IDR_ID11_Pos;
pub const GPIO_IDR_ID11: u32 = GPIO_IDR_ID11_Msk;
pub const GPIO_IDR_ID12_Pos: u32 = 12;
pub const GPIO_IDR_ID12_Msk: u32 = 0x1 << GPIO_IDR_ID12_Pos;
pub const GPIO_IDR_ID12: u32 = GPIO_IDR_ID12_Msk;
pub const GPIO_IDR_ID13_Pos: u32 = 13;
pub const GPIO_IDR_ID13_Msk: u32 = 0x1 << GPIO_IDR_ID13_Pos;
pub const GPIO_IDR_ID13: u32 = GPIO_IDR_ID13_Msk;
pub const GPIO_IDR_ID14_Pos: u32 = 14;
pub const GPIO_IDR_ID14_Msk: u32 = 0x1 << GPIO_IDR_ID14_Pos;
pub const GPIO_IDR_ID14: u32 = GPIO_IDR_ID14_Msk;
pub const GPIO_IDR_ID15_Pos: u32 = 15;
pub const GPIO_IDR_ID15_Msk: u32 = 0x1 << GPIO_IDR_ID15_Pos;
pub const GPIO_IDR_ID15: u32 = GPIO_IDR_ID15_Msk;
pub const GPIO_ODR_OD0_Pos: u32 = 0;
pub const GPIO_ODR_OD0_Msk: u32 = 0x1 << GPIO_ODR_OD0_Pos;
pub const GPIO_ODR_OD0: u32 = GPIO_ODR_OD0_Msk;
pub const GPIO_ODR_OD1_Pos: u32 = 1;
pub const GPIO_ODR_OD1_Msk: u32 = 0x1 << GPIO_ODR_OD1_Pos;
pub const GPIO_ODR_OD1: u32 = GPIO_ODR_OD1_Msk;
pub const GPIO_ODR_OD2_Pos: u32 = 2;
pub const GPIO_ODR_OD2_Msk: u32 = 0x1 << GPIO_ODR_OD2_Pos;
pub const GPIO_ODR_OD2: u32 = GPIO_ODR_OD2_Msk;
pub const GPIO_ODR_OD3_Pos: u32 = 3;
pub const GPIO_ODR_OD3_Msk: u32 = 0x1 << GPIO_ODR_OD3_Pos;
pub const GPIO_ODR_OD3: u32 = GPIO_ODR_OD3_Msk;
pub const GPIO_ODR_OD4_Pos: u32 = 4;
pub const GPIO_ODR_OD4_Msk: u32 = 0x1 << GPIO_ODR_OD4_Pos;
pub const GPIO_ODR_OD4: u32 = GPIO_ODR_OD4_Msk;
pub const GPIO_ODR_OD5_Pos: u32 = 5;
pub const GPIO_ODR_OD5_Msk: u32 = 0x1 << GPIO_ODR_OD5_Pos;
pub const GPIO_ODR_OD5: u32 = GPIO_ODR_OD5_Msk;
pub const GPIO_ODR_OD6_Pos: u32 = 6;
pub const GPIO_ODR_OD6_Msk: u32 = 0x1 << GPIO_ODR_OD6_Pos;
pub const GPIO_ODR_OD6: u32 = GPIO_ODR_OD6_Msk;
pub const GPIO_ODR_OD7_Pos: u32 = 7;
pub const GPIO_ODR_OD7_Msk: u32 = 0x1 << GPIO_ODR_OD7_Pos;
pub const GPIO_ODR_OD7: u32 = GPIO_ODR_OD7_Msk;
pub const GPIO_ODR_OD8_Pos: u32 = 8;
pub const GPIO_ODR_OD8_Msk: u32 = 0x1 << GPIO_ODR_OD8_Pos;
pub const GPIO_ODR_OD8: u32 = GPIO_ODR_OD8_Msk;
pub const GPIO_ODR_OD9_Pos: u32 = 9;
pub const GPIO_ODR_OD9_Msk: u32 = 0x1 << GPIO_ODR_OD9_Pos;
pub const GPIO_ODR_OD9: u32 = GPIO_ODR_OD9_Msk;
pub const GPIO_ODR_OD10_Pos: u32 = 10;
pub const GPIO_ODR_OD10_Msk: u32 = 0x1 << GPIO_ODR_OD10_Pos;
pub const GPIO_ODR_OD10: u32 = GPIO_ODR_OD10_Msk;
pub const GPIO_ODR_OD11_Pos: u32 = 11;
pub const GPIO_ODR_OD11_Msk: u32 = 0x1 << GPIO_ODR_OD11_Pos;
pub const GPIO_ODR_OD11: u32 = GPIO_ODR_OD11_Msk;
pub const GPIO_ODR_OD12_Pos: u32 = 12;
pub const GPIO_ODR_OD12_Msk: u32 = 0x1 << GPIO_ODR_OD12_Pos;
pub const GPIO_ODR_OD12: u32 = GPIO_ODR_OD12_Msk;
pub const GPIO_ODR_OD13_Pos: u32 = 13;
pub const GPIO_ODR_OD13_Msk: u32 = 0x1 << GPIO_ODR_OD13_Pos;
pub const GPIO_ODR_OD13: u32 = GPIO_ODR_OD13_Msk;
pub const GPIO_ODR_OD14_Pos: u32 = 14;
pub const GPIO_ODR_OD14_Msk: u32 = 0x1 << GPIO_ODR_OD14_Pos;
pub const GPIO_ODR_OD14: u32 = GPIO_ODR_OD14_Msk;
pub const GPIO_ODR_OD15_Pos: u32 = 15;
pub const GPIO_ODR_OD15_Msk: u32 = 0x1 << GPIO_ODR_OD15_Pos;
pub const GPIO_ODR_OD15: u32 = GPIO_ODR_OD15_Msk;
pub const GPIO_BSRR_BS0_Pos: u32 = 0;
pub const GPIO_BSRR_BS0_Msk: u32 = 0x1 << GPIO_BSRR_BS0_Pos;
pub const GPIO_BSRR_BS0: u32 = GPIO_BSRR_BS0_Msk;
pub const GPIO_BSRR_BS1_Pos: u32 = 1;
pub const GPIO_BSRR_BS1_Msk: u32 = 0x1 << GPIO_BSRR_BS1_Pos;
pub const GPIO_BSRR_BS1: u32 = GPIO_BSRR_BS1_Msk;
pub const GPIO_BSRR_BS2_Pos: u32 = 2;
pub const GPIO_BSRR_BS2_Msk: u32 = 0x1 << GPIO_BSRR_BS2_Pos;
pub const GPIO_BSRR_BS2: u32 = GPIO_BSRR_BS2_Msk;
pub const GPIO_BSRR_BS3_Pos: u32 = 3;
pub const GPIO_BSRR_BS3_Msk: u32 = 0x1 << GPIO_BSRR_BS3_Pos;
pub const GPIO_BSRR_BS3: u32 = GPIO_BSRR_BS3_Msk;
pub const GPIO_BSRR_BS4_Pos: u32 = 4;
pub const GPIO_BSRR_BS4_Msk: u32 = 0x1 << GPIO_BSRR_BS4_Pos;
pub const GPIO_BSRR_BS4: u32 = GPIO_BSRR_BS4_Msk;
pub const GPIO_BSRR_BS5_Pos: u32 = 5;
pub const GPIO_BSRR_BS5_Msk: u32 = 0x1 << GPIO_BSRR_BS5_Pos;
pub const GPIO_BSRR_BS5: u32 = GPIO_BSRR_BS5_Msk;
pub const GPIO_BSRR_BS6_Pos: u32 = 6;
pub const GPIO_BSRR_BS6_Msk: u32 = 0x1 << GPIO_BSRR_BS6_Pos;
pub const GPIO_BSRR_BS6: u32 = GPIO_BSRR_BS6_Msk;
pub const GPIO_BSRR_BS7_Pos: u32 = 7;
pub const GPIO_BSRR_BS7_Msk: u32 = 0x1 << GPIO_BSRR_BS7_Pos;
pub const GPIO_BSRR_BS7: u32 = GPIO_BSRR_BS7_Msk;
pub const GPIO_BSRR_BS8_Pos: u32 = 8;
pub const GPIO_BSRR_BS8_Msk: u32 = 0x1 << GPIO_BSRR_BS8_Pos;
pub const GPIO_BSRR_BS8: u32 = GPIO_BSRR_BS8_Msk;
pub const GPIO_BSRR_BS9_Pos: u32 = 9;
pub const GPIO_BSRR_BS9_Msk: u32 = 0x1 << GPIO_BSRR_BS9_Pos;
pub const GPIO_BSRR_BS9: u32 = GPIO_BSRR_BS9_Msk;
pub const GPIO_BSRR_BS10_Pos: u32 = 10;
pub const GPIO_BSRR_BS10_Msk: u32 = 0x1 << GPIO_BSRR_BS10_Pos;
pub const GPIO_BSRR_BS10: u32 = GPIO_BSRR_BS10_Msk;
pub const GPIO_BSRR_BS11_Pos: u32 = 11;
pub const GPIO_BSRR_BS11_Msk: u32 = 0x1 << GPIO_BSRR_BS11_Pos;
pub const GPIO_BSRR_BS11: u32 = GPIO_BSRR_BS11_Msk;
pub const GPIO_BSRR_BS12_Pos: u32 = 12;
pub const GPIO_BSRR_BS12_Msk: u32 = 0x1 << GPIO_BSRR_BS12_Pos;
pub const GPIO_BSRR_BS12: u32 = GPIO_BSRR_BS12_Msk;
pub const GPIO_BSRR_BS13_Pos: u32 = 13;
pub const GPIO_BSRR_BS13_Msk: u32 = 0x1 << GPIO_BSRR_BS13_Pos;
pub const GPIO_BSRR_BS13: u32 = GPIO_BSRR_BS13_Msk;
pub const GPIO_BSRR_BS14_Pos: u32 = 14;
pub const GPIO_BSRR_BS14_Msk: u32 = 0x1 << GPIO_BSRR_BS14_Pos;
pub const GPIO_BSRR_BS14: u32 = GPIO_BSRR_BS14_Msk;
pub const GPIO_BSRR_BS15_Pos: u32 = 15;
pub const GPIO_BSRR_BS15_Msk: u32 = 0x1 << GPIO_BSRR_BS15_Pos;
pub const GPIO_BSRR_BS15: u32 = GPIO_BSRR_BS15_Msk;
pub const GPIO_BSRR_BR0_Pos: u32 = 16;
pub const GPIO_BSRR_BR0_Msk: u32 = 0x1 << GPIO_BSRR_BR0_Pos;
pub const GPIO_BSRR_BR0: u32 = GPIO_BSRR_BR0_Msk;
pub const GPIO_BSRR_BR1_Pos: u32 = 17;
pub const GPIO_BSRR_BR1_Msk: u32 = 0x1 << GPIO_BSRR_BR1_Pos;
pub const GPIO_BSRR_BR1: u32 = GPIO_BSRR_BR1_Msk;
pub const GPIO_BSRR_BR2_Pos: u32 = 18;
pub const GPIO_BSRR_BR2_Msk: u32 = 0x1 << GPIO_BSRR_BR2_Pos;
pub const GPIO_BSRR_BR2: u32 = GPIO_BSRR_BR2_Msk;
pub const GPIO_BSRR_BR3_Pos: u32 = 19;
pub const GPIO_BSRR_BR3_Msk: u32 = 0x1 << GPIO_BSRR_BR3_Pos;
pub const GPIO_BSRR_BR3: u32 = GPIO_BSRR_BR3_Msk;
pub const GPIO_BSRR_BR4_Pos: u32 = 20;
pub const GPIO_BSRR_BR4_Msk: u32 = 0x1 << GPIO_BSRR_BR4_Pos;
pub const GPIO_BSRR_BR4: u32 = GPIO_BSRR_BR4_Msk;
pub const GPIO_BSRR_BR5_Pos: u32 = 21;
pub const GPIO_BSRR_BR5_Msk: u32 = 0x1 << GPIO_BSRR_BR5_Pos;
pub const GPIO_BSRR_BR5: u32 = GPIO_BSRR_BR5_Msk;
pub const GPIO_BSRR_BR6_Pos: u32 = 22;
pub const GPIO_BSRR_BR6_Msk: u32 = 0x1 << GPIO_BSRR_BR6_Pos;
pub const GPIO_BSRR_BR6: u32 = GPIO_BSRR_BR6_Msk;
pub const GPIO_BSRR_BR7_Pos: u32 = 23;
pub const GPIO_BSRR_BR7_Msk: u32 = 0x1 << GPIO_BSRR_BR7_Pos;
pub const GPIO_BSRR_BR7: u32 = GPIO_BSRR_BR7_Msk;
pub const GPIO_BSRR_BR8_Pos: u32 = 24;
pub const GPIO_BSRR_BR8_Msk: u32 = 0x1 << GPIO_BSRR_BR8_Pos;
pub const GPIO_BSRR_BR8: u32 = GPIO_BSRR_BR8_Msk;
pub const GPIO_BSRR_BR9_Pos: u32 = 25;
pub const GPIO_BSRR_BR9_Msk: u32 = 0x1 << GPIO_BSRR_BR9_Pos;
pub const GPIO_BSRR_BR9: u32 = GPIO_BSRR_BR9_Msk;
pub const GPIO_BSRR_BR10_Pos: u32 = 26;
pub const GPIO_BSRR_BR10_Msk: u32 = 0x1 << GPIO_BSRR_BR10_Pos;
pub const GPIO_BSRR_BR10: u32 = GPIO_BSRR_BR10_Msk;
pub const GPIO_BSRR_BR11_Pos: u32 = 27;
pub const GPIO_BSRR_BR11_Msk: u32 = 0x1 << GPIO_BSRR_BR11_Pos;
pub const GPIO_BSRR_BR11: u32 = GPIO_BSRR_BR11_Msk;
pub const GPIO_BSRR_BR12_Pos: u32 = 28;
pub const GPIO_BSRR_BR12_Msk: u32 = 0x1 << GPIO_BSRR_BR12_Pos;
pub const GPIO_BSRR_BR12: u32 = GPIO_BSRR_BR12_Msk;
pub const GPIO_BSRR_BR13_Pos: u32 = 29;
pub const GPIO_BSRR_BR13_Msk: u32 = 0x1 << GPIO_BSRR_BR13_Pos;
pub const GPIO_BSRR_BR13: u32 = GPIO_BSRR_BR13_Msk;
pub const GPIO_BSRR_BR14_Pos: u32 = 30;
pub const GPIO_BSRR_BR14_Msk: u32 = 0x1 << GPIO_BSRR_BR14_Pos;
pub const GPIO_BSRR_BR14: u32 = GPIO_BSRR_BR14_Msk;
pub const GPIO_BSRR_BR15_Pos: u32 = 31;
pub const GPIO_BSRR_BR15_Msk: u32 = 0x1 << GPIO_BSRR_BR15_Pos;
pub const GPIO_BSRR_BR15: u32 = GPIO_BSRR_BR15_Msk;
pub const GPIO_LCKR_LCK0_Pos: u32 = 0;
pub const GPIO_LCKR_LCK0_Msk: u32 = 0x1 << GPIO_LCKR_LCK0_Pos;
pub const GPIO_LCKR_LCK0: u32 = GPIO_LCKR_LCK0_Msk;
pub const GPIO_LCKR_LCK1_Pos: u32 = 1;
pub const GPIO_LCKR_LCK1_Msk: u32 = 0x1 << GPIO_LCKR_LCK1_Pos;
pub const GPIO_LCKR_LCK1: u32 = GPIO_LCKR_LCK1_Msk;
pub const GPIO_LCKR_LCK2_Pos: u32 = 2;
pub const GPIO_LCKR_LCK2_Msk: u32 = 0x1 << GPIO_LCKR_LCK2_Pos;
pub const GPIO_LCKR_LCK2: u32 = GPIO_LCKR_LCK2_Msk;
pub const GPIO_LCKR_LCK3_Pos: u32 = 3;
pub const GPIO_LCKR_LCK3_Msk: u32 = 0x1 << GPIO_LCKR_LCK3_Pos;
pub const GPIO_LCKR_LCK3: u32 = GPIO_LCKR_LCK3_Msk;
pub const GPIO_LCKR_LCK4_Pos: u32 = 4;
pub const GPIO_LCKR_LCK4_Msk: u32 = 0x1 << GPIO_LCKR_LCK4_Pos;
pub const GPIO_LCKR_LCK4: u32 = GPIO_LCKR_LCK4_Msk;
pub const GPIO_LCKR_LCK5_Pos: u32 = 5;
pub const GPIO_LCKR_LCK5_Msk: u32 = 0x1 << GPIO_LCKR_LCK5_Pos;
pub const GPIO_LCKR_LCK5: u32 = GPIO_LCKR_LCK5_Msk;
pub const GPIO_LCKR_LCK6_Pos: u32 = 6;
pub const GPIO_LCKR_LCK6_Msk: u32 = 0x1 << GPIO_LCKR_LCK6_Pos;
pub const GPIO_LCKR_LCK6: u32 = GPIO_LCKR_LCK6_Msk;
pub const GPIO_LCKR_LCK7_Pos: u32 = 7;
pub const GPIO_LCKR_LCK7_Msk: u32 = 0x1 << GPIO_LCKR_LCK7_Pos;
pub const GPIO_LCKR_LCK7: u32 = GPIO_LCKR_LCK7_Msk;
pub const GPIO_LCKR_LCK8_Pos: u32 = 8;
pub const GPIO_LCKR_LCK8_Msk: u32 = 0x1 << GPIO_LCKR_LCK8_Pos;
pub const GPIO_LCKR_LCK8: u32 = GPIO_LCKR_LCK8_Msk;
pub const GPIO_LCKR_LCK9_Pos: u32 = 9;
pub const GPIO_LCKR_LCK9_Msk: u32 = 0x1 << GPIO_LCKR_LCK9_Pos;
pub const GPIO_LCKR_LCK9: u32 = GPIO_LCKR_LCK9_Msk;
pub const GPIO_LCKR_LCK10_Pos: u32 = 10;
pub const GPIO_LCKR_LCK10_Msk: u32 = 0x1 << GPIO_LCKR_LCK10_Pos;
pub const GPIO_LCKR_LCK10: u32 = GPIO_LCKR_LCK10_Msk;
pub const GPIO_LCKR_LCK11_Pos: u32 = 11;
pub const GPIO_LCKR_LCK11_Msk: u32 = 0x1 << GPIO_LCKR_LCK11_Pos;
pub const GPIO_LCKR_LCK11: u32 = GPIO_LCKR_LCK11_Msk;
pub const GPIO_LCKR_LCK12_Pos: u32 = 12;
pub const GPIO_LCKR_LCK12_Msk: u32 = 0x1 << GPIO_LCKR_LCK12_Pos;
pub const GPIO_LCKR_LCK12: u32 = GPIO_LCKR_LCK12_Msk;
pub const GPIO_LCKR_LCK13_Pos: u32 = 13;
pub const GPIO_LCKR_LCK13_Msk: u32 = 0x1 << GPIO_LCKR_LCK13_Pos;
pub const GPIO_LCKR_LCK13: u32 = GPIO_LCKR_LCK13_Msk;
pub const GPIO_LCKR_LCK14_Pos: u32 = 14;
pub const GPIO_LCKR_LCK14_Msk: u32 = 0x1 << GPIO_LCKR_LCK14_Pos;
pub const GPIO_LCKR_LCK14: u32 = GPIO_LCKR_LCK14_Msk;
pub const GPIO_LCKR_LCK15_Pos: u32 = 15;
pub const GPIO_LCKR_LCK15_Msk: u32 = 0x1 << GPIO_LCKR_LCK15_Pos;
pub const GPIO_LCKR_LCK15: u32 = GPIO_LCKR_LCK15_Msk;
pub const GPIO_LCKR_LCKK_Pos: u32 = 16;
pub const GPIO_LCKR_LCKK_Msk: u32 = 0x1 << GPIO_LCKR_LCKK_Pos;
pub const GPIO_LCKR_LCKK: u32 = GPIO_LCKR_LCKK_Msk;
pub const GPIO_AFRL_AFSEL0_Pos: u32 = 0;
pub const GPIO_AFRL_AFSEL0_Msk: u32 = 0xF << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0: u32 = GPIO_AFRL_AFSEL0_Msk;
pub const GPIO_AFRL_AFSEL0_0: u32 = 0x1 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_1: u32 = 0x2 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_2: u32 = 0x4 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL0_3: u32 = 0x8 << GPIO_AFRL_AFSEL0_Pos;
pub const GPIO_AFRL_AFSEL1_Pos: u32 = 4;
pub const GPIO_AFRL_AFSEL1_Msk: u32 = 0xF << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1: u32 = GPIO_AFRL_AFSEL1_Msk;
pub const GPIO_AFRL_AFSEL1_0: u32 = 0x1 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_1: u32 = 0x2 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_2: u32 = 0x4 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL1_3: u32 = 0x8 << GPIO_AFRL_AFSEL1_Pos;
pub const GPIO_AFRL_AFSEL2_Pos: u32 = 8;
pub const GPIO_AFRL_AFSEL2_Msk: u32 = 0xF << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2: u32 = GPIO_AFRL_AFSEL2_Msk;
pub const GPIO_AFRL_AFSEL2_0: u32 = 0x1 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_1: u32 = 0x2 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_2: u32 = 0x4 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL2_3: u32 = 0x8 << GPIO_AFRL_AFSEL2_Pos;
pub const GPIO_AFRL_AFSEL3_Pos: u32 = 12;
pub const GPIO_AFRL_AFSEL3_Msk: u32 = 0xF << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3: u32 = GPIO_AFRL_AFSEL3_Msk;
pub const GPIO_AFRL_AFSEL3_0: u32 = 0x1 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_1: u32 = 0x2 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_2: u32 = 0x4 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL3_3: u32 = 0x8 << GPIO_AFRL_AFSEL3_Pos;
pub const GPIO_AFRL_AFSEL4_Pos: u32 = 16;
pub const GPIO_AFRL_AFSEL4_Msk: u32 = 0xF << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4: u32 = GPIO_AFRL_AFSEL4_Msk;
pub const GPIO_AFRL_AFSEL4_0: u32 = 0x1 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_1: u32 = 0x2 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_2: u32 = 0x4 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL4_3: u32 = 0x8 << GPIO_AFRL_AFSEL4_Pos;
pub const GPIO_AFRL_AFSEL5_Pos: u32 = 20;
pub const GPIO_AFRL_AFSEL5_Msk: u32 = 0xF << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5: u32 = GPIO_AFRL_AFSEL5_Msk;
pub const GPIO_AFRL_AFSEL5_0: u32 = 0x1 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_1: u32 = 0x2 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_2: u32 = 0x4 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL5_3: u32 = 0x8 << GPIO_AFRL_AFSEL5_Pos;
pub const GPIO_AFRL_AFSEL6_Pos: u32 = 24;
pub const GPIO_AFRL_AFSEL6_Msk: u32 = 0xF << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6: u32 = GPIO_AFRL_AFSEL6_Msk;
pub const GPIO_AFRL_AFSEL6_0: u32 = 0x1 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_1: u32 = 0x2 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_2: u32 = 0x4 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL6_3: u32 = 0x8 << GPIO_AFRL_AFSEL6_Pos;
pub const GPIO_AFRL_AFSEL7_Pos: u32 = 28;
pub const GPIO_AFRL_AFSEL7_Msk: u32 = 0xF << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7: u32 = GPIO_AFRL_AFSEL7_Msk;
pub const GPIO_AFRL_AFSEL7_0: u32 = 0x1 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_1: u32 = 0x2 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_2: u32 = 0x4 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRL_AFSEL7_3: u32 = 0x8 << GPIO_AFRL_AFSEL7_Pos;
pub const GPIO_AFRH_AFSEL8_Pos: u32 = 0;
pub const GPIO_AFRH_AFSEL8_Msk: u32 = 0xF << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8: u32 = GPIO_AFRH_AFSEL8_Msk;
pub const GPIO_AFRH_AFSEL8_0: u32 = 0x1 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_1: u32 = 0x2 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_2: u32 = 0x4 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL8_3: u32 = 0x8 << GPIO_AFRH_AFSEL8_Pos;
pub const GPIO_AFRH_AFSEL9_Pos: u32 = 4;
pub const GPIO_AFRH_AFSEL9_Msk: u32 = 0xF << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9: u32 = GPIO_AFRH_AFSEL9_Msk;
pub const GPIO_AFRH_AFSEL9_0: u32 = 0x1 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_1: u32 = 0x2 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_2: u32 = 0x4 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL9_3: u32 = 0x8 << GPIO_AFRH_AFSEL9_Pos;
pub const GPIO_AFRH_AFSEL10_Pos: u32 = 8;
pub const GPIO_AFRH_AFSEL10_Msk: u32 = 0xF << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10: u32 = GPIO_AFRH_AFSEL10_Msk;
pub const GPIO_AFRH_AFSEL10_0: u32 = 0x1 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_1: u32 = 0x2 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_2: u32 = 0x4 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL10_3: u32 = 0x8 << GPIO_AFRH_AFSEL10_Pos;
pub const GPIO_AFRH_AFSEL11_Pos: u32 = 12;
pub const GPIO_AFRH_AFSEL11_Msk: u32 = 0xF << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11: u32 = GPIO_AFRH_AFSEL11_Msk;
pub const GPIO_AFRH_AFSEL11_0: u32 = 0x1 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_1: u32 = 0x2 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_2: u32 = 0x4 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL11_3: u32 = 0x8 << GPIO_AFRH_AFSEL11_Pos;
pub const GPIO_AFRH_AFSEL12_Pos: u32 = 16;
pub const GPIO_AFRH_AFSEL12_Msk: u32 = 0xF << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12: u32 = GPIO_AFRH_AFSEL12_Msk;
pub const GPIO_AFRH_AFSEL12_0: u32 = 0x1 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_1: u32 = 0x2 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_2: u32 = 0x4 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL12_3: u32 = 0x8 << GPIO_AFRH_AFSEL12_Pos;
pub const GPIO_AFRH_AFSEL13_Pos: u32 = 20;
pub const GPIO_AFRH_AFSEL13_Msk: u32 = 0xF << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13: u32 = GPIO_AFRH_AFSEL13_Msk;
pub const GPIO_AFRH_AFSEL13_0: u32 = 0x1 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_1: u32 = 0x2 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_2: u32 = 0x4 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL13_3: u32 = 0x8 << GPIO_AFRH_AFSEL13_Pos;
pub const GPIO_AFRH_AFSEL14_Pos: u32 = 24;
pub const GPIO_AFRH_AFSEL14_Msk: u32 = 0xF << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14: u32 = GPIO_AFRH_AFSEL14_Msk;
pub const GPIO_AFRH_AFSEL14_0: u32 = 0x1 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_1: u32 = 0x2 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_2: u32 = 0x4 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL14_3: u32 = 0x8 << GPIO_AFRH_AFSEL14_Pos;
pub const GPIO_AFRH_AFSEL15_Pos: u32 = 28;
pub const GPIO_AFRH_AFSEL15_Msk: u32 = 0xF << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15: u32 = GPIO_AFRH_AFSEL15_Msk;
pub const GPIO_AFRH_AFSEL15_0: u32 = 0x1 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_1: u32 = 0x2 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_2: u32 = 0x4 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_AFRH_AFSEL15_3: u32 = 0x8 << GPIO_AFRH_AFSEL15_Pos;
pub const GPIO_BRR_BR0_Pos: u32 = 0;
pub const GPIO_BRR_BR0_Msk: u32 = 0x1 << GPIO_BRR_BR0_Pos;
pub const GPIO_BRR_BR0: u32 = GPIO_BRR_BR0_Msk;
pub const GPIO_BRR_BR1_Pos: u32 = 1;
pub const GPIO_BRR_BR1_Msk: u32 = 0x1 << GPIO_BRR_BR1_Pos;
pub const GPIO_BRR_BR1: u32 = GPIO_BRR_BR1_Msk;
pub const GPIO_BRR_BR2_Pos: u32 = 2;
pub const GPIO_BRR_BR2_Msk: u32 = 0x1 << GPIO_BRR_BR2_Pos;
pub const GPIO_BRR_BR2: u32 = GPIO_BRR_BR2_Msk;
pub const GPIO_BRR_BR3_Pos: u32 = 3;
pub const GPIO_BRR_BR3_Msk: u32 = 0x1 << GPIO_BRR_BR3_Pos;
pub const GPIO_BRR_BR3: u32 = GPIO_BRR_BR3_Msk;
pub const GPIO_BRR_BR4_Pos: u32 = 4;
pub const GPIO_BRR_BR4_Msk: u32 = 0x1 << GPIO_BRR_BR4_Pos;
pub const GPIO_BRR_BR4: u32 = GPIO_BRR_BR4_Msk;
pub const GPIO_BRR_BR5_Pos: u32 = 5;
pub const GPIO_BRR_BR5_Msk: u32 = 0x1 << GPIO_BRR_BR5_Pos;
pub const GPIO_BRR_BR5: u32 = GPIO_BRR_BR5_Msk;
pub const GPIO_BRR_BR6_Pos: u32 = 6;
pub const GPIO_BRR_BR6_Msk: u32 = 0x1 << GPIO_BRR_BR6_Pos;
pub const GPIO_BRR_BR6: u32 = GPIO_BRR_BR6_Msk;
pub const GPIO_BRR_BR7_Pos: u32 = 7;
pub const GPIO_BRR_BR7_Msk: u32 = 0x1 << GPIO_BRR_BR7_Pos;
pub const GPIO_BRR_BR7: u32 = GPIO_BRR_BR7_Msk;
pub const GPIO_BRR_BR8_Pos: u32 = 8;
pub const GPIO_BRR_BR8_Msk: u32 = 0x1 << GPIO_BRR_BR8_Pos;
pub const GPIO_BRR_BR8: u32 = GPIO_BRR_BR8_Msk;
pub const GPIO_BRR_BR9_Pos: u32 = 9;
pub const GPIO_BRR_BR9_Msk: u32 = 0x1 << GPIO_BRR_BR9_Pos;
pub const GPIO_BRR_BR9: u32 = GPIO_BRR_BR9_Msk;
pub const GPIO_BRR_BR10_Pos: u32 = 10;
pub const GPIO_BRR_BR10_Msk: u32 = 0x1 << GPIO_BRR_BR10_Pos;
pub const GPIO_BRR_BR10: u32 = GPIO_BRR_BR10_Msk;
pub const GPIO_BRR_BR11_Pos: u32 = 11;
pub const GPIO_BRR_BR11_Msk: u32 = 0x1 << GPIO_BRR_BR11_Pos;
pub const GPIO_BRR_BR11: u32 = GPIO_BRR_BR11_Msk;
pub const GPIO_BRR_BR12_Pos: u32 = 12;
pub const GPIO_BRR_BR12_Msk: u32 = 0x1 << GPIO_BRR_BR12_Pos;
pub const GPIO_BRR_BR12: u32 = GPIO_BRR_BR12_Msk;
pub const GPIO_BRR_BR13_Pos: u32 = 13;
pub const GPIO_BRR_BR13_Msk: u32 = 0x1 << GPIO_BRR_BR13_Pos;
pub const GPIO_BRR_BR13: u32 = GPIO_BRR_BR13_Msk;
pub const GPIO_BRR_BR14_Pos: u32 = 14;
pub const GPIO_BRR_BR14_Msk: u32 = 0x1 << GPIO_BRR_BR14_Pos;
pub const GPIO_BRR_BR14: u32 = GPIO_BRR_BR14_Msk;
pub const GPIO_BRR_BR15_Pos: u32 = 15;
pub const GPIO_BRR_BR15_Msk: u32 = 0x1 << GPIO_BRR_BR15_Pos;
pub const GPIO_BRR_BR15: u32 = GPIO_BRR_BR15_Msk;
pub const I2C_CR1_PE_Pos: u32 = 0;
pub const I2C_CR1_PE_Msk: u32 = 0x1 << I2C_CR1_PE_Pos;
pub const I2C_CR1_PE: u32 = I2C_CR1_PE_Msk;
pub const I2C_CR1_TXIE_Pos: u32 = 1;
pub const I2C_CR1_TXIE_Msk: u32 = 0x1 << I2C_CR1_TXIE_Pos;
pub const I2C_CR1_TXIE: u32 = I2C_CR1_TXIE_Msk;
pub const I2C_CR1_RXIE_Pos: u32 = 2;
pub const I2C_CR1_RXIE_Msk: u32 = 0x1 << I2C_CR1_RXIE_Pos;
pub const I2C_CR1_RXIE: u32 = I2C_CR1_RXIE_Msk;
pub const I2C_CR1_ADDRIE_Pos: u32 = 3;
pub const I2C_CR1_ADDRIE_Msk: u32 = 0x1 << I2C_CR1_ADDRIE_Pos;
pub const I2C_CR1_ADDRIE: u32 = I2C_CR1_ADDRIE_Msk;
pub const I2C_CR1_NACKIE_Pos: u32 = 4;
pub const I2C_CR1_NACKIE_Msk: u32 = 0x1 << I2C_CR1_NACKIE_Pos;
pub const I2C_CR1_NACKIE: u32 = I2C_CR1_NACKIE_Msk;
pub const I2C_CR1_STOPIE_Pos: u32 = 5;
pub const I2C_CR1_STOPIE_Msk: u32 = 0x1 << I2C_CR1_STOPIE_Pos;
pub const I2C_CR1_STOPIE: u32 = I2C_CR1_STOPIE_Msk;
pub const I2C_CR1_TCIE_Pos: u32 = 6;
pub const I2C_CR1_TCIE_Msk: u32 = 0x1 << I2C_CR1_TCIE_Pos;
pub const I2C_CR1_TCIE: u32 = I2C_CR1_TCIE_Msk;
pub const I2C_CR1_ERRIE_Pos: u32 = 7;
pub const I2C_CR1_ERRIE_Msk: u32 = 0x1 << I2C_CR1_ERRIE_Pos;
pub const I2C_CR1_ERRIE: u32 = I2C_CR1_ERRIE_Msk;
pub const I2C_CR1_DNF_Pos: u32 = 8;
pub const I2C_CR1_DNF_Msk: u32 = 0xF << I2C_CR1_DNF_Pos;
pub const I2C_CR1_DNF: u32 = I2C_CR1_DNF_Msk;
pub const I2C_CR1_ANFOFF_Pos: u32 = 12;
pub const I2C_CR1_ANFOFF_Msk: u32 = 0x1 << I2C_CR1_ANFOFF_Pos;
pub const I2C_CR1_ANFOFF: u32 = I2C_CR1_ANFOFF_Msk;
pub const I2C_CR1_SWRST_Pos: u32 = 13;
pub const I2C_CR1_SWRST_Msk: u32 = 0x1 << I2C_CR1_SWRST_Pos;
pub const I2C_CR1_SWRST: u32 = I2C_CR1_SWRST_Msk;
pub const I2C_CR1_TXDMAEN_Pos: u32 = 14;
pub const I2C_CR1_TXDMAEN_Msk: u32 = 0x1 << I2C_CR1_TXDMAEN_Pos;
pub const I2C_CR1_TXDMAEN: u32 = I2C_CR1_TXDMAEN_Msk;
pub const I2C_CR1_RXDMAEN_Pos: u32 = 15;
pub const I2C_CR1_RXDMAEN_Msk: u32 = 0x1 << I2C_CR1_RXDMAEN_Pos;
pub const I2C_CR1_RXDMAEN: u32 = I2C_CR1_RXDMAEN_Msk;
pub const I2C_CR1_SBC_Pos: u32 = 16;
pub const I2C_CR1_SBC_Msk: u32 = 0x1 << I2C_CR1_SBC_Pos;
pub const I2C_CR1_SBC: u32 = I2C_CR1_SBC_Msk;
pub const I2C_CR1_NOSTRETCH_Pos: u32 = 17;
pub const I2C_CR1_NOSTRETCH_Msk: u32 = 0x1 << I2C_CR1_NOSTRETCH_Pos;
pub const I2C_CR1_NOSTRETCH: u32 = I2C_CR1_NOSTRETCH_Msk;
pub const I2C_CR1_WUPEN_Pos: u32 = 18;
pub const I2C_CR1_WUPEN_Msk: u32 = 0x1 << I2C_CR1_WUPEN_Pos;
pub const I2C_CR1_WUPEN: u32 = I2C_CR1_WUPEN_Msk;
pub const I2C_CR1_GCEN_Pos: u32 = 19;
pub const I2C_CR1_GCEN_Msk: u32 = 0x1 << I2C_CR1_GCEN_Pos;
pub const I2C_CR1_GCEN: u32 = I2C_CR1_GCEN_Msk;
pub const I2C_CR1_SMBHEN_Pos: u32 = 20;
pub const I2C_CR1_SMBHEN_Msk: u32 = 0x1 << I2C_CR1_SMBHEN_Pos;
pub const I2C_CR1_SMBHEN: u32 = I2C_CR1_SMBHEN_Msk;
pub const I2C_CR1_SMBDEN_Pos: u32 = 21;
pub const I2C_CR1_SMBDEN_Msk: u32 = 0x1 << I2C_CR1_SMBDEN_Pos;
pub const I2C_CR1_SMBDEN: u32 = I2C_CR1_SMBDEN_Msk;
pub const I2C_CR1_ALERTEN_Pos: u32 = 22;
pub const I2C_CR1_ALERTEN_Msk: u32 = 0x1 << I2C_CR1_ALERTEN_Pos;
pub const I2C_CR1_ALERTEN: u32 = I2C_CR1_ALERTEN_Msk;
pub const I2C_CR1_PECEN_Pos: u32 = 23;
pub const I2C_CR1_PECEN_Msk: u32 = 0x1 << I2C_CR1_PECEN_Pos;
pub const I2C_CR1_PECEN: u32 = I2C_CR1_PECEN_Msk;
pub const I2C_CR2_SADD_Pos: u32 = 0;
pub const I2C_CR2_SADD_Msk: u32 = 0x3FF << I2C_CR2_SADD_Pos;
pub const I2C_CR2_SADD: u32 = I2C_CR2_SADD_Msk;
pub const I2C_CR2_RD_WRN_Pos: u32 = 10;
pub const I2C_CR2_RD_WRN_Msk: u32 = 0x1 << I2C_CR2_RD_WRN_Pos;
pub const I2C_CR2_RD_WRN: u32 = I2C_CR2_RD_WRN_Msk;
pub const I2C_CR2_ADD10_Pos: u32 = 11;
pub const I2C_CR2_ADD10_Msk: u32 = 0x1 << I2C_CR2_ADD10_Pos;
pub const I2C_CR2_ADD10: u32 = I2C_CR2_ADD10_Msk;
pub const I2C_CR2_HEAD10R_Pos: u32 = 12;
pub const I2C_CR2_HEAD10R_Msk: u32 = 0x1 << I2C_CR2_HEAD10R_Pos;
pub const I2C_CR2_HEAD10R: u32 = I2C_CR2_HEAD10R_Msk;
pub const I2C_CR2_START_Pos: u32 = 13;
pub const I2C_CR2_START_Msk: u32 = 0x1 << I2C_CR2_START_Pos;
pub const I2C_CR2_START: u32 = I2C_CR2_START_Msk;
pub const I2C_CR2_STOP_Pos: u32 = 14;
pub const I2C_CR2_STOP_Msk: u32 = 0x1 << I2C_CR2_STOP_Pos;
pub const I2C_CR2_STOP: u32 = I2C_CR2_STOP_Msk;
pub const I2C_CR2_NACK_Pos: u32 = 15;
pub const I2C_CR2_NACK_Msk: u32 = 0x1 << I2C_CR2_NACK_Pos;
pub const I2C_CR2_NACK: u32 = I2C_CR2_NACK_Msk;
pub const I2C_CR2_NBYTES_Pos: u32 = 16;
pub const I2C_CR2_NBYTES_Msk: u32 = 0xFF << I2C_CR2_NBYTES_Pos;
pub const I2C_CR2_NBYTES: u32 = I2C_CR2_NBYTES_Msk;
pub const I2C_CR2_RELOAD_Pos: u32 = 24;
pub const I2C_CR2_RELOAD_Msk: u32 = 0x1 << I2C_CR2_RELOAD_Pos;
pub const I2C_CR2_RELOAD: u32 = I2C_CR2_RELOAD_Msk;
pub const I2C_CR2_AUTOEND_Pos: u32 = 25;
pub const I2C_CR2_AUTOEND_Msk: u32 = 0x1 << I2C_CR2_AUTOEND_Pos;
pub const I2C_CR2_AUTOEND: u32 = I2C_CR2_AUTOEND_Msk;
pub const I2C_CR2_PECBYTE_Pos: u32 = 26;
pub const I2C_CR2_PECBYTE_Msk: u32 = 0x1 << I2C_CR2_PECBYTE_Pos;
pub const I2C_CR2_PECBYTE: u32 = I2C_CR2_PECBYTE_Msk;
pub const I2C_OAR1_OA1_Pos: u32 = 0;
pub const I2C_OAR1_OA1_Msk: u32 = 0x3FF << I2C_OAR1_OA1_Pos;
pub const I2C_OAR1_OA1: u32 = I2C_OAR1_OA1_Msk;
pub const I2C_OAR1_OA1MODE_Pos: u32 = 10;
pub const I2C_OAR1_OA1MODE_Msk: u32 = 0x1 << I2C_OAR1_OA1MODE_Pos;
pub const I2C_OAR1_OA1MODE: u32 = I2C_OAR1_OA1MODE_Msk;
pub const I2C_OAR1_OA1EN_Pos: u32 = 15;
pub const I2C_OAR1_OA1EN_Msk: u32 = 0x1 << I2C_OAR1_OA1EN_Pos;
pub const I2C_OAR1_OA1EN: u32 = I2C_OAR1_OA1EN_Msk;
pub const I2C_OAR2_OA2_Pos: u32 = 1;
pub const I2C_OAR2_OA2_Msk: u32 = 0x7F << I2C_OAR2_OA2_Pos;
pub const I2C_OAR2_OA2: u32 = I2C_OAR2_OA2_Msk;
pub const I2C_OAR2_OA2MSK_Pos: u32 = 8;
pub const I2C_OAR2_OA2MSK_Msk: u32 = 0x7 << I2C_OAR2_OA2MSK_Pos;
pub const I2C_OAR2_OA2MSK: u32 = I2C_OAR2_OA2MSK_Msk;
pub const I2C_OAR2_OA2NOMASK: u32 = 0;
pub const I2C_OAR2_OA2MASK01_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK01_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK01_Pos;
pub const I2C_OAR2_OA2MASK01: u32 = I2C_OAR2_OA2MASK01_Msk;
pub const I2C_OAR2_OA2MASK02_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK02_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK02_Pos;
pub const I2C_OAR2_OA2MASK02: u32 = I2C_OAR2_OA2MASK02_Msk;
pub const I2C_OAR2_OA2MASK03_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK03_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK03_Pos;
pub const I2C_OAR2_OA2MASK03: u32 = I2C_OAR2_OA2MASK03_Msk;
pub const I2C_OAR2_OA2MASK04_Pos: u32 = 10;
pub const I2C_OAR2_OA2MASK04_Msk: u32 = 0x1 << I2C_OAR2_OA2MASK04_Pos;
pub const I2C_OAR2_OA2MASK04: u32 = I2C_OAR2_OA2MASK04_Msk;
pub const I2C_OAR2_OA2MASK05_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK05_Msk: u32 = 0x5 << I2C_OAR2_OA2MASK05_Pos;
pub const I2C_OAR2_OA2MASK05: u32 = I2C_OAR2_OA2MASK05_Msk;
pub const I2C_OAR2_OA2MASK06_Pos: u32 = 9;
pub const I2C_OAR2_OA2MASK06_Msk: u32 = 0x3 << I2C_OAR2_OA2MASK06_Pos;
pub const I2C_OAR2_OA2MASK06: u32 = I2C_OAR2_OA2MASK06_Msk;
pub const I2C_OAR2_OA2MASK07_Pos: u32 = 8;
pub const I2C_OAR2_OA2MASK07_Msk: u32 = 0x7 << I2C_OAR2_OA2MASK07_Pos;
pub const I2C_OAR2_OA2MASK07: u32 = I2C_OAR2_OA2MASK07_Msk;
pub const I2C_OAR2_OA2EN_Pos: u32 = 15;
pub const I2C_OAR2_OA2EN_Msk: u32 = 0x1 << I2C_OAR2_OA2EN_Pos;
pub const I2C_OAR2_OA2EN: u32 = I2C_OAR2_OA2EN_Msk;
pub const I2C_TIMINGR_SCLL_Pos: u32 = 0;
pub const I2C_TIMINGR_SCLL_Msk: u32 = 0xFF << I2C_TIMINGR_SCLL_Pos;
pub const I2C_TIMINGR_SCLL: u32 = I2C_TIMINGR_SCLL_Msk;
pub const I2C_TIMINGR_SCLH_Pos: u32 = 8;
pub const I2C_TIMINGR_SCLH_Msk: u32 = 0xFF << I2C_TIMINGR_SCLH_Pos;
pub const I2C_TIMINGR_SCLH: u32 = I2C_TIMINGR_SCLH_Msk;
pub const I2C_TIMINGR_SDADEL_Pos: u32 = 16;
pub const I2C_TIMINGR_SDADEL_Msk: u32 = 0xF << I2C_TIMINGR_SDADEL_Pos;
pub const I2C_TIMINGR_SDADEL: u32 = I2C_TIMINGR_SDADEL_Msk;
pub const I2C_TIMINGR_SCLDEL_Pos: u32 = 20;
pub const I2C_TIMINGR_SCLDEL_Msk: u32 = 0xF << I2C_TIMINGR_SCLDEL_Pos;
pub const I2C_TIMINGR_SCLDEL: u32 = I2C_TIMINGR_SCLDEL_Msk;
pub const I2C_TIMINGR_PRESC_Pos: u32 = 28;
pub const I2C_TIMINGR_PRESC_Msk: u32 = 0xF << I2C_TIMINGR_PRESC_Pos;
pub const I2C_TIMINGR_PRESC: u32 = I2C_TIMINGR_PRESC_Msk;
pub const I2C_TIMEOUTR_TIMEOUTA_Pos: u32 = 0;
pub const I2C_TIMEOUTR_TIMEOUTA_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTA_Pos;
pub const I2C_TIMEOUTR_TIMEOUTA: u32 = I2C_TIMEOUTR_TIMEOUTA_Msk;
pub const I2C_TIMEOUTR_TIDLE_Pos: u32 = 12;
pub const I2C_TIMEOUTR_TIDLE_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIDLE_Pos;
pub const I2C_TIMEOUTR_TIDLE: u32 = I2C_TIMEOUTR_TIDLE_Msk;
pub const I2C_TIMEOUTR_TIMOUTEN_Pos: u32 = 15;
pub const I2C_TIMEOUTR_TIMOUTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TIMOUTEN_Pos;
pub const I2C_TIMEOUTR_TIMOUTEN: u32 = I2C_TIMEOUTR_TIMOUTEN_Msk;
pub const I2C_TIMEOUTR_TIMEOUTB_Pos: u32 = 16;
pub const I2C_TIMEOUTR_TIMEOUTB_Msk: u32 = 0xFFF << I2C_TIMEOUTR_TIMEOUTB_Pos;
pub const I2C_TIMEOUTR_TIMEOUTB: u32 = I2C_TIMEOUTR_TIMEOUTB_Msk;
pub const I2C_TIMEOUTR_TEXTEN_Pos: u32 = 31;
pub const I2C_TIMEOUTR_TEXTEN_Msk: u32 = 0x1 << I2C_TIMEOUTR_TEXTEN_Pos;
pub const I2C_TIMEOUTR_TEXTEN: u32 = I2C_TIMEOUTR_TEXTEN_Msk;
pub const I2C_ISR_TXE_Pos: u32 = 0;
pub const I2C_ISR_TXE_Msk: u32 = 0x1 << I2C_ISR_TXE_Pos;
pub const I2C_ISR_TXE: u32 = I2C_ISR_TXE_Msk;
pub const I2C_ISR_TXIS_Pos: u32 = 1;
pub const I2C_ISR_TXIS_Msk: u32 = 0x1 << I2C_ISR_TXIS_Pos;
pub const I2C_ISR_TXIS: u32 = I2C_ISR_TXIS_Msk;
pub const I2C_ISR_RXNE_Pos: u32 = 2;
pub const I2C_ISR_RXNE_Msk: u32 = 0x1 << I2C_ISR_RXNE_Pos;
pub const I2C_ISR_RXNE: u32 = I2C_ISR_RXNE_Msk;
pub const I2C_ISR_ADDR_Pos: u32 = 3;
pub const I2C_ISR_ADDR_Msk: u32 = 0x1 << I2C_ISR_ADDR_Pos;
pub const I2C_ISR_ADDR: u32 = I2C_ISR_ADDR_Msk;
pub const I2C_ISR_NACKF_Pos: u32 = 4;
pub const I2C_ISR_NACKF_Msk: u32 = 0x1 << I2C_ISR_NACKF_Pos;
pub const I2C_ISR_NACKF: u32 = I2C_ISR_NACKF_Msk;
pub const I2C_ISR_STOPF_Pos: u32 = 5;
pub const I2C_ISR_STOPF_Msk: u32 = 0x1 << I2C_ISR_STOPF_Pos;
pub const I2C_ISR_STOPF: u32 = I2C_ISR_STOPF_Msk;
pub const I2C_ISR_TC_Pos: u32 = 6;
pub const I2C_ISR_TC_Msk: u32 = 0x1 << I2C_ISR_TC_Pos;
pub const I2C_ISR_TC: u32 = I2C_ISR_TC_Msk;
pub const I2C_ISR_TCR_Pos: u32 = 7;
pub const I2C_ISR_TCR_Msk: u32 = 0x1 << I2C_ISR_TCR_Pos;
pub const I2C_ISR_TCR: u32 = I2C_ISR_TCR_Msk;
pub const I2C_ISR_BERR_Pos: u32 = 8;
pub const I2C_ISR_BERR_Msk: u32 = 0x1 << I2C_ISR_BERR_Pos;
pub const I2C_ISR_BERR: u32 = I2C_ISR_BERR_Msk;
pub const I2C_ISR_ARLO_Pos: u32 = 9;
pub const I2C_ISR_ARLO_Msk: u32 = 0x1 << I2C_ISR_ARLO_Pos;
pub const I2C_ISR_ARLO: u32 = I2C_ISR_ARLO_Msk;
pub const I2C_ISR_OVR_Pos: u32 = 10;
pub const I2C_ISR_OVR_Msk: u32 = 0x1 << I2C_ISR_OVR_Pos;
pub const I2C_ISR_OVR: u32 = I2C_ISR_OVR_Msk;
pub const I2C_ISR_PECERR_Pos: u32 = 11;
pub const I2C_ISR_PECERR_Msk: u32 = 0x1 << I2C_ISR_PECERR_Pos;
pub const I2C_ISR_PECERR: u32 = I2C_ISR_PECERR_Msk;
pub const I2C_ISR_TIMEOUT_Pos: u32 = 12;
pub const I2C_ISR_TIMEOUT_Msk: u32 = 0x1 << I2C_ISR_TIMEOUT_Pos;
pub const I2C_ISR_TIMEOUT: u32 = I2C_ISR_TIMEOUT_Msk;
pub const I2C_ISR_ALERT_Pos: u32 = 13;
pub const I2C_ISR_ALERT_Msk: u32 = 0x1 << I2C_ISR_ALERT_Pos;
pub const I2C_ISR_ALERT: u32 = I2C_ISR_ALERT_Msk;
pub const I2C_ISR_BUSY_Pos: u32 = 15;
pub const I2C_ISR_BUSY_Msk: u32 = 0x1 << I2C_ISR_BUSY_Pos;
pub const I2C_ISR_BUSY: u32 = I2C_ISR_BUSY_Msk;
pub const I2C_ISR_DIR_Pos: u32 = 16;
pub const I2C_ISR_DIR_Msk: u32 = 0x1 << I2C_ISR_DIR_Pos;
pub const I2C_ISR_DIR: u32 = I2C_ISR_DIR_Msk;
pub const I2C_ISR_ADDCODE_Pos: u32 = 17;
pub const I2C_ISR_ADDCODE_Msk: u32 = 0x7F << I2C_ISR_ADDCODE_Pos;
pub const I2C_ISR_ADDCODE: u32 = I2C_ISR_ADDCODE_Msk;
pub const I2C_ICR_ADDRCF_Pos: u32 = 3;
pub const I2C_ICR_ADDRCF_Msk: u32 = 0x1 << I2C_ICR_ADDRCF_Pos;
pub const I2C_ICR_ADDRCF: u32 = I2C_ICR_ADDRCF_Msk;
pub const I2C_ICR_NACKCF_Pos: u32 = 4;
pub const I2C_ICR_NACKCF_Msk: u32 = 0x1 << I2C_ICR_NACKCF_Pos;
pub const I2C_ICR_NACKCF: u32 = I2C_ICR_NACKCF_Msk;
pub const I2C_ICR_STOPCF_Pos: u32 = 5;
pub const I2C_ICR_STOPCF_Msk: u32 = 0x1 << I2C_ICR_STOPCF_Pos;
pub const I2C_ICR_STOPCF: u32 = I2C_ICR_STOPCF_Msk;
pub const I2C_ICR_BERRCF_Pos: u32 = 8;
pub const I2C_ICR_BERRCF_Msk: u32 = 0x1 << I2C_ICR_BERRCF_Pos;
pub const I2C_ICR_BERRCF: u32 = I2C_ICR_BERRCF_Msk;
pub const I2C_ICR_ARLOCF_Pos: u32 = 9;
pub const I2C_ICR_ARLOCF_Msk: u32 = 0x1 << I2C_ICR_ARLOCF_Pos;
pub const I2C_ICR_ARLOCF: u32 = I2C_ICR_ARLOCF_Msk;
pub const I2C_ICR_OVRCF_Pos: u32 = 10;
pub const I2C_ICR_OVRCF_Msk: u32 = 0x1 << I2C_ICR_OVRCF_Pos;
pub const I2C_ICR_OVRCF: u32 = I2C_ICR_OVRCF_Msk;
pub const I2C_ICR_PECCF_Pos: u32 = 11;
pub const I2C_ICR_PECCF_Msk: u32 = 0x1 << I2C_ICR_PECCF_Pos;
pub const I2C_ICR_PECCF: u32 = I2C_ICR_PECCF_Msk;
pub const I2C_ICR_TIMOUTCF_Pos: u32 = 12;
pub const I2C_ICR_TIMOUTCF_Msk: u32 = 0x1 << I2C_ICR_TIMOUTCF_Pos;
pub const I2C_ICR_TIMOUTCF: u32 = I2C_ICR_TIMOUTCF_Msk;
pub const I2C_ICR_ALERTCF_Pos: u32 = 13;
pub const I2C_ICR_ALERTCF_Msk: u32 = 0x1 << I2C_ICR_ALERTCF_Pos;
pub const I2C_ICR_ALERTCF: u32 = I2C_ICR_ALERTCF_Msk;
pub const I2C_PECR_PEC_Pos: u32 = 0;
pub const I2C_PECR_PEC_Msk: u32 = 0xFF << I2C_PECR_PEC_Pos;
pub const I2C_PECR_PEC: u32 = I2C_PECR_PEC_Msk;
pub const I2C_RXDR_RXDATA_Pos: u32 = 0;
pub const I2C_RXDR_RXDATA_Msk: u32 = 0xFF << I2C_RXDR_RXDATA_Pos;
pub const I2C_RXDR_RXDATA: u32 = I2C_RXDR_RXDATA_Msk;
pub const I2C_TXDR_TXDATA_Pos: u32 = 0;
pub const I2C_TXDR_TXDATA_Msk: u32 = 0xFF << I2C_TXDR_TXDATA_Pos;
pub const I2C_TXDR_TXDATA: u32 = I2C_TXDR_TXDATA_Msk;
pub const IWDG_KR_KEY_Pos: u32 = 0;
pub const IWDG_KR_KEY_Msk: u32 = 0xFFFF << IWDG_KR_KEY_Pos;
pub const IWDG_KR_KEY: u32 = IWDG_KR_KEY_Msk;
pub const IWDG_PR_PR_Pos: u32 = 0;
pub const IWDG_PR_PR_Msk: u32 = 0x7 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR: u32 = IWDG_PR_PR_Msk;
pub const IWDG_PR_PR_0: u32 = 0x1 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_1: u32 = 0x2 << IWDG_PR_PR_Pos;
pub const IWDG_PR_PR_2: u32 = 0x4 << IWDG_PR_PR_Pos;
pub const IWDG_RLR_RL_Pos: u32 = 0;
pub const IWDG_RLR_RL_Msk: u32 = 0xFFF << IWDG_RLR_RL_Pos;
pub const IWDG_RLR_RL: u32 = IWDG_RLR_RL_Msk;
pub const IWDG_SR_PVU_Pos: u32 = 0;
pub const IWDG_SR_PVU_Msk: u32 = 0x1 << IWDG_SR_PVU_Pos;
pub const IWDG_SR_PVU: u32 = IWDG_SR_PVU_Msk;
pub const IWDG_SR_RVU_Pos: u32 = 1;
pub const IWDG_SR_RVU_Msk: u32 = 0x1 << IWDG_SR_RVU_Pos;
pub const IWDG_SR_RVU: u32 = IWDG_SR_RVU_Msk;
pub const IWDG_SR_WVU_Pos: u32 = 2;
pub const IWDG_SR_WVU_Msk: u32 = 0x1 << IWDG_SR_WVU_Pos;
pub const IWDG_SR_WVU: u32 = IWDG_SR_WVU_Msk;
pub const IWDG_WINR_WIN_Pos: u32 = 0;
pub const IWDG_WINR_WIN_Msk: u32 = 0xFFF << IWDG_WINR_WIN_Pos;
pub const IWDG_WINR_WIN: u32 = IWDG_WINR_WIN_Msk;
pub const PWR_CR1_LPMS_Pos: u32 = 0;
pub const PWR_CR1_LPMS_Msk: u32 = 0x7 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS: u32 = PWR_CR1_LPMS_Msk;
pub const PWR_CR1_LPMS_0: u32 = 0x1 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS_1: u32 = 0x2 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_LPMS_2: u32 = 0x4 << PWR_CR1_LPMS_Pos;
pub const PWR_CR1_FPD_STOP_Pos: u32 = 3;
pub const PWR_CR1_FPD_STOP_Msk: u32 = 0x1 << PWR_CR1_FPD_STOP_Pos;
pub const PWR_CR1_FPD_STOP: u32 = PWR_CR1_FPD_STOP_Msk;
pub const PWR_CR1_FPD_LPRUN_Pos: u32 = 4;
pub const PWR_CR1_FPD_LPRUN_Msk: u32 = 0x1 << PWR_CR1_FPD_LPRUN_Pos;
pub const PWR_CR1_FPD_LPRUN: u32 = PWR_CR1_FPD_LPRUN_Msk;
pub const PWR_CR1_FPD_LPSLP_Pos: u32 = 5;
pub const PWR_CR1_FPD_LPSLP_Msk: u32 = 0x1 << PWR_CR1_FPD_LPSLP_Pos;
pub const PWR_CR1_FPD_LPSLP: u32 = PWR_CR1_FPD_LPSLP_Msk;
pub const PWR_CR1_DBP_Pos: u32 = 8;
pub const PWR_CR1_DBP_Msk: u32 = 0x1 << PWR_CR1_DBP_Pos;
pub const PWR_CR1_DBP: u32 = PWR_CR1_DBP_Msk;
pub const PWR_CR1_VOS_Pos: u32 = 9;
pub const PWR_CR1_VOS_Msk: u32 = 0x3 << PWR_CR1_VOS_Pos;
pub const PWR_CR1_VOS: u32 = PWR_CR1_VOS_Msk;
pub const PWR_CR1_VOS_0: u32 = 0x1 << PWR_CR1_VOS_Pos;
pub const PWR_CR1_VOS_1: u32 = 0x2 << PWR_CR1_VOS_Pos;
pub const PWR_CR1_LPR_Pos: u32 = 14;
pub const PWR_CR1_LPR_Msk: u32 = 0x1 << PWR_CR1_LPR_Pos;
pub const PWR_CR1_LPR: u32 = PWR_CR1_LPR_Msk;
pub const PWR_CR2_PVDE_Pos: u32 = 0;
pub const PWR_CR2_PVDE_Msk: u32 = 0x1 << PWR_CR2_PVDE_Pos;
pub const PWR_CR2_PVDE: u32 = PWR_CR2_PVDE_Msk;
pub const PWR_CR2_PVDFT_Pos: u32 = 1;
pub const PWR_CR2_PVDFT_Msk: u32 = 0x7 << PWR_CR2_PVDFT_Pos;
pub const PWR_CR2_PVDFT: u32 = PWR_CR2_PVDFT_Msk;
pub const PWR_CR2_PVDFT_0: u32 = 0x1 << PWR_CR2_PVDFT_Pos;
pub const PWR_CR2_PVDFT_1: u32 = 0x2 << PWR_CR2_PVDFT_Pos;
pub const PWR_CR2_PVDFT_2: u32 = 0x4 << PWR_CR2_PVDFT_Pos;
pub const PWR_CR2_PVDRT_Pos: u32 = 4;
pub const PWR_CR2_PVDRT_Msk: u32 = 0x7 << PWR_CR2_PVDRT_Pos;
pub const PWR_CR2_PVDRT: u32 = PWR_CR2_PVDRT_Msk;
pub const PWR_CR2_PVDRT_0: u32 = 0x1 << PWR_CR2_PVDRT_Pos;
pub const PWR_CR2_PVDRT_1: u32 = 0x2 << PWR_CR2_PVDRT_Pos;
pub const PWR_CR2_PVDRT_2: u32 = 0x4 << PWR_CR2_PVDRT_Pos;
pub const PWR_CR3_EWUP_Pos: u32 = 0;
pub const PWR_CR3_EWUP_Msk: u32 = 0x2B << PWR_CR3_EWUP_Pos;
pub const PWR_CR3_EWUP: u32 = PWR_CR3_EWUP_Msk;
pub const PWR_CR3_EWUP1_Pos: u32 = 0;
pub const PWR_CR3_EWUP1_Msk: u32 = 0x1 << PWR_CR3_EWUP1_Pos;
pub const PWR_CR3_EWUP1: u32 = PWR_CR3_EWUP1_Msk;
pub const PWR_CR3_EWUP2_Pos: u32 = 1;
pub const PWR_CR3_EWUP2_Msk: u32 = 0x1 << PWR_CR3_EWUP2_Pos;
pub const PWR_CR3_EWUP2: u32 = PWR_CR3_EWUP2_Msk;
pub const PWR_CR3_EWUP4_Pos: u32 = 3;
pub const PWR_CR3_EWUP4_Msk: u32 = 0x1 << PWR_CR3_EWUP4_Pos;
pub const PWR_CR3_EWUP4: u32 = PWR_CR3_EWUP4_Msk;
pub const PWR_CR3_EWUP6_Pos: u32 = 5;
pub const PWR_CR3_EWUP6_Msk: u32 = 0x1 << PWR_CR3_EWUP6_Pos;
pub const PWR_CR3_EWUP6: u32 = PWR_CR3_EWUP6_Msk;
pub const PWR_CR3_RRS_Pos: u32 = 8;
pub const PWR_CR3_RRS_Msk: u32 = 0x1 << PWR_CR3_RRS_Pos;
pub const PWR_CR3_RRS: u32 = PWR_CR3_RRS_Msk;
pub const PWR_CR3_ENB_ULP_Pos: u32 = 9;
pub const PWR_CR3_ENB_ULP_Msk: u32 = 0x1 << PWR_CR3_ENB_ULP_Pos;
pub const PWR_CR3_ENB_ULP: u32 = PWR_CR3_ENB_ULP_Msk;
pub const PWR_CR3_APC_Pos: u32 = 10;
pub const PWR_CR3_APC_Msk: u32 = 0x1 << PWR_CR3_APC_Pos;
pub const PWR_CR3_APC: u32 = PWR_CR3_APC_Msk;
pub const PWR_CR3_EIWUL_Pos: u32 = 15;
pub const PWR_CR3_EIWUL_Msk: u32 = 0x1 << PWR_CR3_EIWUL_Pos;
pub const PWR_CR3_EIWUL: u32 = PWR_CR3_EIWUL_Msk;
pub const PWR_CR4_WP_Pos: u32 = 0;
pub const PWR_CR4_WP_Msk: u32 = 0x2B << PWR_CR4_WP_Pos;
pub const PWR_CR4_WP: u32 = PWR_CR4_WP_Msk;
pub const PWR_CR4_WP1_Pos: u32 = 0;
pub const PWR_CR4_WP1_Msk: u32 = 0x1 << PWR_CR4_WP1_Pos;
pub const PWR_CR4_WP1: u32 = PWR_CR4_WP1_Msk;
pub const PWR_CR4_WP2_Pos: u32 = 1;
pub const PWR_CR4_WP2_Msk: u32 = 0x1 << PWR_CR4_WP2_Pos;
pub const PWR_CR4_WP2: u32 = PWR_CR4_WP2_Msk;
pub const PWR_CR4_WP4_Pos: u32 = 3;
pub const PWR_CR4_WP4_Msk: u32 = 0x1 << PWR_CR4_WP4_Pos;
pub const PWR_CR4_WP4: u32 = PWR_CR4_WP4_Msk;
pub const PWR_CR4_WP6_Pos: u32 = 5;
pub const PWR_CR4_WP6_Msk: u32 = 0x1 << PWR_CR4_WP6_Pos;
pub const PWR_CR4_WP6: u32 = PWR_CR4_WP6_Msk;
pub const PWR_CR4_VBE_Pos: u32 = 8;
pub const PWR_CR4_VBE_Msk: u32 = 0x1 << PWR_CR4_VBE_Pos;
pub const PWR_CR4_VBE: u32 = PWR_CR4_VBE_Msk;
pub const PWR_CR4_VBRS_Pos: u32 = 9;
pub const PWR_CR4_VBRS_Msk: u32 = 0x1 << PWR_CR4_VBRS_Pos;
pub const PWR_CR4_VBRS: u32 = PWR_CR4_VBRS_Msk;
pub const PWR_SR1_WUF_Pos: u32 = 0;
pub const PWR_SR1_WUF_Msk: u32 = 0x2B << PWR_SR1_WUF_Pos;
pub const PWR_SR1_WUF: u32 = PWR_SR1_WUF_Msk;
pub const PWR_SR1_WUF1_Pos: u32 = 0;
pub const PWR_SR1_WUF1_Msk: u32 = 0x1 << PWR_SR1_WUF1_Pos;
pub const PWR_SR1_WUF1: u32 = PWR_SR1_WUF1_Msk;
pub const PWR_SR1_WUF2_Pos: u32 = 1;
pub const PWR_SR1_WUF2_Msk: u32 = 0x1 << PWR_SR1_WUF2_Pos;
pub const PWR_SR1_WUF2: u32 = PWR_SR1_WUF2_Msk;
pub const PWR_SR1_WUF4_Pos: u32 = 3;
pub const PWR_SR1_WUF4_Msk: u32 = 0x1 << PWR_SR1_WUF4_Pos;
pub const PWR_SR1_WUF4: u32 = PWR_SR1_WUF4_Msk;
pub const PWR_SR1_WUF6_Pos: u32 = 5;
pub const PWR_SR1_WUF6_Msk: u32 = 0x1 << PWR_SR1_WUF6_Pos;
pub const PWR_SR1_WUF6: u32 = PWR_SR1_WUF6_Msk;
pub const PWR_SR1_SBF_Pos: u32 = 8;
pub const PWR_SR1_SBF_Msk: u32 = 0x1 << PWR_SR1_SBF_Pos;
pub const PWR_SR1_SBF: u32 = PWR_SR1_SBF_Msk;
pub const PWR_SR1_WUFI_Pos: u32 = 15;
pub const PWR_SR1_WUFI_Msk: u32 = 0x1 << PWR_SR1_WUFI_Pos;
pub const PWR_SR1_WUFI: u32 = PWR_SR1_WUFI_Msk;
pub const PWR_SR2_FLASH_RDY_Pos: u32 = 7;
pub const PWR_SR2_FLASH_RDY_Msk: u32 = 0x1 << PWR_SR2_FLASH_RDY_Pos;
pub const PWR_SR2_FLASH_RDY: u32 = PWR_SR2_FLASH_RDY_Msk;
pub const PWR_SR2_REGLPS_Pos: u32 = 8;
pub const PWR_SR2_REGLPS_Msk: u32 = 0x1 << PWR_SR2_REGLPS_Pos;
pub const PWR_SR2_REGLPS: u32 = PWR_SR2_REGLPS_Msk;
pub const PWR_SR2_REGLPF_Pos: u32 = 9;
pub const PWR_SR2_REGLPF_Msk: u32 = 0x1 << PWR_SR2_REGLPF_Pos;
pub const PWR_SR2_REGLPF: u32 = PWR_SR2_REGLPF_Msk;
pub const PWR_SR2_VOSF_Pos: u32 = 10;
pub const PWR_SR2_VOSF_Msk: u32 = 0x1 << PWR_SR2_VOSF_Pos;
pub const PWR_SR2_VOSF: u32 = PWR_SR2_VOSF_Msk;
pub const PWR_SR2_PVDO_Pos: u32 = 11;
pub const PWR_SR2_PVDO_Msk: u32 = 0x1 << PWR_SR2_PVDO_Pos;
pub const PWR_SR2_PVDO: u32 = PWR_SR2_PVDO_Msk;
pub const PWR_SCR_CWUF_Pos: u32 = 0;
pub const PWR_SCR_CWUF_Msk: u32 = 0x2B << PWR_SCR_CWUF_Pos;
pub const PWR_SCR_CWUF: u32 = PWR_SCR_CWUF_Msk;
pub const PWR_SCR_CWUF1_Pos: u32 = 0;
pub const PWR_SCR_CWUF1_Msk: u32 = 0x1 << PWR_SCR_CWUF1_Pos;
pub const PWR_SCR_CWUF1: u32 = PWR_SCR_CWUF1_Msk;
pub const PWR_SCR_CWUF2_Pos: u32 = 1;
pub const PWR_SCR_CWUF2_Msk: u32 = 0x1 << PWR_SCR_CWUF2_Pos;
pub const PWR_SCR_CWUF2: u32 = PWR_SCR_CWUF2_Msk;
pub const PWR_SCR_CWUF4_Pos: u32 = 3;
pub const PWR_SCR_CWUF4_Msk: u32 = 0x1 << PWR_SCR_CWUF4_Pos;
pub const PWR_SCR_CWUF4: u32 = PWR_SCR_CWUF4_Msk;
pub const PWR_SCR_CWUF6_Pos: u32 = 5;
pub const PWR_SCR_CWUF6_Msk: u32 = 0x1 << PWR_SCR_CWUF6_Pos;
pub const PWR_SCR_CWUF6: u32 = PWR_SCR_CWUF6_Msk;
pub const PWR_SCR_CSBF_Pos: u32 = 8;
pub const PWR_SCR_CSBF_Msk: u32 = 0x1 << PWR_SCR_CSBF_Pos;
pub const PWR_SCR_CSBF: u32 = PWR_SCR_CSBF_Msk;
pub const PWR_PUCRA_PU0_Pos: u32 = 0;
pub const PWR_PUCRA_PU0_Msk: u32 = 0x1 << PWR_PUCRA_PU0_Pos;
pub const PWR_PUCRA_PU0: u32 = PWR_PUCRA_PU0_Msk;
pub const PWR_PUCRA_PU1_Pos: u32 = 1;
pub const PWR_PUCRA_PU1_Msk: u32 = 0x1 << PWR_PUCRA_PU1_Pos;
pub const PWR_PUCRA_PU1: u32 = PWR_PUCRA_PU1_Msk;
pub const PWR_PUCRA_PU2_Pos: u32 = 2;
pub const PWR_PUCRA_PU2_Msk: u32 = 0x1 << PWR_PUCRA_PU2_Pos;
pub const PWR_PUCRA_PU2: u32 = PWR_PUCRA_PU2_Msk;
pub const PWR_PUCRA_PU3_Pos: u32 = 3;
pub const PWR_PUCRA_PU3_Msk: u32 = 0x1 << PWR_PUCRA_PU3_Pos;
pub const PWR_PUCRA_PU3: u32 = PWR_PUCRA_PU3_Msk;
pub const PWR_PUCRA_PU4_Pos: u32 = 4;
pub const PWR_PUCRA_PU4_Msk: u32 = 0x1 << PWR_PUCRA_PU4_Pos;
pub const PWR_PUCRA_PU4: u32 = PWR_PUCRA_PU4_Msk;
pub const PWR_PUCRA_PU5_Pos: u32 = 5;
pub const PWR_PUCRA_PU5_Msk: u32 = 0x1 << PWR_PUCRA_PU5_Pos;
pub const PWR_PUCRA_PU5: u32 = PWR_PUCRA_PU5_Msk;
pub const PWR_PUCRA_PU6_Pos: u32 = 6;
pub const PWR_PUCRA_PU6_Msk: u32 = 0x1 << PWR_PUCRA_PU6_Pos;
pub const PWR_PUCRA_PU6: u32 = PWR_PUCRA_PU6_Msk;
pub const PWR_PUCRA_PU7_Pos: u32 = 7;
pub const PWR_PUCRA_PU7_Msk: u32 = 0x1 << PWR_PUCRA_PU7_Pos;
pub const PWR_PUCRA_PU7: u32 = PWR_PUCRA_PU7_Msk;
pub const PWR_PUCRA_PU8_Pos: u32 = 8;
pub const PWR_PUCRA_PU8_Msk: u32 = 0x1 << PWR_PUCRA_PU8_Pos;
pub const PWR_PUCRA_PU8: u32 = PWR_PUCRA_PU8_Msk;
pub const PWR_PUCRA_PU9_Pos: u32 = 9;
pub const PWR_PUCRA_PU9_Msk: u32 = 0x1 << PWR_PUCRA_PU9_Pos;
pub const PWR_PUCRA_PU9: u32 = PWR_PUCRA_PU9_Msk;
pub const PWR_PUCRA_PU10_Pos: u32 = 10;
pub const PWR_PUCRA_PU10_Msk: u32 = 0x1 << PWR_PUCRA_PU10_Pos;
pub const PWR_PUCRA_PU10: u32 = PWR_PUCRA_PU10_Msk;
pub const PWR_PUCRA_PU11_Pos: u32 = 11;
pub const PWR_PUCRA_PU11_Msk: u32 = 0x1 << PWR_PUCRA_PU11_Pos;
pub const PWR_PUCRA_PU11: u32 = PWR_PUCRA_PU11_Msk;
pub const PWR_PUCRA_PU12_Pos: u32 = 12;
pub const PWR_PUCRA_PU12_Msk: u32 = 0x1 << PWR_PUCRA_PU12_Pos;
pub const PWR_PUCRA_PU12: u32 = PWR_PUCRA_PU12_Msk;
pub const PWR_PUCRA_PU13_Pos: u32 = 13;
pub const PWR_PUCRA_PU13_Msk: u32 = 0x1 << PWR_PUCRA_PU13_Pos;
pub const PWR_PUCRA_PU13: u32 = PWR_PUCRA_PU13_Msk;
pub const PWR_PUCRA_PU14_Pos: u32 = 14;
pub const PWR_PUCRA_PU14_Msk: u32 = 0x1 << PWR_PUCRA_PU14_Pos;
pub const PWR_PUCRA_PU14: u32 = PWR_PUCRA_PU14_Msk;
pub const PWR_PUCRA_PU15_Pos: u32 = 15;
pub const PWR_PUCRA_PU15_Msk: u32 = 0x1 << PWR_PUCRA_PU15_Pos;
pub const PWR_PUCRA_PU15: u32 = PWR_PUCRA_PU15_Msk;
pub const PWR_PDCRA_PD0_Pos: u32 = 0;
pub const PWR_PDCRA_PD0_Msk: u32 = 0x1 << PWR_PDCRA_PD0_Pos;
pub const PWR_PDCRA_PD0: u32 = PWR_PDCRA_PD0_Msk;
pub const PWR_PDCRA_PD1_Pos: u32 = 1;
pub const PWR_PDCRA_PD1_Msk: u32 = 0x1 << PWR_PDCRA_PD1_Pos;
pub const PWR_PDCRA_PD1: u32 = PWR_PDCRA_PD1_Msk;
pub const PWR_PDCRA_PD2_Pos: u32 = 2;
pub const PWR_PDCRA_PD2_Msk: u32 = 0x1 << PWR_PDCRA_PD2_Pos;
pub const PWR_PDCRA_PD2: u32 = PWR_PDCRA_PD2_Msk;
pub const PWR_PDCRA_PD3_Pos: u32 = 3;
pub const PWR_PDCRA_PD3_Msk: u32 = 0x1 << PWR_PDCRA_PD3_Pos;
pub const PWR_PDCRA_PD3: u32 = PWR_PDCRA_PD3_Msk;
pub const PWR_PDCRA_PD4_Pos: u32 = 4;
pub const PWR_PDCRA_PD4_Msk: u32 = 0x1 << PWR_PDCRA_PD4_Pos;
pub const PWR_PDCRA_PD4: u32 = PWR_PDCRA_PD4_Msk;
pub const PWR_PDCRA_PD5_Pos: u32 = 5;
pub const PWR_PDCRA_PD5_Msk: u32 = 0x1 << PWR_PDCRA_PD5_Pos;
pub const PWR_PDCRA_PD5: u32 = PWR_PDCRA_PD5_Msk;
pub const PWR_PDCRA_PD6_Pos: u32 = 6;
pub const PWR_PDCRA_PD6_Msk: u32 = 0x1 << PWR_PDCRA_PD6_Pos;
pub const PWR_PDCRA_PD6: u32 = PWR_PDCRA_PD6_Msk;
pub const PWR_PDCRA_PD7_Pos: u32 = 7;
pub const PWR_PDCRA_PD7_Msk: u32 = 0x1 << PWR_PDCRA_PD7_Pos;
pub const PWR_PDCRA_PD7: u32 = PWR_PDCRA_PD7_Msk;
pub const PWR_PDCRA_PD8_Pos: u32 = 8;
pub const PWR_PDCRA_PD8_Msk: u32 = 0x1 << PWR_PDCRA_PD8_Pos;
pub const PWR_PDCRA_PD8: u32 = PWR_PDCRA_PD8_Msk;
pub const PWR_PDCRA_PD9_Pos: u32 = 9;
pub const PWR_PDCRA_PD9_Msk: u32 = 0x1 << PWR_PDCRA_PD9_Pos;
pub const PWR_PDCRA_PD9: u32 = PWR_PDCRA_PD9_Msk;
pub const PWR_PDCRA_PD10_Pos: u32 = 10;
pub const PWR_PDCRA_PD10_Msk: u32 = 0x1 << PWR_PDCRA_PD10_Pos;
pub const PWR_PDCRA_PD10: u32 = PWR_PDCRA_PD10_Msk;
pub const PWR_PDCRA_PD11_Pos: u32 = 11;
pub const PWR_PDCRA_PD11_Msk: u32 = 0x1 << PWR_PDCRA_PD11_Pos;
pub const PWR_PDCRA_PD11: u32 = PWR_PDCRA_PD11_Msk;
pub const PWR_PDCRA_PD12_Pos: u32 = 12;
pub const PWR_PDCRA_PD12_Msk: u32 = 0x1 << PWR_PDCRA_PD12_Pos;
pub const PWR_PDCRA_PD12: u32 = PWR_PDCRA_PD12_Msk;
pub const PWR_PDCRA_PD13_Pos: u32 = 13;
pub const PWR_PDCRA_PD13_Msk: u32 = 0x1 << PWR_PDCRA_PD13_Pos;
pub const PWR_PDCRA_PD13: u32 = PWR_PDCRA_PD13_Msk;
pub const PWR_PDCRA_PD14_Pos: u32 = 14;
pub const PWR_PDCRA_PD14_Msk: u32 = 0x1 << PWR_PDCRA_PD14_Pos;
pub const PWR_PDCRA_PD14: u32 = PWR_PDCRA_PD14_Msk;
pub const PWR_PDCRA_PD15_Pos: u32 = 15;
pub const PWR_PDCRA_PD15_Msk: u32 = 0x1 << PWR_PDCRA_PD15_Pos;
pub const PWR_PDCRA_PD15: u32 = PWR_PDCRA_PD15_Msk;
pub const PWR_PUCRB_PU0_Pos: u32 = 0;
pub const PWR_PUCRB_PU0_Msk: u32 = 0x1 << PWR_PUCRB_PU0_Pos;
pub const PWR_PUCRB_PU0: u32 = PWR_PUCRB_PU0_Msk;
pub const PWR_PUCRB_PU1_Pos: u32 = 1;
pub const PWR_PUCRB_PU1_Msk: u32 = 0x1 << PWR_PUCRB_PU1_Pos;
pub const PWR_PUCRB_PU1: u32 = PWR_PUCRB_PU1_Msk;
pub const PWR_PUCRB_PU2_Pos: u32 = 2;
pub const PWR_PUCRB_PU2_Msk: u32 = 0x1 << PWR_PUCRB_PU2_Pos;
pub const PWR_PUCRB_PU2: u32 = PWR_PUCRB_PU2_Msk;
pub const PWR_PUCRB_PU3_Pos: u32 = 3;
pub const PWR_PUCRB_PU3_Msk: u32 = 0x1 << PWR_PUCRB_PU3_Pos;
pub const PWR_PUCRB_PU3: u32 = PWR_PUCRB_PU3_Msk;
pub const PWR_PUCRB_PU4_Pos: u32 = 4;
pub const PWR_PUCRB_PU4_Msk: u32 = 0x1 << PWR_PUCRB_PU4_Pos;
pub const PWR_PUCRB_PU4: u32 = PWR_PUCRB_PU4_Msk;
pub const PWR_PUCRB_PU5_Pos: u32 = 5;
pub const PWR_PUCRB_PU5_Msk: u32 = 0x1 << PWR_PUCRB_PU5_Pos;
pub const PWR_PUCRB_PU5: u32 = PWR_PUCRB_PU5_Msk;
pub const PWR_PUCRB_PU6_Pos: u32 = 6;
pub const PWR_PUCRB_PU6_Msk: u32 = 0x1 << PWR_PUCRB_PU6_Pos;
pub const PWR_PUCRB_PU6: u32 = PWR_PUCRB_PU6_Msk;
pub const PWR_PUCRB_PU7_Pos: u32 = 7;
pub const PWR_PUCRB_PU7_Msk: u32 = 0x1 << PWR_PUCRB_PU7_Pos;
pub const PWR_PUCRB_PU7: u32 = PWR_PUCRB_PU7_Msk;
pub const PWR_PUCRB_PU8_Pos: u32 = 8;
pub const PWR_PUCRB_PU8_Msk: u32 = 0x1 << PWR_PUCRB_PU8_Pos;
pub const PWR_PUCRB_PU8: u32 = PWR_PUCRB_PU8_Msk;
pub const PWR_PUCRB_PU9_Pos: u32 = 9;
pub const PWR_PUCRB_PU9_Msk: u32 = 0x1 << PWR_PUCRB_PU9_Pos;
pub const PWR_PUCRB_PU9: u32 = PWR_PUCRB_PU9_Msk;
pub const PWR_PUCRB_PU10_Pos: u32 = 10;
pub const PWR_PUCRB_PU10_Msk: u32 = 0x1 << PWR_PUCRB_PU10_Pos;
pub const PWR_PUCRB_PU10: u32 = PWR_PUCRB_PU10_Msk;
pub const PWR_PUCRB_PU11_Pos: u32 = 11;
pub const PWR_PUCRB_PU11_Msk: u32 = 0x1 << PWR_PUCRB_PU11_Pos;
pub const PWR_PUCRB_PU11: u32 = PWR_PUCRB_PU11_Msk;
pub const PWR_PUCRB_PU12_Pos: u32 = 12;
pub const PWR_PUCRB_PU12_Msk: u32 = 0x1 << PWR_PUCRB_PU12_Pos;
pub const PWR_PUCRB_PU12: u32 = PWR_PUCRB_PU12_Msk;
pub const PWR_PUCRB_PU13_Pos: u32 = 13;
pub const PWR_PUCRB_PU13_Msk: u32 = 0x1 << PWR_PUCRB_PU13_Pos;
pub const PWR_PUCRB_PU13: u32 = PWR_PUCRB_PU13_Msk;
pub const PWR_PUCRB_PU14_Pos: u32 = 14;
pub const PWR_PUCRB_PU14_Msk: u32 = 0x1 << PWR_PUCRB_PU14_Pos;
pub const PWR_PUCRB_PU14: u32 = PWR_PUCRB_PU14_Msk;
pub const PWR_PUCRB_PU15_Pos: u32 = 15;
pub const PWR_PUCRB_PU15_Msk: u32 = 0x1 << PWR_PUCRB_PU15_Pos;
pub const PWR_PUCRB_PU15: u32 = PWR_PUCRB_PU15_Msk;
pub const PWR_PDCRB_PD0_Pos: u32 = 0;
pub const PWR_PDCRB_PD0_Msk: u32 = 0x1 << PWR_PDCRB_PD0_Pos;
pub const PWR_PDCRB_PD0: u32 = PWR_PDCRB_PD0_Msk;
pub const PWR_PDCRB_PD1_Pos: u32 = 1;
pub const PWR_PDCRB_PD1_Msk: u32 = 0x1 << PWR_PDCRB_PD1_Pos;
pub const PWR_PDCRB_PD1: u32 = PWR_PDCRB_PD1_Msk;
pub const PWR_PDCRB_PD2_Pos: u32 = 2;
pub const PWR_PDCRB_PD2_Msk: u32 = 0x1 << PWR_PDCRB_PD2_Pos;
pub const PWR_PDCRB_PD2: u32 = PWR_PDCRB_PD2_Msk;
pub const PWR_PDCRB_PD3_Pos: u32 = 3;
pub const PWR_PDCRB_PD3_Msk: u32 = 0x1 << PWR_PDCRB_PD3_Pos;
pub const PWR_PDCRB_PD3: u32 = PWR_PDCRB_PD3_Msk;
pub const PWR_PDCRB_PD4_Pos: u32 = 4;
pub const PWR_PDCRB_PD4_Msk: u32 = 0x1 << PWR_PDCRB_PD4_Pos;
pub const PWR_PDCRB_PD4: u32 = PWR_PDCRB_PD4_Msk;
pub const PWR_PDCRB_PD5_Pos: u32 = 5;
pub const PWR_PDCRB_PD5_Msk: u32 = 0x1 << PWR_PDCRB_PD5_Pos;
pub const PWR_PDCRB_PD5: u32 = PWR_PDCRB_PD5_Msk;
pub const PWR_PDCRB_PD6_Pos: u32 = 6;
pub const PWR_PDCRB_PD6_Msk: u32 = 0x1 << PWR_PDCRB_PD6_Pos;
pub const PWR_PDCRB_PD6: u32 = PWR_PDCRB_PD6_Msk;
pub const PWR_PDCRB_PD7_Pos: u32 = 7;
pub const PWR_PDCRB_PD7_Msk: u32 = 0x1 << PWR_PDCRB_PD7_Pos;
pub const PWR_PDCRB_PD7: u32 = PWR_PDCRB_PD7_Msk;
pub const PWR_PDCRB_PD8_Pos: u32 = 8;
pub const PWR_PDCRB_PD8_Msk: u32 = 0x1 << PWR_PDCRB_PD8_Pos;
pub const PWR_PDCRB_PD8: u32 = PWR_PDCRB_PD8_Msk;
pub const PWR_PDCRB_PD9_Pos: u32 = 9;
pub const PWR_PDCRB_PD9_Msk: u32 = 0x1 << PWR_PDCRB_PD9_Pos;
pub const PWR_PDCRB_PD9: u32 = PWR_PDCRB_PD9_Msk;
pub const PWR_PDCRB_PD10_Pos: u32 = 10;
pub const PWR_PDCRB_PD10_Msk: u32 = 0x1 << PWR_PDCRB_PD10_Pos;
pub const PWR_PDCRB_PD10: u32 = PWR_PDCRB_PD10_Msk;
pub const PWR_PDCRB_PD11_Pos: u32 = 11;
pub const PWR_PDCRB_PD11_Msk: u32 = 0x1 << PWR_PDCRB_PD11_Pos;
pub const PWR_PDCRB_PD11: u32 = PWR_PDCRB_PD11_Msk;
pub const PWR_PDCRB_PD12_Pos: u32 = 12;
pub const PWR_PDCRB_PD12_Msk: u32 = 0x1 << PWR_PDCRB_PD12_Pos;
pub const PWR_PDCRB_PD12: u32 = PWR_PDCRB_PD12_Msk;
pub const PWR_PDCRB_PD13_Pos: u32 = 13;
pub const PWR_PDCRB_PD13_Msk: u32 = 0x1 << PWR_PDCRB_PD13_Pos;
pub const PWR_PDCRB_PD13: u32 = PWR_PDCRB_PD13_Msk;
pub const PWR_PDCRB_PD14_Pos: u32 = 14;
pub const PWR_PDCRB_PD14_Msk: u32 = 0x1 << PWR_PDCRB_PD14_Pos;
pub const PWR_PDCRB_PD14: u32 = PWR_PDCRB_PD14_Msk;
pub const PWR_PDCRB_PD15_Pos: u32 = 15;
pub const PWR_PDCRB_PD15_Msk: u32 = 0x1 << PWR_PDCRB_PD15_Pos;
pub const PWR_PDCRB_PD15: u32 = PWR_PDCRB_PD15_Msk;
pub const PWR_PUCRC_PU6_Pos: u32 = 6;
pub const PWR_PUCRC_PU6_Msk: u32 = 0x1 << PWR_PUCRC_PU6_Pos;
pub const PWR_PUCRC_PU6: u32 = PWR_PUCRC_PU6_Msk;
pub const PWR_PUCRC_PU7_Pos: u32 = 7;
pub const PWR_PUCRC_PU7_Msk: u32 = 0x1 << PWR_PUCRC_PU7_Pos;
pub const PWR_PUCRC_PU7: u32 = PWR_PUCRC_PU7_Msk;
pub const PWR_PUCRC_PU13_Pos: u32 = 13;
pub const PWR_PUCRC_PU13_Msk: u32 = 0x1 << PWR_PUCRC_PU13_Pos;
pub const PWR_PUCRC_PU13: u32 = PWR_PUCRC_PU13_Msk;
pub const PWR_PUCRC_PU14_Pos: u32 = 14;
pub const PWR_PUCRC_PU14_Msk: u32 = 0x1 << PWR_PUCRC_PU14_Pos;
pub const PWR_PUCRC_PU14: u32 = PWR_PUCRC_PU14_Msk;
pub const PWR_PUCRC_PU15_Pos: u32 = 15;
pub const PWR_PUCRC_PU15_Msk: u32 = 0x1 << PWR_PUCRC_PU15_Pos;
pub const PWR_PUCRC_PU15: u32 = PWR_PUCRC_PU15_Msk;
pub const PWR_PDCRC_PD6_Pos: u32 = 6;
pub const PWR_PDCRC_PD6_Msk: u32 = 0x1 << PWR_PDCRC_PD6_Pos;
pub const PWR_PDCRC_PD6: u32 = PWR_PDCRC_PD6_Msk;
pub const PWR_PDCRC_PD7_Pos: u32 = 7;
pub const PWR_PDCRC_PD7_Msk: u32 = 0x1 << PWR_PDCRC_PD7_Pos;
pub const PWR_PDCRC_PD7: u32 = PWR_PDCRC_PD7_Msk;
pub const PWR_PDCRC_PD13_Pos: u32 = 13;
pub const PWR_PDCRC_PD13_Msk: u32 = 0x1 << PWR_PDCRC_PD13_Pos;
pub const PWR_PDCRC_PD13: u32 = PWR_PDCRC_PD13_Msk;
pub const PWR_PDCRC_PD14_Pos: u32 = 14;
pub const PWR_PDCRC_PD14_Msk: u32 = 0x1 << PWR_PDCRC_PD14_Pos;
pub const PWR_PDCRC_PD14: u32 = PWR_PDCRC_PD14_Msk;
pub const PWR_PDCRC_PD15_Pos: u32 = 15;
pub const PWR_PDCRC_PD15_Msk: u32 = 0x1 << PWR_PDCRC_PD15_Pos;
pub const PWR_PDCRC_PD15: u32 = PWR_PDCRC_PD15_Msk;
pub const PWR_PUCRD_PU0_Pos: u32 = 0;
pub const PWR_PUCRD_PU0_Msk: u32 = 0x1 << PWR_PUCRD_PU0_Pos;
pub const PWR_PUCRD_PU0: u32 = PWR_PUCRD_PU0_Msk;
pub const PWR_PUCRD_PU1_Pos: u32 = 1;
pub const PWR_PUCRD_PU1_Msk: u32 = 0x1 << PWR_PUCRD_PU1_Pos;
pub const PWR_PUCRD_PU1: u32 = PWR_PUCRD_PU1_Msk;
pub const PWR_PUCRD_PU2_Pos: u32 = 2;
pub const PWR_PUCRD_PU2_Msk: u32 = 0x1 << PWR_PUCRD_PU2_Pos;
pub const PWR_PUCRD_PU2: u32 = PWR_PUCRD_PU2_Msk;
pub const PWR_PUCRD_PU3_Pos: u32 = 3;
pub const PWR_PUCRD_PU3_Msk: u32 = 0x1 << PWR_PUCRD_PU3_Pos;
pub const PWR_PUCRD_PU3: u32 = PWR_PUCRD_PU3_Msk;
pub const PWR_PDCRD_PD0_Pos: u32 = 0;
pub const PWR_PDCRD_PD0_Msk: u32 = 0x1 << PWR_PDCRD_PD0_Pos;
pub const PWR_PDCRD_PD0: u32 = PWR_PDCRD_PD0_Msk;
pub const PWR_PDCRD_PD1_Pos: u32 = 1;
pub const PWR_PDCRD_PD1_Msk: u32 = 0x1 << PWR_PDCRD_PD1_Pos;
pub const PWR_PDCRD_PD1: u32 = PWR_PDCRD_PD1_Msk;
pub const PWR_PDCRD_PD2_Pos: u32 = 2;
pub const PWR_PDCRD_PD2_Msk: u32 = 0x1 << PWR_PDCRD_PD2_Pos;
pub const PWR_PDCRD_PD2: u32 = PWR_PDCRD_PD2_Msk;
pub const PWR_PDCRD_PD3_Pos: u32 = 3;
pub const PWR_PDCRD_PD3_Msk: u32 = 0x1 << PWR_PDCRD_PD3_Pos;
pub const PWR_PDCRD_PD3: u32 = PWR_PDCRD_PD3_Msk;
pub const PWR_PUCRF_PU0_Pos: u32 = 0;
pub const PWR_PUCRF_PU0_Msk: u32 = 0x1 << PWR_PUCRF_PU0_Pos;
pub const PWR_PUCRF_PU0: u32 = PWR_PUCRF_PU0_Msk;
pub const PWR_PUCRF_PU1_Pos: u32 = 1;
pub const PWR_PUCRF_PU1_Msk: u32 = 0x1 << PWR_PUCRF_PU1_Pos;
pub const PWR_PUCRF_PU1: u32 = PWR_PUCRF_PU1_Msk;
pub const PWR_PUCRF_PU2_Pos: u32 = 2;
pub const PWR_PUCRF_PU2_Msk: u32 = 0x1 << PWR_PUCRF_PU2_Pos;
pub const PWR_PUCRF_PU2: u32 = PWR_PUCRF_PU2_Msk;
pub const PWR_PDCRF_PD0_Pos: u32 = 0;
pub const PWR_PDCRF_PD0_Msk: u32 = 0x1 << PWR_PDCRF_PD0_Pos;
pub const PWR_PDCRF_PD0: u32 = PWR_PDCRF_PD0_Msk;
pub const PWR_PDCRF_PD1_Pos: u32 = 1;
pub const PWR_PDCRF_PD1_Msk: u32 = 0x1 << PWR_PDCRF_PD1_Pos;
pub const PWR_PDCRF_PD1: u32 = PWR_PDCRF_PD1_Msk;
pub const PWR_PDCRF_PD2_Pos: u32 = 2;
pub const PWR_PDCRF_PD2_Msk: u32 = 0x1 << PWR_PDCRF_PD2_Pos;
pub const PWR_PDCRF_PD2: u32 = PWR_PDCRF_PD2_Msk;
pub const RCC_CR_HSION_Pos: u32 = 8;
pub const RCC_CR_HSION_Msk: u32 = 0x1 << RCC_CR_HSION_Pos;
pub const RCC_CR_HSION: u32 = RCC_CR_HSION_Msk;
pub const RCC_CR_HSIKERON_Pos: u32 = 9;
pub const RCC_CR_HSIKERON_Msk: u32 = 0x1 << RCC_CR_HSIKERON_Pos;
pub const RCC_CR_HSIKERON: u32 = RCC_CR_HSIKERON_Msk;
pub const RCC_CR_HSIRDY_Pos: u32 = 10;
pub const RCC_CR_HSIRDY_Msk: u32 = 0x1 << RCC_CR_HSIRDY_Pos;
pub const RCC_CR_HSIRDY: u32 = RCC_CR_HSIRDY_Msk;
pub const RCC_CR_HSIDIV_Pos: u32 = 11;
pub const RCC_CR_HSIDIV_Msk: u32 = 0x7 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV: u32 = RCC_CR_HSIDIV_Msk;
pub const RCC_CR_HSIDIV_0: u32 = 0x1 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV_1: u32 = 0x2 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSIDIV_2: u32 = 0x4 << RCC_CR_HSIDIV_Pos;
pub const RCC_CR_HSEON_Pos: u32 = 16;
pub const RCC_CR_HSEON_Msk: u32 = 0x1 << RCC_CR_HSEON_Pos;
pub const RCC_CR_HSEON: u32 = RCC_CR_HSEON_Msk;
pub const RCC_CR_HSERDY_Pos: u32 = 17;
pub const RCC_CR_HSERDY_Msk: u32 = 0x1 << RCC_CR_HSERDY_Pos;
pub const RCC_CR_HSERDY: u32 = RCC_CR_HSERDY_Msk;
pub const RCC_CR_HSEBYP_Pos: u32 = 18;
pub const RCC_CR_HSEBYP_Msk: u32 = 0x1 << RCC_CR_HSEBYP_Pos;
pub const RCC_CR_HSEBYP: u32 = RCC_CR_HSEBYP_Msk;
pub const RCC_CR_CSSON_Pos: u32 = 19;
pub const RCC_CR_CSSON_Msk: u32 = 0x1 << RCC_CR_CSSON_Pos;
pub const RCC_CR_CSSON: u32 = RCC_CR_CSSON_Msk;
pub const RCC_CR_PLLON_Pos: u32 = 24;
pub const RCC_CR_PLLON_Msk: u32 = 0x1 << RCC_CR_PLLON_Pos;
pub const RCC_CR_PLLON: u32 = RCC_CR_PLLON_Msk;
pub const RCC_CR_PLLRDY_Pos: u32 = 25;
pub const RCC_CR_PLLRDY_Msk: u32 = 0x1 << RCC_CR_PLLRDY_Pos;
pub const RCC_CR_PLLRDY: u32 = RCC_CR_PLLRDY_Msk;
pub const RCC_ICSCR_HSICAL_Pos: u32 = 0;
pub const RCC_ICSCR_HSICAL_Msk: u32 = 0xFF << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL: u32 = RCC_ICSCR_HSICAL_Msk;
pub const RCC_ICSCR_HSICAL_0: u32 = 0x01 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_1: u32 = 0x02 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_2: u32 = 0x04 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_3: u32 = 0x08 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_4: u32 = 0x10 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_5: u32 = 0x20 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_6: u32 = 0x40 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSICAL_7: u32 = 0x80 << RCC_ICSCR_HSICAL_Pos;
pub const RCC_ICSCR_HSITRIM_Pos: u32 = 8;
pub const RCC_ICSCR_HSITRIM_Msk: u32 = 0x7F << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM: u32 = RCC_ICSCR_HSITRIM_Msk;
pub const RCC_ICSCR_HSITRIM_0: u32 = 0x01 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_1: u32 = 0x02 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_2: u32 = 0x04 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_3: u32 = 0x08 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_4: u32 = 0x10 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_5: u32 = 0x20 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_ICSCR_HSITRIM_6: u32 = 0x40 << RCC_ICSCR_HSITRIM_Pos;
pub const RCC_CFGR_SW_Pos: u32 = 0;
pub const RCC_CFGR_SW_Msk: u32 = 0x7 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW: u32 = RCC_CFGR_SW_Msk;
pub const RCC_CFGR_SW_0: u32 = 0x1 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_1: u32 = 0x2 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SW_2: u32 = 0x4 << RCC_CFGR_SW_Pos;
pub const RCC_CFGR_SWS_Pos: u32 = 3;
pub const RCC_CFGR_SWS_Msk: u32 = 0x7 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS: u32 = RCC_CFGR_SWS_Msk;
pub const RCC_CFGR_SWS_0: u32 = 0x1 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_1: u32 = 0x2 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_2: u32 = 0x4 << RCC_CFGR_SWS_Pos;
pub const RCC_CFGR_SWS_HSISYS: u32 = 0x00000000;
pub const RCC_CFGR_SWS_HSE: u32 = 0x00000008;
pub const RCC_CFGR_SWS_PLLRCLK: u32 = 0x00000010;
pub const RCC_CFGR_SWS_LSI: u32 = 0x00000018;
pub const RCC_CFGR_SWS_LSE: u32 = 0x00000100;
pub const RCC_CFGR_HPRE_Pos: u32 = 8;
pub const RCC_CFGR_HPRE_Msk: u32 = 0xF << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE: u32 = RCC_CFGR_HPRE_Msk;
pub const RCC_CFGR_HPRE_0: u32 = 0x1 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_1: u32 = 0x2 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_2: u32 = 0x4 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_HPRE_3: u32 = 0x8 << RCC_CFGR_HPRE_Pos;
pub const RCC_CFGR_PPRE_Pos: u32 = 12;
pub const RCC_CFGR_PPRE_Msk: u32 = 0x7 << RCC_CFGR_PPRE_Pos;
pub const RCC_CFGR_PPRE: u32 = RCC_CFGR_PPRE_Msk;
pub const RCC_CFGR_PPRE_0: u32 = 0x1 << RCC_CFGR_PPRE_Pos;
pub const RCC_CFGR_PPRE_1: u32 = 0x2 << RCC_CFGR_PPRE_Pos;
pub const RCC_CFGR_PPRE_2: u32 = 0x4 << RCC_CFGR_PPRE_Pos;
pub const RCC_CFGR_MCOSEL_Pos: u32 = 24;
pub const RCC_CFGR_MCOSEL_Msk: u32 = 0x7 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL: u32 = RCC_CFGR_MCOSEL_Msk;
pub const RCC_CFGR_MCOSEL_0: u32 = 0x1 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL_1: u32 = 0x2 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOSEL_2: u32 = 0x4 << RCC_CFGR_MCOSEL_Pos;
pub const RCC_CFGR_MCOPRE_Pos: u32 = 28;
pub const RCC_CFGR_MCOPRE_Msk: u32 = 0x7 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE: u32 = RCC_CFGR_MCOPRE_Msk;
pub const RCC_CFGR_MCOPRE_0: u32 = 0x1 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_1: u32 = 0x2 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_CFGR_MCOPRE_2: u32 = 0x4 << RCC_CFGR_MCOPRE_Pos;
pub const RCC_PLLCFGR_PLLSRC_Pos: u32 = 0;
pub const RCC_PLLCFGR_PLLSRC_Msk: u32 = 0x3 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLSRC: u32 = RCC_PLLCFGR_PLLSRC_Msk;
pub const RCC_PLLCFGR_PLLSRC_0: u32 = 0x1 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLSRC_1: u32 = 0x2 << RCC_PLLCFGR_PLLSRC_Pos;
pub const RCC_PLLCFGR_PLLSRC_NONE: u32 = 0x00000000;
pub const RCC_PLLCFGR_PLLSRC_HSI_Pos: u32 = 1;
pub const RCC_PLLCFGR_PLLSRC_HSI_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLSRC_HSI_Pos;
pub const RCC_PLLCFGR_PLLSRC_HSI: u32 = RCC_PLLCFGR_PLLSRC_HSI_Msk;
pub const RCC_PLLCFGR_PLLSRC_HSE_Pos: u32 = 0;
pub const RCC_PLLCFGR_PLLSRC_HSE_Msk: u32 = 0x3 << RCC_PLLCFGR_PLLSRC_HSE_Pos;
pub const RCC_PLLCFGR_PLLSRC_HSE: u32 = RCC_PLLCFGR_PLLSRC_HSE_Msk;
pub const RCC_PLLCFGR_PLLM_Pos: u32 = 4;
pub const RCC_PLLCFGR_PLLM_Msk: u32 = 0x7 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM: u32 = RCC_PLLCFGR_PLLM_Msk;
pub const RCC_PLLCFGR_PLLM_0: u32 = 0x1 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_1: u32 = 0x2 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLM_2: u32 = 0x4 << RCC_PLLCFGR_PLLM_Pos;
pub const RCC_PLLCFGR_PLLN_Pos: u32 = 8;
pub const RCC_PLLCFGR_PLLN_Msk: u32 = 0x7F << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN: u32 = RCC_PLLCFGR_PLLN_Msk;
pub const RCC_PLLCFGR_PLLN_0: u32 = 0x01 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_1: u32 = 0x02 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_2: u32 = 0x04 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_3: u32 = 0x08 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_4: u32 = 0x10 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_5: u32 = 0x20 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLN_6: u32 = 0x40 << RCC_PLLCFGR_PLLN_Pos;
pub const RCC_PLLCFGR_PLLPEN_Pos: u32 = 16;
pub const RCC_PLLCFGR_PLLPEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLPEN_Pos;
pub const RCC_PLLCFGR_PLLPEN: u32 = RCC_PLLCFGR_PLLPEN_Msk;
pub const RCC_PLLCFGR_PLLP_Pos: u32 = 17;
pub const RCC_PLLCFGR_PLLP_Msk: u32 = 0x1F << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP: u32 = RCC_PLLCFGR_PLLP_Msk;
pub const RCC_PLLCFGR_PLLP_0: u32 = 0x01 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP_1: u32 = 0x02 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP_2: u32 = 0x04 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP_3: u32 = 0x08 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLP_4: u32 = 0x10 << RCC_PLLCFGR_PLLP_Pos;
pub const RCC_PLLCFGR_PLLQEN_Pos: u32 = 24;
pub const RCC_PLLCFGR_PLLQEN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLQEN_Pos;
pub const RCC_PLLCFGR_PLLQEN: u32 = RCC_PLLCFGR_PLLQEN_Msk;
pub const RCC_PLLCFGR_PLLQ_Pos: u32 = 25;
pub const RCC_PLLCFGR_PLLQ_Msk: u32 = 0x7 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ: u32 = RCC_PLLCFGR_PLLQ_Msk;
pub const RCC_PLLCFGR_PLLQ_0: u32 = 0x1 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ_1: u32 = 0x2 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLQ_2: u32 = 0x4 << RCC_PLLCFGR_PLLQ_Pos;
pub const RCC_PLLCFGR_PLLREN_Pos: u32 = 28;
pub const RCC_PLLCFGR_PLLREN_Msk: u32 = 0x1 << RCC_PLLCFGR_PLLREN_Pos;
pub const RCC_PLLCFGR_PLLREN: u32 = RCC_PLLCFGR_PLLREN_Msk;
pub const RCC_PLLCFGR_PLLR_Pos: u32 = 29;
pub const RCC_PLLCFGR_PLLR_Msk: u32 = 0x7 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_PLLCFGR_PLLR: u32 = RCC_PLLCFGR_PLLR_Msk;
pub const RCC_PLLCFGR_PLLR_0: u32 = 0x1 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_PLLCFGR_PLLR_1: u32 = 0x2 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_PLLCFGR_PLLR_2: u32 = 0x4 << RCC_PLLCFGR_PLLR_Pos;
pub const RCC_CIER_LSIRDYIE_Pos: u32 = 0;
pub const RCC_CIER_LSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_LSIRDYIE_Pos;
pub const RCC_CIER_LSIRDYIE: u32 = RCC_CIER_LSIRDYIE_Msk;
pub const RCC_CIER_LSERDYIE_Pos: u32 = 1;
pub const RCC_CIER_LSERDYIE_Msk: u32 = 0x1 << RCC_CIER_LSERDYIE_Pos;
pub const RCC_CIER_LSERDYIE: u32 = RCC_CIER_LSERDYIE_Msk;
pub const RCC_CIER_HSIRDYIE_Pos: u32 = 3;
pub const RCC_CIER_HSIRDYIE_Msk: u32 = 0x1 << RCC_CIER_HSIRDYIE_Pos;
pub const RCC_CIER_HSIRDYIE: u32 = RCC_CIER_HSIRDYIE_Msk;
pub const RCC_CIER_HSERDYIE_Pos: u32 = 4;
pub const RCC_CIER_HSERDYIE_Msk: u32 = 0x1 << RCC_CIER_HSERDYIE_Pos;
pub const RCC_CIER_HSERDYIE: u32 = RCC_CIER_HSERDYIE_Msk;
pub const RCC_CIER_PLLRDYIE_Pos: u32 = 5;
pub const RCC_CIER_PLLRDYIE_Msk: u32 = 0x1 << RCC_CIER_PLLRDYIE_Pos;
pub const RCC_CIER_PLLRDYIE: u32 = RCC_CIER_PLLRDYIE_Msk;
pub const RCC_CIFR_LSIRDYF_Pos: u32 = 0;
pub const RCC_CIFR_LSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_LSIRDYF_Pos;
pub const RCC_CIFR_LSIRDYF: u32 = RCC_CIFR_LSIRDYF_Msk;
pub const RCC_CIFR_LSERDYF_Pos: u32 = 1;
pub const RCC_CIFR_LSERDYF_Msk: u32 = 0x1 << RCC_CIFR_LSERDYF_Pos;
pub const RCC_CIFR_LSERDYF: u32 = RCC_CIFR_LSERDYF_Msk;
pub const RCC_CIFR_HSIRDYF_Pos: u32 = 3;
pub const RCC_CIFR_HSIRDYF_Msk: u32 = 0x1 << RCC_CIFR_HSIRDYF_Pos;
pub const RCC_CIFR_HSIRDYF: u32 = RCC_CIFR_HSIRDYF_Msk;
pub const RCC_CIFR_HSERDYF_Pos: u32 = 4;
pub const RCC_CIFR_HSERDYF_Msk: u32 = 0x1 << RCC_CIFR_HSERDYF_Pos;
pub const RCC_CIFR_HSERDYF: u32 = RCC_CIFR_HSERDYF_Msk;
pub const RCC_CIFR_PLLRDYF_Pos: u32 = 5;
pub const RCC_CIFR_PLLRDYF_Msk: u32 = 0x1 << RCC_CIFR_PLLRDYF_Pos;
pub const RCC_CIFR_PLLRDYF: u32 = RCC_CIFR_PLLRDYF_Msk;
pub const RCC_CIFR_CSSF_Pos: u32 = 8;
pub const RCC_CIFR_CSSF_Msk: u32 = 0x1 << RCC_CIFR_CSSF_Pos;
pub const RCC_CIFR_CSSF: u32 = RCC_CIFR_CSSF_Msk;
pub const RCC_CIFR_LSECSSF_Pos: u32 = 9;
pub const RCC_CIFR_LSECSSF_Msk: u32 = 0x1 << RCC_CIFR_LSECSSF_Pos;
pub const RCC_CIFR_LSECSSF: u32 = RCC_CIFR_LSECSSF_Msk;
pub const RCC_CICR_LSIRDYC_Pos: u32 = 0;
pub const RCC_CICR_LSIRDYC_Msk: u32 = 0x1 << RCC_CICR_LSIRDYC_Pos;
pub const RCC_CICR_LSIRDYC: u32 = RCC_CICR_LSIRDYC_Msk;
pub const RCC_CICR_LSERDYC_Pos: u32 = 1;
pub const RCC_CICR_LSERDYC_Msk: u32 = 0x1 << RCC_CICR_LSERDYC_Pos;
pub const RCC_CICR_LSERDYC: u32 = RCC_CICR_LSERDYC_Msk;
pub const RCC_CICR_HSIRDYC_Pos: u32 = 3;
pub const RCC_CICR_HSIRDYC_Msk: u32 = 0x1 << RCC_CICR_HSIRDYC_Pos;
pub const RCC_CICR_HSIRDYC: u32 = RCC_CICR_HSIRDYC_Msk;
pub const RCC_CICR_HSERDYC_Pos: u32 = 4;
pub const RCC_CICR_HSERDYC_Msk: u32 = 0x1 << RCC_CICR_HSERDYC_Pos;
pub const RCC_CICR_HSERDYC: u32 = RCC_CICR_HSERDYC_Msk;
pub const RCC_CICR_PLLRDYC_Pos: u32 = 5;
pub const RCC_CICR_PLLRDYC_Msk: u32 = 0x1 << RCC_CICR_PLLRDYC_Pos;
pub const RCC_CICR_PLLRDYC: u32 = RCC_CICR_PLLRDYC_Msk;
pub const RCC_CICR_CSSC_Pos: u32 = 8;
pub const RCC_CICR_CSSC_Msk: u32 = 0x1 << RCC_CICR_CSSC_Pos;
pub const RCC_CICR_CSSC: u32 = RCC_CICR_CSSC_Msk;
pub const RCC_CICR_LSECSSC_Pos: u32 = 9;
pub const RCC_CICR_LSECSSC_Msk: u32 = 0x1 << RCC_CICR_LSECSSC_Pos;
pub const RCC_CICR_LSECSSC: u32 = RCC_CICR_LSECSSC_Msk;
pub const RCC_IOPRSTR_GPIOARST_Pos: u32 = 0;
pub const RCC_IOPRSTR_GPIOARST_Msk: u32 = 0x1 << RCC_IOPRSTR_GPIOARST_Pos;
pub const RCC_IOPRSTR_GPIOARST: u32 = RCC_IOPRSTR_GPIOARST_Msk;
pub const RCC_IOPRSTR_GPIOBRST_Pos: u32 = 1;
pub const RCC_IOPRSTR_GPIOBRST_Msk: u32 = 0x1 << RCC_IOPRSTR_GPIOBRST_Pos;
pub const RCC_IOPRSTR_GPIOBRST: u32 = RCC_IOPRSTR_GPIOBRST_Msk;
pub const RCC_IOPRSTR_GPIOCRST_Pos: u32 = 2;
pub const RCC_IOPRSTR_GPIOCRST_Msk: u32 = 0x1 << RCC_IOPRSTR_GPIOCRST_Pos;
pub const RCC_IOPRSTR_GPIOCRST: u32 = RCC_IOPRSTR_GPIOCRST_Msk;
pub const RCC_IOPRSTR_GPIODRST_Pos: u32 = 3;
pub const RCC_IOPRSTR_GPIODRST_Msk: u32 = 0x1 << RCC_IOPRSTR_GPIODRST_Pos;
pub const RCC_IOPRSTR_GPIODRST: u32 = RCC_IOPRSTR_GPIODRST_Msk;
pub const RCC_IOPRSTR_GPIOFRST_Pos: u32 = 5;
pub const RCC_IOPRSTR_GPIOFRST_Msk: u32 = 0x1 << RCC_IOPRSTR_GPIOFRST_Pos;
pub const RCC_IOPRSTR_GPIOFRST: u32 = RCC_IOPRSTR_GPIOFRST_Msk;
pub const RCC_AHBRSTR_DMA1RST_Pos: u32 = 0;
pub const RCC_AHBRSTR_DMA1RST_Msk: u32 = 0x1 << RCC_AHBRSTR_DMA1RST_Pos;
pub const RCC_AHBRSTR_DMA1RST: u32 = RCC_AHBRSTR_DMA1RST_Msk;
pub const RCC_AHBRSTR_FLASHRST_Pos: u32 = 8;
pub const RCC_AHBRSTR_FLASHRST_Msk: u32 = 0x1 << RCC_AHBRSTR_FLASHRST_Pos;
pub const RCC_AHBRSTR_FLASHRST: u32 = RCC_AHBRSTR_FLASHRST_Msk;
pub const RCC_AHBRSTR_CRCRST_Pos: u32 = 12;
pub const RCC_AHBRSTR_CRCRST_Msk: u32 = 0x1 << RCC_AHBRSTR_CRCRST_Pos;
pub const RCC_AHBRSTR_CRCRST: u32 = RCC_AHBRSTR_CRCRST_Msk;
pub const RCC_APBRSTR1_TIM2RST_Pos: u32 = 0;
pub const RCC_APBRSTR1_TIM2RST_Msk: u32 = 0x1 << RCC_APBRSTR1_TIM2RST_Pos;
pub const RCC_APBRSTR1_TIM2RST: u32 = RCC_APBRSTR1_TIM2RST_Msk;
pub const RCC_APBRSTR1_TIM3RST_Pos: u32 = 1;
pub const RCC_APBRSTR1_TIM3RST_Msk: u32 = 0x1 << RCC_APBRSTR1_TIM3RST_Pos;
pub const RCC_APBRSTR1_TIM3RST: u32 = RCC_APBRSTR1_TIM3RST_Msk;
pub const RCC_APBRSTR1_TIM6RST_Pos: u32 = 4;
pub const RCC_APBRSTR1_TIM6RST_Msk: u32 = 0x1 << RCC_APBRSTR1_TIM6RST_Pos;
pub const RCC_APBRSTR1_TIM6RST: u32 = RCC_APBRSTR1_TIM6RST_Msk;
pub const RCC_APBRSTR1_TIM7RST_Pos: u32 = 5;
pub const RCC_APBRSTR1_TIM7RST_Msk: u32 = 0x1 << RCC_APBRSTR1_TIM7RST_Pos;
pub const RCC_APBRSTR1_TIM7RST: u32 = RCC_APBRSTR1_TIM7RST_Msk;
pub const RCC_APBRSTR1_SPI2RST_Pos: u32 = 14;
pub const RCC_APBRSTR1_SPI2RST_Msk: u32 = 0x1 << RCC_APBRSTR1_SPI2RST_Pos;
pub const RCC_APBRSTR1_SPI2RST: u32 = RCC_APBRSTR1_SPI2RST_Msk;
pub const RCC_APBRSTR1_USART2RST_Pos: u32 = 17;
pub const RCC_APBRSTR1_USART2RST_Msk: u32 = 0x1 << RCC_APBRSTR1_USART2RST_Pos;
pub const RCC_APBRSTR1_USART2RST: u32 = RCC_APBRSTR1_USART2RST_Msk;
pub const RCC_APBRSTR1_LPUART1RST_Pos: u32 = 20;
pub const RCC_APBRSTR1_LPUART1RST_Msk: u32 = 0x1 << RCC_APBRSTR1_LPUART1RST_Pos;
pub const RCC_APBRSTR1_LPUART1RST: u32 = RCC_APBRSTR1_LPUART1RST_Msk;
pub const RCC_APBRSTR1_I2C1RST_Pos: u32 = 21;
pub const RCC_APBRSTR1_I2C1RST_Msk: u32 = 0x1 << RCC_APBRSTR1_I2C1RST_Pos;
pub const RCC_APBRSTR1_I2C1RST: u32 = RCC_APBRSTR1_I2C1RST_Msk;
pub const RCC_APBRSTR1_I2C2RST_Pos: u32 = 22;
pub const RCC_APBRSTR1_I2C2RST_Msk: u32 = 0x1 << RCC_APBRSTR1_I2C2RST_Pos;
pub const RCC_APBRSTR1_I2C2RST: u32 = RCC_APBRSTR1_I2C2RST_Msk;
pub const RCC_APBRSTR1_DBGRST_Pos: u32 = 27;
pub const RCC_APBRSTR1_DBGRST_Msk: u32 = 0x1 << RCC_APBRSTR1_DBGRST_Pos;
pub const RCC_APBRSTR1_DBGRST: u32 = RCC_APBRSTR1_DBGRST_Msk;
pub const RCC_APBRSTR1_PWRRST_Pos: u32 = 28;
pub const RCC_APBRSTR1_PWRRST_Msk: u32 = 0x1 << RCC_APBRSTR1_PWRRST_Pos;
pub const RCC_APBRSTR1_PWRRST: u32 = RCC_APBRSTR1_PWRRST_Msk;
pub const RCC_APBRSTR1_DAC1RST_Pos: u32 = 29;
pub const RCC_APBRSTR1_DAC1RST_Msk: u32 = 0x1 << RCC_APBRSTR1_DAC1RST_Pos;
pub const RCC_APBRSTR1_DAC1RST: u32 = RCC_APBRSTR1_DAC1RST_Msk;
pub const RCC_APBRSTR1_LPTIM2RST_Pos: u32 = 30;
pub const RCC_APBRSTR1_LPTIM2RST_Msk: u32 = 0x1 << RCC_APBRSTR1_LPTIM2RST_Pos;
pub const RCC_APBRSTR1_LPTIM2RST: u32 = RCC_APBRSTR1_LPTIM2RST_Msk;
pub const RCC_APBRSTR1_LPTIM1RST_Pos: u32 = 31;
pub const RCC_APBRSTR1_LPTIM1RST_Msk: u32 = 0x1 << RCC_APBRSTR1_LPTIM1RST_Pos;
pub const RCC_APBRSTR1_LPTIM1RST: u32 = RCC_APBRSTR1_LPTIM1RST_Msk;
pub const RCC_APBRSTR2_SYSCFGRST_Pos: u32 = 0;
pub const RCC_APBRSTR2_SYSCFGRST_Msk: u32 = 0x1 << RCC_APBRSTR2_SYSCFGRST_Pos;
pub const RCC_APBRSTR2_SYSCFGRST: u32 = RCC_APBRSTR2_SYSCFGRST_Msk;
pub const RCC_APBRSTR2_TIM1RST_Pos: u32 = 11;
pub const RCC_APBRSTR2_TIM1RST_Msk: u32 = 0x1 << RCC_APBRSTR2_TIM1RST_Pos;
pub const RCC_APBRSTR2_TIM1RST: u32 = RCC_APBRSTR2_TIM1RST_Msk;
pub const RCC_APBRSTR2_SPI1RST_Pos: u32 = 12;
pub const RCC_APBRSTR2_SPI1RST_Msk: u32 = 0x1 << RCC_APBRSTR2_SPI1RST_Pos;
pub const RCC_APBRSTR2_SPI1RST: u32 = RCC_APBRSTR2_SPI1RST_Msk;
pub const RCC_APBRSTR2_USART1RST_Pos: u32 = 14;
pub const RCC_APBRSTR2_USART1RST_Msk: u32 = 0x1 << RCC_APBRSTR2_USART1RST_Pos;
pub const RCC_APBRSTR2_USART1RST: u32 = RCC_APBRSTR2_USART1RST_Msk;
pub const RCC_APBRSTR2_TIM14RST_Pos: u32 = 15;
pub const RCC_APBRSTR2_TIM14RST_Msk: u32 = 0x1 << RCC_APBRSTR2_TIM14RST_Pos;
pub const RCC_APBRSTR2_TIM14RST: u32 = RCC_APBRSTR2_TIM14RST_Msk;
pub const RCC_APBRSTR2_TIM15RST_Pos: u32 = 16;
pub const RCC_APBRSTR2_TIM15RST_Msk: u32 = 0x1 << RCC_APBRSTR2_TIM15RST_Pos;
pub const RCC_APBRSTR2_TIM15RST: u32 = RCC_APBRSTR2_TIM15RST_Msk;
pub const RCC_APBRSTR2_TIM16RST_Pos: u32 = 17;
pub const RCC_APBRSTR2_TIM16RST_Msk: u32 = 0x1 << RCC_APBRSTR2_TIM16RST_Pos;
pub const RCC_APBRSTR2_TIM16RST: u32 = RCC_APBRSTR2_TIM16RST_Msk;
pub const RCC_APBRSTR2_TIM17RST_Pos: u32 = 18;
pub const RCC_APBRSTR2_TIM17RST_Msk: u32 = 0x1 << RCC_APBRSTR2_TIM17RST_Pos;
pub const RCC_APBRSTR2_TIM17RST: u32 = RCC_APBRSTR2_TIM17RST_Msk;
pub const RCC_APBRSTR2_ADCRST_Pos: u32 = 20;
pub const RCC_APBRSTR2_ADCRST_Msk: u32 = 0x1 << RCC_APBRSTR2_ADCRST_Pos;
pub const RCC_APBRSTR2_ADCRST: u32 = RCC_APBRSTR2_ADCRST_Msk;
pub const RCC_IOPENR_GPIOAEN_Pos: u32 = 0;
pub const RCC_IOPENR_GPIOAEN_Msk: u32 = 0x1 << RCC_IOPENR_GPIOAEN_Pos;
pub const RCC_IOPENR_GPIOAEN: u32 = RCC_IOPENR_GPIOAEN_Msk;
pub const RCC_IOPENR_GPIOBEN_Pos: u32 = 1;
pub const RCC_IOPENR_GPIOBEN_Msk: u32 = 0x1 << RCC_IOPENR_GPIOBEN_Pos;
pub const RCC_IOPENR_GPIOBEN: u32 = RCC_IOPENR_GPIOBEN_Msk;
pub const RCC_IOPENR_GPIOCEN_Pos: u32 = 2;
pub const RCC_IOPENR_GPIOCEN_Msk: u32 = 0x1 << RCC_IOPENR_GPIOCEN_Pos;
pub const RCC_IOPENR_GPIOCEN: u32 = RCC_IOPENR_GPIOCEN_Msk;
pub const RCC_IOPENR_GPIODEN_Pos: u32 = 3;
pub const RCC_IOPENR_GPIODEN_Msk: u32 = 0x1 << RCC_IOPENR_GPIODEN_Pos;
pub const RCC_IOPENR_GPIODEN: u32 = RCC_IOPENR_GPIODEN_Msk;
pub const RCC_IOPENR_GPIOFEN_Pos: u32 = 5;
pub const RCC_IOPENR_GPIOFEN_Msk: u32 = 0x1 << RCC_IOPENR_GPIOFEN_Pos;
pub const RCC_IOPENR_GPIOFEN: u32 = RCC_IOPENR_GPIOFEN_Msk;
pub const RCC_AHBENR_DMA1EN_Pos: u32 = 0;
pub const RCC_AHBENR_DMA1EN_Msk: u32 = 0x1 << RCC_AHBENR_DMA1EN_Pos;
pub const RCC_AHBENR_DMA1EN: u32 = RCC_AHBENR_DMA1EN_Msk;
pub const RCC_AHBENR_FLASHEN_Pos: u32 = 8;
pub const RCC_AHBENR_FLASHEN_Msk: u32 = 0x1 << RCC_AHBENR_FLASHEN_Pos;
pub const RCC_AHBENR_FLASHEN: u32 = RCC_AHBENR_FLASHEN_Msk;
pub const RCC_AHBENR_CRCEN_Pos: u32 = 12;
pub const RCC_AHBENR_CRCEN_Msk: u32 = 0x1 << RCC_AHBENR_CRCEN_Pos;
pub const RCC_AHBENR_CRCEN: u32 = RCC_AHBENR_CRCEN_Msk;
pub const RCC_APBENR1_TIM2EN_Pos: u32 = 0;
pub const RCC_APBENR1_TIM2EN_Msk: u32 = 0x1 << RCC_APBENR1_TIM2EN_Pos;
pub const RCC_APBENR1_TIM2EN: u32 = RCC_APBENR1_TIM2EN_Msk;
pub const RCC_APBENR1_TIM3EN_Pos: u32 = 1;
pub const RCC_APBENR1_TIM3EN_Msk: u32 = 0x1 << RCC_APBENR1_TIM3EN_Pos;
pub const RCC_APBENR1_TIM3EN: u32 = RCC_APBENR1_TIM3EN_Msk;
pub const RCC_APBENR1_TIM6EN_Pos: u32 = 4;
pub const RCC_APBENR1_TIM6EN_Msk: u32 = 0x1 << RCC_APBENR1_TIM6EN_Pos;
pub const RCC_APBENR1_TIM6EN: u32 = RCC_APBENR1_TIM6EN_Msk;
pub const RCC_APBENR1_TIM7EN_Pos: u32 = 5;
pub const RCC_APBENR1_TIM7EN_Msk: u32 = 0x1 << RCC_APBENR1_TIM7EN_Pos;
pub const RCC_APBENR1_TIM7EN: u32 = RCC_APBENR1_TIM7EN_Msk;
pub const RCC_APBENR1_RTCAPBEN_Pos: u32 = 10;
pub const RCC_APBENR1_RTCAPBEN_Msk: u32 = 0x1 << RCC_APBENR1_RTCAPBEN_Pos;
pub const RCC_APBENR1_RTCAPBEN: u32 = RCC_APBENR1_RTCAPBEN_Msk;
pub const RCC_APBENR1_WWDGEN_Pos: u32 = 11;
pub const RCC_APBENR1_WWDGEN_Msk: u32 = 0x1 << RCC_APBENR1_WWDGEN_Pos;
pub const RCC_APBENR1_WWDGEN: u32 = RCC_APBENR1_WWDGEN_Msk;
pub const RCC_APBENR1_SPI2EN_Pos: u32 = 14;
pub const RCC_APBENR1_SPI2EN_Msk: u32 = 0x1 << RCC_APBENR1_SPI2EN_Pos;
pub const RCC_APBENR1_SPI2EN: u32 = RCC_APBENR1_SPI2EN_Msk;
pub const RCC_APBENR1_USART2EN_Pos: u32 = 17;
pub const RCC_APBENR1_USART2EN_Msk: u32 = 0x1 << RCC_APBENR1_USART2EN_Pos;
pub const RCC_APBENR1_USART2EN: u32 = RCC_APBENR1_USART2EN_Msk;
pub const RCC_APBENR1_LPUART1EN_Pos: u32 = 20;
pub const RCC_APBENR1_LPUART1EN_Msk: u32 = 0x1 << RCC_APBENR1_LPUART1EN_Pos;
pub const RCC_APBENR1_LPUART1EN: u32 = RCC_APBENR1_LPUART1EN_Msk;
pub const RCC_APBENR1_I2C1EN_Pos: u32 = 21;
pub const RCC_APBENR1_I2C1EN_Msk: u32 = 0x1 << RCC_APBENR1_I2C1EN_Pos;
pub const RCC_APBENR1_I2C1EN: u32 = RCC_APBENR1_I2C1EN_Msk;
pub const RCC_APBENR1_I2C2EN_Pos: u32 = 22;
pub const RCC_APBENR1_I2C2EN_Msk: u32 = 0x1 << RCC_APBENR1_I2C2EN_Pos;
pub const RCC_APBENR1_I2C2EN: u32 = RCC_APBENR1_I2C2EN_Msk;
pub const RCC_APBENR1_DBGEN_Pos: u32 = 27;
pub const RCC_APBENR1_DBGEN_Msk: u32 = 0x1 << RCC_APBENR1_DBGEN_Pos;
pub const RCC_APBENR1_DBGEN: u32 = RCC_APBENR1_DBGEN_Msk;
pub const RCC_APBENR1_PWREN_Pos: u32 = 28;
pub const RCC_APBENR1_PWREN_Msk: u32 = 0x1 << RCC_APBENR1_PWREN_Pos;
pub const RCC_APBENR1_PWREN: u32 = RCC_APBENR1_PWREN_Msk;
pub const RCC_APBENR1_DAC1EN_Pos: u32 = 29;
pub const RCC_APBENR1_DAC1EN_Msk: u32 = 0x1 << RCC_APBENR1_DAC1EN_Pos;
pub const RCC_APBENR1_DAC1EN: u32 = RCC_APBENR1_DAC1EN_Msk;
pub const RCC_APBENR1_LPTIM2EN_Pos: u32 = 30;
pub const RCC_APBENR1_LPTIM2EN_Msk: u32 = 0x1 << RCC_APBENR1_LPTIM2EN_Pos;
pub const RCC_APBENR1_LPTIM2EN: u32 = RCC_APBENR1_LPTIM2EN_Msk;
pub const RCC_APBENR1_LPTIM1EN_Pos: u32 = 31;
pub const RCC_APBENR1_LPTIM1EN_Msk: u32 = 0x1 << RCC_APBENR1_LPTIM1EN_Pos;
pub const RCC_APBENR1_LPTIM1EN: u32 = RCC_APBENR1_LPTIM1EN_Msk;
pub const RCC_APBENR2_SYSCFGEN_Pos: u32 = 0;
pub const RCC_APBENR2_SYSCFGEN_Msk: u32 = 0x1 << RCC_APBENR2_SYSCFGEN_Pos;
pub const RCC_APBENR2_SYSCFGEN: u32 = RCC_APBENR2_SYSCFGEN_Msk;
pub const RCC_APBENR2_TIM1EN_Pos: u32 = 11;
pub const RCC_APBENR2_TIM1EN_Msk: u32 = 0x1 << RCC_APBENR2_TIM1EN_Pos;
pub const RCC_APBENR2_TIM1EN: u32 = RCC_APBENR2_TIM1EN_Msk;
pub const RCC_APBENR2_SPI1EN_Pos: u32 = 12;
pub const RCC_APBENR2_SPI1EN_Msk: u32 = 0x1 << RCC_APBENR2_SPI1EN_Pos;
pub const RCC_APBENR2_SPI1EN: u32 = RCC_APBENR2_SPI1EN_Msk;
pub const RCC_APBENR2_USART1EN_Pos: u32 = 14;
pub const RCC_APBENR2_USART1EN_Msk: u32 = 0x1 << RCC_APBENR2_USART1EN_Pos;
pub const RCC_APBENR2_USART1EN: u32 = RCC_APBENR2_USART1EN_Msk;
pub const RCC_APBENR2_TIM14EN_Pos: u32 = 15;
pub const RCC_APBENR2_TIM14EN_Msk: u32 = 0x1 << RCC_APBENR2_TIM14EN_Pos;
pub const RCC_APBENR2_TIM14EN: u32 = RCC_APBENR2_TIM14EN_Msk;
pub const RCC_APBENR2_TIM15EN_Pos: u32 = 16;
pub const RCC_APBENR2_TIM15EN_Msk: u32 = 0x1 << RCC_APBENR2_TIM15EN_Pos;
pub const RCC_APBENR2_TIM15EN: u32 = RCC_APBENR2_TIM15EN_Msk;
pub const RCC_APBENR2_TIM16EN_Pos: u32 = 17;
pub const RCC_APBENR2_TIM16EN_Msk: u32 = 0x1 << RCC_APBENR2_TIM16EN_Pos;
pub const RCC_APBENR2_TIM16EN: u32 = RCC_APBENR2_TIM16EN_Msk;
pub const RCC_APBENR2_TIM17EN_Pos: u32 = 18;
pub const RCC_APBENR2_TIM17EN_Msk: u32 = 0x1 << RCC_APBENR2_TIM17EN_Pos;
pub const RCC_APBENR2_TIM17EN: u32 = RCC_APBENR2_TIM17EN_Msk;
pub const RCC_APBENR2_ADCEN_Pos: u32 = 20;
pub const RCC_APBENR2_ADCEN_Msk: u32 = 0x1 << RCC_APBENR2_ADCEN_Pos;
pub const RCC_APBENR2_ADCEN: u32 = RCC_APBENR2_ADCEN_Msk;
pub const RCC_IOPSMENR_GPIOASMEN_Pos: u32 = 0;
pub const RCC_IOPSMENR_GPIOASMEN_Msk: u32 = 0x1 << RCC_IOPSMENR_GPIOASMEN_Pos;
pub const RCC_IOPSMENR_GPIOASMEN: u32 = RCC_IOPSMENR_GPIOASMEN_Msk;
pub const RCC_IOPSMENR_GPIOBSMEN_Pos: u32 = 1;
pub const RCC_IOPSMENR_GPIOBSMEN_Msk: u32 = 0x1 << RCC_IOPSMENR_GPIOBSMEN_Pos;
pub const RCC_IOPSMENR_GPIOBSMEN: u32 = RCC_IOPSMENR_GPIOBSMEN_Msk;
pub const RCC_IOPSMENR_GPIOCSMEN_Pos: u32 = 2;
pub const RCC_IOPSMENR_GPIOCSMEN_Msk: u32 = 0x1 << RCC_IOPSMENR_GPIOCSMEN_Pos;
pub const RCC_IOPSMENR_GPIOCSMEN: u32 = RCC_IOPSMENR_GPIOCSMEN_Msk;
pub const RCC_IOPSMENR_GPIODSMEN_Pos: u32 = 3;
pub const RCC_IOPSMENR_GPIODSMEN_Msk: u32 = 0x1 << RCC_IOPSMENR_GPIODSMEN_Pos;
pub const RCC_IOPSMENR_GPIODSMEN: u32 = RCC_IOPSMENR_GPIODSMEN_Msk;
pub const RCC_IOPSMENR_GPIOFSMEN_Pos: u32 = 5;
pub const RCC_IOPSMENR_GPIOFSMEN_Msk: u32 = 0x1 << RCC_IOPSMENR_GPIOFSMEN_Pos;
pub const RCC_IOPSMENR_GPIOFSMEN: u32 = RCC_IOPSMENR_GPIOFSMEN_Msk;
pub const RCC_AHBSMENR_DMA1SMEN_Pos: u32 = 0;
pub const RCC_AHBSMENR_DMA1SMEN_Msk: u32 = 0x1 << RCC_AHBSMENR_DMA1SMEN_Pos;
pub const RCC_AHBSMENR_DMA1SMEN: u32 = RCC_AHBSMENR_DMA1SMEN_Msk;
pub const RCC_AHBSMENR_FLASHSMEN_Pos: u32 = 8;
pub const RCC_AHBSMENR_FLASHSMEN_Msk: u32 = 0x1 << RCC_AHBSMENR_FLASHSMEN_Pos;
pub const RCC_AHBSMENR_FLASHSMEN: u32 = RCC_AHBSMENR_FLASHSMEN_Msk;
pub const RCC_AHBSMENR_SRAMSMEN_Pos: u32 = 9;
pub const RCC_AHBSMENR_SRAMSMEN_Msk: u32 = 0x1 << RCC_AHBSMENR_SRAMSMEN_Pos;
pub const RCC_AHBSMENR_SRAMSMEN: u32 = RCC_AHBSMENR_SRAMSMEN_Msk;
pub const RCC_AHBSMENR_CRCSMEN_Pos: u32 = 12;
pub const RCC_AHBSMENR_CRCSMEN_Msk: u32 = 0x1 << RCC_AHBSMENR_CRCSMEN_Pos;
pub const RCC_AHBSMENR_CRCSMEN: u32 = RCC_AHBSMENR_CRCSMEN_Msk;
pub const RCC_APBSMENR1_TIM2SMEN_Pos: u32 = 0;
pub const RCC_APBSMENR1_TIM2SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_TIM2SMEN_Pos;
pub const RCC_APBSMENR1_TIM2SMEN: u32 = RCC_APBSMENR1_TIM2SMEN_Msk;
pub const RCC_APBSMENR1_TIM3SMEN_Pos: u32 = 1;
pub const RCC_APBSMENR1_TIM3SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_TIM3SMEN_Pos;
pub const RCC_APBSMENR1_TIM3SMEN: u32 = RCC_APBSMENR1_TIM3SMEN_Msk;
pub const RCC_APBSMENR1_TIM6SMEN_Pos: u32 = 4;
pub const RCC_APBSMENR1_TIM6SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_TIM6SMEN_Pos;
pub const RCC_APBSMENR1_TIM6SMEN: u32 = RCC_APBSMENR1_TIM6SMEN_Msk;
pub const RCC_APBSMENR1_TIM7SMEN_Pos: u32 = 5;
pub const RCC_APBSMENR1_TIM7SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_TIM7SMEN_Pos;
pub const RCC_APBSMENR1_TIM7SMEN: u32 = RCC_APBSMENR1_TIM7SMEN_Msk;
pub const RCC_APBSMENR1_RTCAPBSMEN_Pos: u32 = 10;
pub const RCC_APBSMENR1_RTCAPBSMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_RTCAPBSMEN_Pos;
pub const RCC_APBSMENR1_RTCAPBSMEN: u32 = RCC_APBSMENR1_RTCAPBSMEN_Msk;
pub const RCC_APBSMENR1_WWDGSMEN_Pos: u32 = 11;
pub const RCC_APBSMENR1_WWDGSMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_WWDGSMEN_Pos;
pub const RCC_APBSMENR1_WWDGSMEN: u32 = RCC_APBSMENR1_WWDGSMEN_Msk;
pub const RCC_APBSMENR1_SPI2SMEN_Pos: u32 = 14;
pub const RCC_APBSMENR1_SPI2SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_SPI2SMEN_Pos;
pub const RCC_APBSMENR1_SPI2SMEN: u32 = RCC_APBSMENR1_SPI2SMEN_Msk;
pub const RCC_APBSMENR1_USART2SMEN_Pos: u32 = 17;
pub const RCC_APBSMENR1_USART2SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_USART2SMEN_Pos;
pub const RCC_APBSMENR1_USART2SMEN: u32 = RCC_APBSMENR1_USART2SMEN_Msk;
pub const RCC_APBSMENR1_LPUART1SMEN_Pos: u32 = 20;
pub const RCC_APBSMENR1_LPUART1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_LPUART1SMEN_Pos;
pub const RCC_APBSMENR1_LPUART1SMEN: u32 = RCC_APBSMENR1_LPUART1SMEN_Msk;
pub const RCC_APBSMENR1_I2C1SMEN_Pos: u32 = 21;
pub const RCC_APBSMENR1_I2C1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_I2C1SMEN_Pos;
pub const RCC_APBSMENR1_I2C1SMEN: u32 = RCC_APBSMENR1_I2C1SMEN_Msk;
pub const RCC_APBSMENR1_I2C2SMEN_Pos: u32 = 22;
pub const RCC_APBSMENR1_I2C2SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_I2C2SMEN_Pos;
pub const RCC_APBSMENR1_I2C2SMEN: u32 = RCC_APBSMENR1_I2C2SMEN_Msk;
pub const RCC_APBSMENR1_DBGSMEN_Pos: u32 = 27;
pub const RCC_APBSMENR1_DBGSMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_DBGSMEN_Pos;
pub const RCC_APBSMENR1_DBGSMEN: u32 = RCC_APBSMENR1_DBGSMEN_Msk;
pub const RCC_APBSMENR1_PWRSMEN_Pos: u32 = 28;
pub const RCC_APBSMENR1_PWRSMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_PWRSMEN_Pos;
pub const RCC_APBSMENR1_PWRSMEN: u32 = RCC_APBSMENR1_PWRSMEN_Msk;
pub const RCC_APBSMENR1_DAC1SMEN_Pos: u32 = 29;
pub const RCC_APBSMENR1_DAC1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_DAC1SMEN_Pos;
pub const RCC_APBSMENR1_DAC1SMEN: u32 = RCC_APBSMENR1_DAC1SMEN_Msk;
pub const RCC_APBSMENR1_LPTIM2SMEN_Pos: u32 = 30;
pub const RCC_APBSMENR1_LPTIM2SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_LPTIM2SMEN_Pos;
pub const RCC_APBSMENR1_LPTIM2SMEN: u32 = RCC_APBSMENR1_LPTIM2SMEN_Msk;
pub const RCC_APBSMENR1_LPTIM1SMEN_Pos: u32 = 31;
pub const RCC_APBSMENR1_LPTIM1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR1_LPTIM1SMEN_Pos;
pub const RCC_APBSMENR1_LPTIM1SMEN: u32 = RCC_APBSMENR1_LPTIM1SMEN_Msk;
pub const RCC_APBSMENR2_SYSCFGSMEN_Pos: u32 = 0;
pub const RCC_APBSMENR2_SYSCFGSMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_SYSCFGSMEN_Pos;
pub const RCC_APBSMENR2_SYSCFGSMEN: u32 = RCC_APBSMENR2_SYSCFGSMEN_Msk;
pub const RCC_APBSMENR2_TIM1SMEN_Pos: u32 = 11;
pub const RCC_APBSMENR2_TIM1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_TIM1SMEN_Pos;
pub const RCC_APBSMENR2_TIM1SMEN: u32 = RCC_APBSMENR2_TIM1SMEN_Msk;
pub const RCC_APBSMENR2_SPI1SMEN_Pos: u32 = 12;
pub const RCC_APBSMENR2_SPI1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_SPI1SMEN_Pos;
pub const RCC_APBSMENR2_SPI1SMEN: u32 = RCC_APBSMENR2_SPI1SMEN_Msk;
pub const RCC_APBSMENR2_USART1SMEN_Pos: u32 = 14;
pub const RCC_APBSMENR2_USART1SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_USART1SMEN_Pos;
pub const RCC_APBSMENR2_USART1SMEN: u32 = RCC_APBSMENR2_USART1SMEN_Msk;
pub const RCC_APBSMENR2_TIM14SMEN_Pos: u32 = 15;
pub const RCC_APBSMENR2_TIM14SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_TIM14SMEN_Pos;
pub const RCC_APBSMENR2_TIM14SMEN: u32 = RCC_APBSMENR2_TIM14SMEN_Msk;
pub const RCC_APBSMENR2_TIM15SMEN_Pos: u32 = 16;
pub const RCC_APBSMENR2_TIM15SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_TIM15SMEN_Pos;
pub const RCC_APBSMENR2_TIM15SMEN: u32 = RCC_APBSMENR2_TIM15SMEN_Msk;
pub const RCC_APBSMENR2_TIM16SMEN_Pos: u32 = 17;
pub const RCC_APBSMENR2_TIM16SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_TIM16SMEN_Pos;
pub const RCC_APBSMENR2_TIM16SMEN: u32 = RCC_APBSMENR2_TIM16SMEN_Msk;
pub const RCC_APBSMENR2_TIM17SMEN_Pos: u32 = 18;
pub const RCC_APBSMENR2_TIM17SMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_TIM17SMEN_Pos;
pub const RCC_APBSMENR2_TIM17SMEN: u32 = RCC_APBSMENR2_TIM17SMEN_Msk;
pub const RCC_APBSMENR2_ADCSMEN_Pos: u32 = 20;
pub const RCC_APBSMENR2_ADCSMEN_Msk: u32 = 0x1 << RCC_APBSMENR2_ADCSMEN_Pos;
pub const RCC_APBSMENR2_ADCSMEN: u32 = RCC_APBSMENR2_ADCSMEN_Msk;
pub const RCC_CCIPR_USART1SEL_Pos: u32 = 0;
pub const RCC_CCIPR_USART1SEL_Msk: u32 = 0x3 << RCC_CCIPR_USART1SEL_Pos;
pub const RCC_CCIPR_USART1SEL: u32 = RCC_CCIPR_USART1SEL_Msk;
pub const RCC_CCIPR_USART1SEL_0: u32 = 0x1 << RCC_CCIPR_USART1SEL_Pos;
pub const RCC_CCIPR_USART1SEL_1: u32 = 0x2 << RCC_CCIPR_USART1SEL_Pos;
pub const RCC_CCIPR_LPUART1SEL_Pos: u32 = 10;
pub const RCC_CCIPR_LPUART1SEL_Msk: u32 = 0x3 << RCC_CCIPR_LPUART1SEL_Pos;
pub const RCC_CCIPR_LPUART1SEL: u32 = RCC_CCIPR_LPUART1SEL_Msk;
pub const RCC_CCIPR_LPUART1SEL_0: u32 = 0x1 << RCC_CCIPR_LPUART1SEL_Pos;
pub const RCC_CCIPR_LPUART1SEL_1: u32 = 0x2 << RCC_CCIPR_LPUART1SEL_Pos;
pub const RCC_CCIPR_I2C1SEL_Pos: u32 = 12;
pub const RCC_CCIPR_I2C1SEL_Msk: u32 = 0x3 << RCC_CCIPR_I2C1SEL_Pos;
pub const RCC_CCIPR_I2C1SEL: u32 = RCC_CCIPR_I2C1SEL_Msk;
pub const RCC_CCIPR_I2C1SEL_0: u32 = 0x1 << RCC_CCIPR_I2C1SEL_Pos;
pub const RCC_CCIPR_I2C1SEL_1: u32 = 0x2 << RCC_CCIPR_I2C1SEL_Pos;
pub const RCC_CCIPR_I2S1SEL_Pos: u32 = 14;
pub const RCC_CCIPR_I2S1SEL_Msk: u32 = 0x3 << RCC_CCIPR_I2S1SEL_Pos;
pub const RCC_CCIPR_I2S1SEL: u32 = RCC_CCIPR_I2S1SEL_Msk;
pub const RCC_CCIPR_I2S1SEL_0: u32 = 0x1 << RCC_CCIPR_I2S1SEL_Pos;
pub const RCC_CCIPR_I2S1SEL_1: u32 = 0x2 << RCC_CCIPR_I2S1SEL_Pos;
pub const RCC_CCIPR_LPTIM1SEL_Pos: u32 = 18;
pub const RCC_CCIPR_LPTIM1SEL_Msk: u32 = 0x3 << RCC_CCIPR_LPTIM1SEL_Pos;
pub const RCC_CCIPR_LPTIM1SEL: u32 = RCC_CCIPR_LPTIM1SEL_Msk;
pub const RCC_CCIPR_LPTIM1SEL_0: u32 = 0x1 << RCC_CCIPR_LPTIM1SEL_Pos;
pub const RCC_CCIPR_LPTIM1SEL_1: u32 = 0x2 << RCC_CCIPR_LPTIM1SEL_Pos;
pub const RCC_CCIPR_LPTIM2SEL_Pos: u32 = 20;
pub const RCC_CCIPR_LPTIM2SEL_Msk: u32 = 0x3 << RCC_CCIPR_LPTIM2SEL_Pos;
pub const RCC_CCIPR_LPTIM2SEL: u32 = RCC_CCIPR_LPTIM2SEL_Msk;
pub const RCC_CCIPR_LPTIM2SEL_0: u32 = 0x1 << RCC_CCIPR_LPTIM2SEL_Pos;
pub const RCC_CCIPR_LPTIM2SEL_1: u32 = 0x2 << RCC_CCIPR_LPTIM2SEL_Pos;
pub const RCC_CCIPR_TIM1SEL_Pos: u32 = 22;
pub const RCC_CCIPR_TIM1SEL_Msk: u32 = 0x1 << RCC_CCIPR_TIM1SEL_Pos;
pub const RCC_CCIPR_TIM1SEL: u32 = RCC_CCIPR_TIM1SEL_Msk;
pub const RCC_CCIPR_TIM15SEL_Pos: u32 = 24;
pub const RCC_CCIPR_TIM15SEL_Msk: u32 = 0x1 << RCC_CCIPR_TIM15SEL_Pos;
pub const RCC_CCIPR_TIM15SEL: u32 = RCC_CCIPR_TIM15SEL_Msk;
pub const RCC_CCIPR_ADCSEL_Pos: u32 = 30;
pub const RCC_CCIPR_ADCSEL_Msk: u32 = 0x3 << RCC_CCIPR_ADCSEL_Pos;
pub const RCC_CCIPR_ADCSEL: u32 = RCC_CCIPR_ADCSEL_Msk;
pub const RCC_CCIPR_ADCSEL_0: u32 = 0x1 << RCC_CCIPR_ADCSEL_Pos;
pub const RCC_CCIPR_ADCSEL_1: u32 = 0x2 << RCC_CCIPR_ADCSEL_Pos;
pub const RCC_BDCR_LSEON_Pos: u32 = 0;
pub const RCC_BDCR_LSEON_Msk: u32 = 0x1 << RCC_BDCR_LSEON_Pos;
pub const RCC_BDCR_LSEON: u32 = RCC_BDCR_LSEON_Msk;
pub const RCC_BDCR_LSERDY_Pos: u32 = 1;
pub const RCC_BDCR_LSERDY_Msk: u32 = 0x1 << RCC_BDCR_LSERDY_Pos;
pub const RCC_BDCR_LSERDY: u32 = RCC_BDCR_LSERDY_Msk;
pub const RCC_BDCR_LSEBYP_Pos: u32 = 2;
pub const RCC_BDCR_LSEBYP_Msk: u32 = 0x1 << RCC_BDCR_LSEBYP_Pos;
pub const RCC_BDCR_LSEBYP: u32 = RCC_BDCR_LSEBYP_Msk;
pub const RCC_BDCR_LSEDRV_Pos: u32 = 3;
pub const RCC_BDCR_LSEDRV_Msk: u32 = 0x3 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV: u32 = RCC_BDCR_LSEDRV_Msk;
pub const RCC_BDCR_LSEDRV_0: u32 = 0x1 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSEDRV_1: u32 = 0x2 << RCC_BDCR_LSEDRV_Pos;
pub const RCC_BDCR_LSECSSON_Pos: u32 = 5;
pub const RCC_BDCR_LSECSSON_Msk: u32 = 0x1 << RCC_BDCR_LSECSSON_Pos;
pub const RCC_BDCR_LSECSSON: u32 = RCC_BDCR_LSECSSON_Msk;
pub const RCC_BDCR_LSECSSD_Pos: u32 = 6;
pub const RCC_BDCR_LSECSSD_Msk: u32 = 0x1 << RCC_BDCR_LSECSSD_Pos;
pub const RCC_BDCR_LSECSSD: u32 = RCC_BDCR_LSECSSD_Msk;
pub const RCC_BDCR_RTCSEL_Pos: u32 = 8;
pub const RCC_BDCR_RTCSEL_Msk: u32 = 0x3 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL: u32 = RCC_BDCR_RTCSEL_Msk;
pub const RCC_BDCR_RTCSEL_0: u32 = 0x1 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCSEL_1: u32 = 0x2 << RCC_BDCR_RTCSEL_Pos;
pub const RCC_BDCR_RTCEN_Pos: u32 = 15;
pub const RCC_BDCR_RTCEN_Msk: u32 = 0x1 << RCC_BDCR_RTCEN_Pos;
pub const RCC_BDCR_RTCEN: u32 = RCC_BDCR_RTCEN_Msk;
pub const RCC_BDCR_BDRST_Pos: u32 = 16;
pub const RCC_BDCR_BDRST_Msk: u32 = 0x1 << RCC_BDCR_BDRST_Pos;
pub const RCC_BDCR_BDRST: u32 = RCC_BDCR_BDRST_Msk;
pub const RCC_BDCR_LSCOEN_Pos: u32 = 24;
pub const RCC_BDCR_LSCOEN_Msk: u32 = 0x1 << RCC_BDCR_LSCOEN_Pos;
pub const RCC_BDCR_LSCOEN: u32 = RCC_BDCR_LSCOEN_Msk;
pub const RCC_BDCR_LSCOSEL_Pos: u32 = 25;
pub const RCC_BDCR_LSCOSEL_Msk: u32 = 0x1 << RCC_BDCR_LSCOSEL_Pos;
pub const RCC_BDCR_LSCOSEL: u32 = RCC_BDCR_LSCOSEL_Msk;
pub const RCC_CSR_LSION_Pos: u32 = 0;
pub const RCC_CSR_LSION_Msk: u32 = 0x1 << RCC_CSR_LSION_Pos;
pub const RCC_CSR_LSION: u32 = RCC_CSR_LSION_Msk;
pub const RCC_CSR_LSIRDY_Pos: u32 = 1;
pub const RCC_CSR_LSIRDY_Msk: u32 = 0x1 << RCC_CSR_LSIRDY_Pos;
pub const RCC_CSR_LSIRDY: u32 = RCC_CSR_LSIRDY_Msk;
pub const RCC_CSR_RMVF_Pos: u32 = 23;
pub const RCC_CSR_RMVF_Msk: u32 = 0x1 << RCC_CSR_RMVF_Pos;
pub const RCC_CSR_RMVF: u32 = RCC_CSR_RMVF_Msk;
pub const RCC_CSR_OBLRSTF_Pos: u32 = 25;
pub const RCC_CSR_OBLRSTF_Msk: u32 = 0x1 << RCC_CSR_OBLRSTF_Pos;
pub const RCC_CSR_OBLRSTF: u32 = RCC_CSR_OBLRSTF_Msk;
pub const RCC_CSR_PINRSTF_Pos: u32 = 26;
pub const RCC_CSR_PINRSTF_Msk: u32 = 0x1 << RCC_CSR_PINRSTF_Pos;
pub const RCC_CSR_PINRSTF: u32 = RCC_CSR_PINRSTF_Msk;
pub const RCC_CSR_PWRRSTF_Pos: u32 = 27;
pub const RCC_CSR_PWRRSTF_Msk: u32 = 0x1 << RCC_CSR_PWRRSTF_Pos;
pub const RCC_CSR_PWRRSTF: u32 = RCC_CSR_PWRRSTF_Msk;
pub const RCC_CSR_SFTRSTF_Pos: u32 = 28;
pub const RCC_CSR_SFTRSTF_Msk: u32 = 0x1 << RCC_CSR_SFTRSTF_Pos;
pub const RCC_CSR_SFTRSTF: u32 = RCC_CSR_SFTRSTF_Msk;
pub const RCC_CSR_IWDGRSTF_Pos: u32 = 29;
pub const RCC_CSR_IWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_IWDGRSTF_Pos;
pub const RCC_CSR_IWDGRSTF: u32 = RCC_CSR_IWDGRSTF_Msk;
pub const RCC_CSR_WWDGRSTF_Pos: u32 = 30;
pub const RCC_CSR_WWDGRSTF_Msk: u32 = 0x1 << RCC_CSR_WWDGRSTF_Pos;
pub const RCC_CSR_WWDGRSTF: u32 = RCC_CSR_WWDGRSTF_Msk;
pub const RCC_CSR_LPWRRSTF_Pos: u32 = 31;
pub const RCC_CSR_LPWRRSTF_Msk: u32 = 0x1 << RCC_CSR_LPWRRSTF_Pos;
pub const RCC_CSR_LPWRRSTF: u32 = RCC_CSR_LPWRRSTF_Msk;
pub const RTC_TR_PM_Pos: u32 = 22;
pub const RTC_TR_PM_Msk: u32 = 0x1 << RTC_TR_PM_Pos;
pub const RTC_TR_PM: u32 = RTC_TR_PM_Msk;
pub const RTC_TR_HT_Pos: u32 = 20;
pub const RTC_TR_HT_Msk: u32 = 0x3 << RTC_TR_HT_Pos;
pub const RTC_TR_HT: u32 = RTC_TR_HT_Msk;
pub const RTC_TR_HT_0: u32 = 0x1 << RTC_TR_HT_Pos;
pub const RTC_TR_HT_1: u32 = 0x2 << RTC_TR_HT_Pos;
pub const RTC_TR_HU_Pos: u32 = 16;
pub const RTC_TR_HU_Msk: u32 = 0xF << RTC_TR_HU_Pos;
pub const RTC_TR_HU: u32 = RTC_TR_HU_Msk;
pub const RTC_TR_HU_0: u32 = 0x1 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_1: u32 = 0x2 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_2: u32 = 0x4 << RTC_TR_HU_Pos;
pub const RTC_TR_HU_3: u32 = 0x8 << RTC_TR_HU_Pos;
pub const RTC_TR_MNT_Pos: u32 = 12;
pub const RTC_TR_MNT_Msk: u32 = 0x7 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT: u32 = RTC_TR_MNT_Msk;
pub const RTC_TR_MNT_0: u32 = 0x1 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_1: u32 = 0x2 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNT_2: u32 = 0x4 << RTC_TR_MNT_Pos;
pub const RTC_TR_MNU_Pos: u32 = 8;
pub const RTC_TR_MNU_Msk: u32 = 0xF << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU: u32 = RTC_TR_MNU_Msk;
pub const RTC_TR_MNU_0: u32 = 0x1 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_1: u32 = 0x2 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_2: u32 = 0x4 << RTC_TR_MNU_Pos;
pub const RTC_TR_MNU_3: u32 = 0x8 << RTC_TR_MNU_Pos;
pub const RTC_TR_ST_Pos: u32 = 4;
pub const RTC_TR_ST_Msk: u32 = 0x7 << RTC_TR_ST_Pos;
pub const RTC_TR_ST: u32 = RTC_TR_ST_Msk;
pub const RTC_TR_ST_0: u32 = 0x1 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_1: u32 = 0x2 << RTC_TR_ST_Pos;
pub const RTC_TR_ST_2: u32 = 0x4 << RTC_TR_ST_Pos;
pub const RTC_TR_SU_Pos: u32 = 0;
pub const RTC_TR_SU_Msk: u32 = 0xF << RTC_TR_SU_Pos;
pub const RTC_TR_SU: u32 = RTC_TR_SU_Msk;
pub const RTC_TR_SU_0: u32 = 0x1 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_1: u32 = 0x2 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_2: u32 = 0x4 << RTC_TR_SU_Pos;
pub const RTC_TR_SU_3: u32 = 0x8 << RTC_TR_SU_Pos;
pub const RTC_DR_YT_Pos: u32 = 20;
pub const RTC_DR_YT_Msk: u32 = 0xF << RTC_DR_YT_Pos;
pub const RTC_DR_YT: u32 = RTC_DR_YT_Msk;
pub const RTC_DR_YT_0: u32 = 0x1 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_1: u32 = 0x2 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_2: u32 = 0x4 << RTC_DR_YT_Pos;
pub const RTC_DR_YT_3: u32 = 0x8 << RTC_DR_YT_Pos;
pub const RTC_DR_YU_Pos: u32 = 16;
pub const RTC_DR_YU_Msk: u32 = 0xF << RTC_DR_YU_Pos;
pub const RTC_DR_YU: u32 = RTC_DR_YU_Msk;
pub const RTC_DR_YU_0: u32 = 0x1 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_1: u32 = 0x2 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_2: u32 = 0x4 << RTC_DR_YU_Pos;
pub const RTC_DR_YU_3: u32 = 0x8 << RTC_DR_YU_Pos;
pub const RTC_DR_WDU_Pos: u32 = 13;
pub const RTC_DR_WDU_Msk: u32 = 0x7 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU: u32 = RTC_DR_WDU_Msk;
pub const RTC_DR_WDU_0: u32 = 0x1 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_1: u32 = 0x2 << RTC_DR_WDU_Pos;
pub const RTC_DR_WDU_2: u32 = 0x4 << RTC_DR_WDU_Pos;
pub const RTC_DR_MT_Pos: u32 = 12;
pub const RTC_DR_MT_Msk: u32 = 0x1 << RTC_DR_MT_Pos;
pub const RTC_DR_MT: u32 = RTC_DR_MT_Msk;
pub const RTC_DR_MU_Pos: u32 = 8;
pub const RTC_DR_MU_Msk: u32 = 0xF << RTC_DR_MU_Pos;
pub const RTC_DR_MU: u32 = RTC_DR_MU_Msk;
pub const RTC_DR_MU_0: u32 = 0x1 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_1: u32 = 0x2 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_2: u32 = 0x4 << RTC_DR_MU_Pos;
pub const RTC_DR_MU_3: u32 = 0x8 << RTC_DR_MU_Pos;
pub const RTC_DR_DT_Pos: u32 = 4;
pub const RTC_DR_DT_Msk: u32 = 0x3 << RTC_DR_DT_Pos;
pub const RTC_DR_DT: u32 = RTC_DR_DT_Msk;
pub const RTC_DR_DT_0: u32 = 0x1 << RTC_DR_DT_Pos;
pub const RTC_DR_DT_1: u32 = 0x2 << RTC_DR_DT_Pos;
pub const RTC_DR_DU_Pos: u32 = 0;
pub const RTC_DR_DU_Msk: u32 = 0xF << RTC_DR_DU_Pos;
pub const RTC_DR_DU: u32 = RTC_DR_DU_Msk;
pub const RTC_DR_DU_0: u32 = 0x1 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_1: u32 = 0x2 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_2: u32 = 0x4 << RTC_DR_DU_Pos;
pub const RTC_DR_DU_3: u32 = 0x8 << RTC_DR_DU_Pos;
pub const RTC_SSR_SS_Pos: u32 = 0;
pub const RTC_SSR_SS_Msk: u32 = 0xFFFF << RTC_SSR_SS_Pos;
pub const RTC_SSR_SS: u32 = RTC_SSR_SS_Msk;
pub const RTC_ICSR_RECALPF_Pos: u32 = 16;
pub const RTC_ICSR_RECALPF_Msk: u32 = 0x1 << RTC_ICSR_RECALPF_Pos;
pub const RTC_ICSR_RECALPF: u32 = RTC_ICSR_RECALPF_Msk;
pub const RTC_ICSR_INIT_Pos: u32 = 7;
pub const RTC_ICSR_INIT_Msk: u32 = 0x1 << RTC_ICSR_INIT_Pos;
pub const RTC_ICSR_INIT: u32 = RTC_ICSR_INIT_Msk;
pub const RTC_ICSR_INITF_Pos: u32 = 6;
pub const RTC_ICSR_INITF_Msk: u32 = 0x1 << RTC_ICSR_INITF_Pos;
pub const RTC_ICSR_INITF: u32 = RTC_ICSR_INITF_Msk;
pub const RTC_ICSR_RSF_Pos: u32 = 5;
pub const RTC_ICSR_RSF_Msk: u32 = 0x1 << RTC_ICSR_RSF_Pos;
pub const RTC_ICSR_RSF: u32 = RTC_ICSR_RSF_Msk;
pub const RTC_ICSR_INITS_Pos: u32 = 4;
pub const RTC_ICSR_INITS_Msk: u32 = 0x1 << RTC_ICSR_INITS_Pos;
pub const RTC_ICSR_INITS: u32 = RTC_ICSR_INITS_Msk;
pub const RTC_ICSR_SHPF_Pos: u32 = 3;
pub const RTC_ICSR_SHPF_Msk: u32 = 0x1 << RTC_ICSR_SHPF_Pos;
pub const RTC_ICSR_SHPF: u32 = RTC_ICSR_SHPF_Msk;
pub const RTC_ICSR_WUTWF_Pos: u32 = 2;
pub const RTC_ICSR_WUTWF_Msk: u32 = 0x1 << RTC_ICSR_WUTWF_Pos;
pub const RTC_ICSR_WUTWF: u32 = RTC_ICSR_WUTWF_Msk;
pub const RTC_ICSR_ALRBWF_Pos: u32 = 1;
pub const RTC_ICSR_ALRBWF_Msk: u32 = 0x1 << RTC_ICSR_ALRBWF_Pos;
pub const RTC_ICSR_ALRBWF: u32 = RTC_ICSR_ALRBWF_Msk;
pub const RTC_ICSR_ALRAWF_Pos: u32 = 0;
pub const RTC_ICSR_ALRAWF_Msk: u32 = 0x1 << RTC_ICSR_ALRAWF_Pos;
pub const RTC_ICSR_ALRAWF: u32 = RTC_ICSR_ALRAWF_Msk;
pub const RTC_PRER_PREDIV_A_Pos: u32 = 16;
pub const RTC_PRER_PREDIV_A_Msk: u32 = 0x7F << RTC_PRER_PREDIV_A_Pos;
pub const RTC_PRER_PREDIV_A: u32 = RTC_PRER_PREDIV_A_Msk;
pub const RTC_PRER_PREDIV_S_Pos: u32 = 0;
pub const RTC_PRER_PREDIV_S_Msk: u32 = 0x7FFF << RTC_PRER_PREDIV_S_Pos;
pub const RTC_PRER_PREDIV_S: u32 = RTC_PRER_PREDIV_S_Msk;
pub const RTC_WUTR_WUT_Pos: u32 = 0;
pub const RTC_WUTR_WUT_Msk: u32 = 0xFFFF << RTC_WUTR_WUT_Pos;
pub const RTC_WUTR_WUT: u32 = RTC_WUTR_WUT_Msk;
pub const RTC_CR_OUT2EN_Pos: u32 = 31;
pub const RTC_CR_OUT2EN_Msk: u32 = 0x1 << RTC_CR_OUT2EN_Pos;
pub const RTC_CR_OUT2EN: u32 = RTC_CR_OUT2EN_Msk;
pub const RTC_CR_TAMPALRM_TYPE_Pos: u32 = 30;
pub const RTC_CR_TAMPALRM_TYPE_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_TYPE_Pos;
pub const RTC_CR_TAMPALRM_TYPE: u32 = RTC_CR_TAMPALRM_TYPE_Msk;
pub const RTC_CR_TAMPALRM_PU_Pos: u32 = 29;
pub const RTC_CR_TAMPALRM_PU_Msk: u32 = 0x1 << RTC_CR_TAMPALRM_PU_Pos;
pub const RTC_CR_TAMPALRM_PU: u32 = RTC_CR_TAMPALRM_PU_Msk;
pub const RTC_CR_TAMPOE_Pos: u32 = 26;
pub const RTC_CR_TAMPOE_Msk: u32 = 0x1 << RTC_CR_TAMPOE_Pos;
pub const RTC_CR_TAMPOE: u32 = RTC_CR_TAMPOE_Msk;
pub const RTC_CR_TAMPTS_Pos: u32 = 25;
pub const RTC_CR_TAMPTS_Msk: u32 = 0x1 << RTC_CR_TAMPTS_Pos;
pub const RTC_CR_TAMPTS: u32 = RTC_CR_TAMPTS_Msk;
pub const RTC_CR_ITSE_Pos: u32 = 24;
pub const RTC_CR_ITSE_Msk: u32 = 0x1 << RTC_CR_ITSE_Pos;
pub const RTC_CR_ITSE: u32 = RTC_CR_ITSE_Msk;
pub const RTC_CR_COE_Pos: u32 = 23;
pub const RTC_CR_COE_Msk: u32 = 0x1 << RTC_CR_COE_Pos;
pub const RTC_CR_COE: u32 = RTC_CR_COE_Msk;
pub const RTC_CR_OSEL_Pos: u32 = 21;
pub const RTC_CR_OSEL_Msk: u32 = 0x3 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL: u32 = RTC_CR_OSEL_Msk;
pub const RTC_CR_OSEL_0: u32 = 0x1 << RTC_CR_OSEL_Pos;
pub const RTC_CR_OSEL_1: u32 = 0x2 << RTC_CR_OSEL_Pos;
pub const RTC_CR_POL_Pos: u32 = 20;
pub const RTC_CR_POL_Msk: u32 = 0x1 << RTC_CR_POL_Pos;
pub const RTC_CR_POL: u32 = RTC_CR_POL_Msk;
pub const RTC_CR_COSEL_Pos: u32 = 19;
pub const RTC_CR_COSEL_Msk: u32 = 0x1 << RTC_CR_COSEL_Pos;
pub const RTC_CR_COSEL: u32 = RTC_CR_COSEL_Msk;
pub const RTC_CR_BKP_Pos: u32 = 18;
pub const RTC_CR_BKP_Msk: u32 = 0x1 << RTC_CR_BKP_Pos;
pub const RTC_CR_BKP: u32 = RTC_CR_BKP_Msk;
pub const RTC_CR_SUB1H_Pos: u32 = 17;
pub const RTC_CR_SUB1H_Msk: u32 = 0x1 << RTC_CR_SUB1H_Pos;
pub const RTC_CR_SUB1H: u32 = RTC_CR_SUB1H_Msk;
pub const RTC_CR_ADD1H_Pos: u32 = 16;
pub const RTC_CR_ADD1H_Msk: u32 = 0x1 << RTC_CR_ADD1H_Pos;
pub const RTC_CR_ADD1H: u32 = RTC_CR_ADD1H_Msk;
pub const RTC_CR_TSIE_Pos: u32 = 15;
pub const RTC_CR_TSIE_Msk: u32 = 0x1 << RTC_CR_TSIE_Pos;
pub const RTC_CR_TSIE: u32 = RTC_CR_TSIE_Msk;
pub const RTC_CR_WUTIE_Pos: u32 = 14;
pub const RTC_CR_WUTIE_Msk: u32 = 0x1 << RTC_CR_WUTIE_Pos;
pub const RTC_CR_WUTIE: u32 = RTC_CR_WUTIE_Msk;
pub const RTC_CR_ALRBIE_Pos: u32 = 13;
pub const RTC_CR_ALRBIE_Msk: u32 = 0x1 << RTC_CR_ALRBIE_Pos;
pub const RTC_CR_ALRBIE: u32 = RTC_CR_ALRBIE_Msk;
pub const RTC_CR_ALRAIE_Pos: u32 = 12;
pub const RTC_CR_ALRAIE_Msk: u32 = 0x1 << RTC_CR_ALRAIE_Pos;
pub const RTC_CR_ALRAIE: u32 = RTC_CR_ALRAIE_Msk;
pub const RTC_CR_TSE_Pos: u32 = 11;
pub const RTC_CR_TSE_Msk: u32 = 0x1 << RTC_CR_TSE_Pos;
pub const RTC_CR_TSE: u32 = RTC_CR_TSE_Msk;
pub const RTC_CR_WUTE_Pos: u32 = 10;
pub const RTC_CR_WUTE_Msk: u32 = 0x1 << RTC_CR_WUTE_Pos;
pub const RTC_CR_WUTE: u32 = RTC_CR_WUTE_Msk;
pub const RTC_CR_ALRBE_Pos: u32 = 9;
pub const RTC_CR_ALRBE_Msk: u32 = 0x1 << RTC_CR_ALRBE_Pos;
pub const RTC_CR_ALRBE: u32 = RTC_CR_ALRBE_Msk;
pub const RTC_CR_ALRAE_Pos: u32 = 8;
pub const RTC_CR_ALRAE_Msk: u32 = 0x1 << RTC_CR_ALRAE_Pos;
pub const RTC_CR_ALRAE: u32 = RTC_CR_ALRAE_Msk;
pub const RTC_CR_FMT_Pos: u32 = 6;
pub const RTC_CR_FMT_Msk: u32 = 0x1 << RTC_CR_FMT_Pos;
pub const RTC_CR_FMT: u32 = RTC_CR_FMT_Msk;
pub const RTC_CR_BYPSHAD_Pos: u32 = 5;
pub const RTC_CR_BYPSHAD_Msk: u32 = 0x1 << RTC_CR_BYPSHAD_Pos;
pub const RTC_CR_BYPSHAD: u32 = RTC_CR_BYPSHAD_Msk;
pub const RTC_CR_REFCKON_Pos: u32 = 4;
pub const RTC_CR_REFCKON_Msk: u32 = 0x1 << RTC_CR_REFCKON_Pos;
pub const RTC_CR_REFCKON: u32 = RTC_CR_REFCKON_Msk;
pub const RTC_CR_TSEDGE_Pos: u32 = 3;
pub const RTC_CR_TSEDGE_Msk: u32 = 0x1 << RTC_CR_TSEDGE_Pos;
pub const RTC_CR_TSEDGE: u32 = RTC_CR_TSEDGE_Msk;
pub const RTC_CR_WUCKSEL_Pos: u32 = 0;
pub const RTC_CR_WUCKSEL_Msk: u32 = 0x7 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL: u32 = RTC_CR_WUCKSEL_Msk;
pub const RTC_CR_WUCKSEL_0: u32 = 0x1 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_1: u32 = 0x2 << RTC_CR_WUCKSEL_Pos;
pub const RTC_CR_WUCKSEL_2: u32 = 0x4 << RTC_CR_WUCKSEL_Pos;
pub const RTC_WPR_KEY_Pos: u32 = 0;
pub const RTC_WPR_KEY_Msk: u32 = 0xFF << RTC_WPR_KEY_Pos;
pub const RTC_WPR_KEY: u32 = RTC_WPR_KEY_Msk;
pub const RTC_CALR_CALP_Pos: u32 = 15;
pub const RTC_CALR_CALP_Msk: u32 = 0x1 << RTC_CALR_CALP_Pos;
pub const RTC_CALR_CALP: u32 = RTC_CALR_CALP_Msk;
pub const RTC_CALR_CALW8_Pos: u32 = 14;
pub const RTC_CALR_CALW8_Msk: u32 = 0x1 << RTC_CALR_CALW8_Pos;
pub const RTC_CALR_CALW8: u32 = RTC_CALR_CALW8_Msk;
pub const RTC_CALR_CALW16_Pos: u32 = 13;
pub const RTC_CALR_CALW16_Msk: u32 = 0x1 << RTC_CALR_CALW16_Pos;
pub const RTC_CALR_CALW16: u32 = RTC_CALR_CALW16_Msk;
pub const RTC_CALR_CALM_Pos: u32 = 0;
pub const RTC_CALR_CALM_Msk: u32 = 0x1FF << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM: u32 = RTC_CALR_CALM_Msk;
pub const RTC_CALR_CALM_0: u32 = 0x001 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_1: u32 = 0x002 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_2: u32 = 0x004 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_3: u32 = 0x008 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_4: u32 = 0x010 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_5: u32 = 0x020 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_6: u32 = 0x040 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_7: u32 = 0x080 << RTC_CALR_CALM_Pos;
pub const RTC_CALR_CALM_8: u32 = 0x100 << RTC_CALR_CALM_Pos;
pub const RTC_SHIFTR_SUBFS_Pos: u32 = 0;
pub const RTC_SHIFTR_SUBFS_Msk: u32 = 0x7FFF << RTC_SHIFTR_SUBFS_Pos;
pub const RTC_SHIFTR_SUBFS: u32 = RTC_SHIFTR_SUBFS_Msk;
pub const RTC_SHIFTR_ADD1S_Pos: u32 = 31;
pub const RTC_SHIFTR_ADD1S_Msk: u32 = 0x1 << RTC_SHIFTR_ADD1S_Pos;
pub const RTC_SHIFTR_ADD1S: u32 = RTC_SHIFTR_ADD1S_Msk;
pub const RTC_TSTR_PM_Pos: u32 = 22;
pub const RTC_TSTR_PM_Msk: u32 = 0x1 << RTC_TSTR_PM_Pos;
pub const RTC_TSTR_PM: u32 = RTC_TSTR_PM_Msk;
pub const RTC_TSTR_HT_Pos: u32 = 20;
pub const RTC_TSTR_HT_Msk: u32 = 0x3 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT: u32 = RTC_TSTR_HT_Msk;
pub const RTC_TSTR_HT_0: u32 = 0x1 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HT_1: u32 = 0x2 << RTC_TSTR_HT_Pos;
pub const RTC_TSTR_HU_Pos: u32 = 16;
pub const RTC_TSTR_HU_Msk: u32 = 0xF << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU: u32 = RTC_TSTR_HU_Msk;
pub const RTC_TSTR_HU_0: u32 = 0x1 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_1: u32 = 0x2 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_2: u32 = 0x4 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_HU_3: u32 = 0x8 << RTC_TSTR_HU_Pos;
pub const RTC_TSTR_MNT_Pos: u32 = 12;
pub const RTC_TSTR_MNT_Msk: u32 = 0x7 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT: u32 = RTC_TSTR_MNT_Msk;
pub const RTC_TSTR_MNT_0: u32 = 0x1 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_1: u32 = 0x2 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNT_2: u32 = 0x4 << RTC_TSTR_MNT_Pos;
pub const RTC_TSTR_MNU_Pos: u32 = 8;
pub const RTC_TSTR_MNU_Msk: u32 = 0xF << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU: u32 = RTC_TSTR_MNU_Msk;
pub const RTC_TSTR_MNU_0: u32 = 0x1 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_1: u32 = 0x2 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_2: u32 = 0x4 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_MNU_3: u32 = 0x8 << RTC_TSTR_MNU_Pos;
pub const RTC_TSTR_ST_Pos: u32 = 4;
pub const RTC_TSTR_ST_Msk: u32 = 0x7 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST: u32 = RTC_TSTR_ST_Msk;
pub const RTC_TSTR_ST_0: u32 = 0x1 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_1: u32 = 0x2 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_ST_2: u32 = 0x4 << RTC_TSTR_ST_Pos;
pub const RTC_TSTR_SU_Pos: u32 = 0;
pub const RTC_TSTR_SU_Msk: u32 = 0xF << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU: u32 = RTC_TSTR_SU_Msk;
pub const RTC_TSTR_SU_0: u32 = 0x1 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_1: u32 = 0x2 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_2: u32 = 0x4 << RTC_TSTR_SU_Pos;
pub const RTC_TSTR_SU_3: u32 = 0x8 << RTC_TSTR_SU_Pos;
pub const RTC_TSDR_WDU_Pos: u32 = 13;
pub const RTC_TSDR_WDU_Msk: u32 = 0x7 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU: u32 = RTC_TSDR_WDU_Msk;
pub const RTC_TSDR_WDU_0: u32 = 0x1 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_1: u32 = 0x2 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_WDU_2: u32 = 0x4 << RTC_TSDR_WDU_Pos;
pub const RTC_TSDR_MT_Pos: u32 = 12;
pub const RTC_TSDR_MT_Msk: u32 = 0x1 << RTC_TSDR_MT_Pos;
pub const RTC_TSDR_MT: u32 = RTC_TSDR_MT_Msk;
pub const RTC_TSDR_MU_Pos: u32 = 8;
pub const RTC_TSDR_MU_Msk: u32 = 0xF << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU: u32 = RTC_TSDR_MU_Msk;
pub const RTC_TSDR_MU_0: u32 = 0x1 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_1: u32 = 0x2 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_2: u32 = 0x4 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_MU_3: u32 = 0x8 << RTC_TSDR_MU_Pos;
pub const RTC_TSDR_DT_Pos: u32 = 4;
pub const RTC_TSDR_DT_Msk: u32 = 0x3 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT: u32 = RTC_TSDR_DT_Msk;
pub const RTC_TSDR_DT_0: u32 = 0x1 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DT_1: u32 = 0x2 << RTC_TSDR_DT_Pos;
pub const RTC_TSDR_DU_Pos: u32 = 0;
pub const RTC_TSDR_DU_Msk: u32 = 0xF << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU: u32 = RTC_TSDR_DU_Msk;
pub const RTC_TSDR_DU_0: u32 = 0x1 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_1: u32 = 0x2 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_2: u32 = 0x4 << RTC_TSDR_DU_Pos;
pub const RTC_TSDR_DU_3: u32 = 0x8 << RTC_TSDR_DU_Pos;
pub const RTC_TSSSR_SS_Pos: u32 = 0;
pub const RTC_TSSSR_SS_Msk: u32 = 0xFFFF << RTC_TSSSR_SS_Pos;
pub const RTC_TSSSR_SS: u32 = RTC_TSSSR_SS_Msk;
pub const RTC_ALRMAR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMAR_MSK4_Msk: u32 = 0x1 << RTC_ALRMAR_MSK4_Pos;
pub const RTC_ALRMAR_MSK4: u32 = RTC_ALRMAR_MSK4_Msk;
pub const RTC_ALRMAR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMAR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMAR_WDSEL_Pos;
pub const RTC_ALRMAR_WDSEL: u32 = RTC_ALRMAR_WDSEL_Msk;
pub const RTC_ALRMAR_DT_Pos: u32 = 28;
pub const RTC_ALRMAR_DT_Msk: u32 = 0x3 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT: u32 = RTC_ALRMAR_DT_Msk;
pub const RTC_ALRMAR_DT_0: u32 = 0x1 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DT_1: u32 = 0x2 << RTC_ALRMAR_DT_Pos;
pub const RTC_ALRMAR_DU_Pos: u32 = 24;
pub const RTC_ALRMAR_DU_Msk: u32 = 0xF << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU: u32 = RTC_ALRMAR_DU_Msk;
pub const RTC_ALRMAR_DU_0: u32 = 0x1 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_1: u32 = 0x2 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_2: u32 = 0x4 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_DU_3: u32 = 0x8 << RTC_ALRMAR_DU_Pos;
pub const RTC_ALRMAR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMAR_MSK3_Msk: u32 = 0x1 << RTC_ALRMAR_MSK3_Pos;
pub const RTC_ALRMAR_MSK3: u32 = RTC_ALRMAR_MSK3_Msk;
pub const RTC_ALRMAR_PM_Pos: u32 = 22;
pub const RTC_ALRMAR_PM_Msk: u32 = 0x1 << RTC_ALRMAR_PM_Pos;
pub const RTC_ALRMAR_PM: u32 = RTC_ALRMAR_PM_Msk;
pub const RTC_ALRMAR_HT_Pos: u32 = 20;
pub const RTC_ALRMAR_HT_Msk: u32 = 0x3 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT: u32 = RTC_ALRMAR_HT_Msk;
pub const RTC_ALRMAR_HT_0: u32 = 0x1 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HT_1: u32 = 0x2 << RTC_ALRMAR_HT_Pos;
pub const RTC_ALRMAR_HU_Pos: u32 = 16;
pub const RTC_ALRMAR_HU_Msk: u32 = 0xF << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU: u32 = RTC_ALRMAR_HU_Msk;
pub const RTC_ALRMAR_HU_0: u32 = 0x1 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_1: u32 = 0x2 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_2: u32 = 0x4 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_HU_3: u32 = 0x8 << RTC_ALRMAR_HU_Pos;
pub const RTC_ALRMAR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMAR_MSK2_Msk: u32 = 0x1 << RTC_ALRMAR_MSK2_Pos;
pub const RTC_ALRMAR_MSK2: u32 = RTC_ALRMAR_MSK2_Msk;
pub const RTC_ALRMAR_MNT_Pos: u32 = 12;
pub const RTC_ALRMAR_MNT_Msk: u32 = 0x7 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT: u32 = RTC_ALRMAR_MNT_Msk;
pub const RTC_ALRMAR_MNT_0: u32 = 0x1 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_1: u32 = 0x2 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNT_2: u32 = 0x4 << RTC_ALRMAR_MNT_Pos;
pub const RTC_ALRMAR_MNU_Pos: u32 = 8;
pub const RTC_ALRMAR_MNU_Msk: u32 = 0xF << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU: u32 = RTC_ALRMAR_MNU_Msk;
pub const RTC_ALRMAR_MNU_0: u32 = 0x1 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_1: u32 = 0x2 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_2: u32 = 0x4 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MNU_3: u32 = 0x8 << RTC_ALRMAR_MNU_Pos;
pub const RTC_ALRMAR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMAR_MSK1_Msk: u32 = 0x1 << RTC_ALRMAR_MSK1_Pos;
pub const RTC_ALRMAR_MSK1: u32 = RTC_ALRMAR_MSK1_Msk;
pub const RTC_ALRMAR_ST_Pos: u32 = 4;
pub const RTC_ALRMAR_ST_Msk: u32 = 0x7 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST: u32 = RTC_ALRMAR_ST_Msk;
pub const RTC_ALRMAR_ST_0: u32 = 0x1 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_1: u32 = 0x2 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_ST_2: u32 = 0x4 << RTC_ALRMAR_ST_Pos;
pub const RTC_ALRMAR_SU_Pos: u32 = 0;
pub const RTC_ALRMAR_SU_Msk: u32 = 0xF << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU: u32 = RTC_ALRMAR_SU_Msk;
pub const RTC_ALRMAR_SU_0: u32 = 0x1 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_1: u32 = 0x2 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_2: u32 = 0x4 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMAR_SU_3: u32 = 0x8 << RTC_ALRMAR_SU_Pos;
pub const RTC_ALRMASSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMASSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS: u32 = RTC_ALRMASSR_MASKSS_Msk;
pub const RTC_ALRMASSR_MASKSS_0: u32 = 0x1 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_1: u32 = 0x2 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_2: u32 = 0x4 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_MASKSS_3: u32 = 0x8 << RTC_ALRMASSR_MASKSS_Pos;
pub const RTC_ALRMASSR_SS_Pos: u32 = 0;
pub const RTC_ALRMASSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMASSR_SS_Pos;
pub const RTC_ALRMASSR_SS: u32 = RTC_ALRMASSR_SS_Msk;
pub const RTC_ALRMBR_MSK4_Pos: u32 = 31;
pub const RTC_ALRMBR_MSK4_Msk: u32 = 0x1 << RTC_ALRMBR_MSK4_Pos;
pub const RTC_ALRMBR_MSK4: u32 = RTC_ALRMBR_MSK4_Msk;
pub const RTC_ALRMBR_WDSEL_Pos: u32 = 30;
pub const RTC_ALRMBR_WDSEL_Msk: u32 = 0x1 << RTC_ALRMBR_WDSEL_Pos;
pub const RTC_ALRMBR_WDSEL: u32 = RTC_ALRMBR_WDSEL_Msk;
pub const RTC_ALRMBR_DT_Pos: u32 = 28;
pub const RTC_ALRMBR_DT_Msk: u32 = 0x3 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT: u32 = RTC_ALRMBR_DT_Msk;
pub const RTC_ALRMBR_DT_0: u32 = 0x1 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DT_1: u32 = 0x2 << RTC_ALRMBR_DT_Pos;
pub const RTC_ALRMBR_DU_Pos: u32 = 24;
pub const RTC_ALRMBR_DU_Msk: u32 = 0xF << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU: u32 = RTC_ALRMBR_DU_Msk;
pub const RTC_ALRMBR_DU_0: u32 = 0x1 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_1: u32 = 0x2 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_2: u32 = 0x4 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_DU_3: u32 = 0x8 << RTC_ALRMBR_DU_Pos;
pub const RTC_ALRMBR_MSK3_Pos: u32 = 23;
pub const RTC_ALRMBR_MSK3_Msk: u32 = 0x1 << RTC_ALRMBR_MSK3_Pos;
pub const RTC_ALRMBR_MSK3: u32 = RTC_ALRMBR_MSK3_Msk;
pub const RTC_ALRMBR_PM_Pos: u32 = 22;
pub const RTC_ALRMBR_PM_Msk: u32 = 0x1 << RTC_ALRMBR_PM_Pos;
pub const RTC_ALRMBR_PM: u32 = RTC_ALRMBR_PM_Msk;
pub const RTC_ALRMBR_HT_Pos: u32 = 20;
pub const RTC_ALRMBR_HT_Msk: u32 = 0x3 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT: u32 = RTC_ALRMBR_HT_Msk;
pub const RTC_ALRMBR_HT_0: u32 = 0x1 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HT_1: u32 = 0x2 << RTC_ALRMBR_HT_Pos;
pub const RTC_ALRMBR_HU_Pos: u32 = 16;
pub const RTC_ALRMBR_HU_Msk: u32 = 0xF << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU: u32 = RTC_ALRMBR_HU_Msk;
pub const RTC_ALRMBR_HU_0: u32 = 0x1 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_1: u32 = 0x2 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_2: u32 = 0x4 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_HU_3: u32 = 0x8 << RTC_ALRMBR_HU_Pos;
pub const RTC_ALRMBR_MSK2_Pos: u32 = 15;
pub const RTC_ALRMBR_MSK2_Msk: u32 = 0x1 << RTC_ALRMBR_MSK2_Pos;
pub const RTC_ALRMBR_MSK2: u32 = RTC_ALRMBR_MSK2_Msk;
pub const RTC_ALRMBR_MNT_Pos: u32 = 12;
pub const RTC_ALRMBR_MNT_Msk: u32 = 0x7 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT: u32 = RTC_ALRMBR_MNT_Msk;
pub const RTC_ALRMBR_MNT_0: u32 = 0x1 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_1: u32 = 0x2 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNT_2: u32 = 0x4 << RTC_ALRMBR_MNT_Pos;
pub const RTC_ALRMBR_MNU_Pos: u32 = 8;
pub const RTC_ALRMBR_MNU_Msk: u32 = 0xF << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU: u32 = RTC_ALRMBR_MNU_Msk;
pub const RTC_ALRMBR_MNU_0: u32 = 0x1 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_1: u32 = 0x2 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_2: u32 = 0x4 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MNU_3: u32 = 0x8 << RTC_ALRMBR_MNU_Pos;
pub const RTC_ALRMBR_MSK1_Pos: u32 = 7;
pub const RTC_ALRMBR_MSK1_Msk: u32 = 0x1 << RTC_ALRMBR_MSK1_Pos;
pub const RTC_ALRMBR_MSK1: u32 = RTC_ALRMBR_MSK1_Msk;
pub const RTC_ALRMBR_ST_Pos: u32 = 4;
pub const RTC_ALRMBR_ST_Msk: u32 = 0x7 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST: u32 = RTC_ALRMBR_ST_Msk;
pub const RTC_ALRMBR_ST_0: u32 = 0x1 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_1: u32 = 0x2 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_ST_2: u32 = 0x4 << RTC_ALRMBR_ST_Pos;
pub const RTC_ALRMBR_SU_Pos: u32 = 0;
pub const RTC_ALRMBR_SU_Msk: u32 = 0xF << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU: u32 = RTC_ALRMBR_SU_Msk;
pub const RTC_ALRMBR_SU_0: u32 = 0x1 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_1: u32 = 0x2 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_2: u32 = 0x4 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBR_SU_3: u32 = 0x8 << RTC_ALRMBR_SU_Pos;
pub const RTC_ALRMBSSR_MASKSS_Pos: u32 = 24;
pub const RTC_ALRMBSSR_MASKSS_Msk: u32 = 0xF << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS: u32 = RTC_ALRMBSSR_MASKSS_Msk;
pub const RTC_ALRMBSSR_MASKSS_0: u32 = 0x1 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_1: u32 = 0x2 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_2: u32 = 0x4 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_MASKSS_3: u32 = 0x8 << RTC_ALRMBSSR_MASKSS_Pos;
pub const RTC_ALRMBSSR_SS_Pos: u32 = 0;
pub const RTC_ALRMBSSR_SS_Msk: u32 = 0x7FFF << RTC_ALRMBSSR_SS_Pos;
pub const RTC_ALRMBSSR_SS: u32 = RTC_ALRMBSSR_SS_Msk;
pub const RTC_SR_ITSF_Pos: u32 = 5;
pub const RTC_SR_ITSF_Msk: u32 = 0x1 << RTC_SR_ITSF_Pos;
pub const RTC_SR_ITSF: u32 = RTC_SR_ITSF_Msk;
pub const RTC_SR_TSOVF_Pos: u32 = 4;
pub const RTC_SR_TSOVF_Msk: u32 = 0x1 << RTC_SR_TSOVF_Pos;
pub const RTC_SR_TSOVF: u32 = RTC_SR_TSOVF_Msk;
pub const RTC_SR_TSF_Pos: u32 = 3;
pub const RTC_SR_TSF_Msk: u32 = 0x1 << RTC_SR_TSF_Pos;
pub const RTC_SR_TSF: u32 = RTC_SR_TSF_Msk;
pub const RTC_SR_WUTF_Pos: u32 = 2;
pub const RTC_SR_WUTF_Msk: u32 = 0x1 << RTC_SR_WUTF_Pos;
pub const RTC_SR_WUTF: u32 = RTC_SR_WUTF_Msk;
pub const RTC_SR_ALRBF_Pos: u32 = 1;
pub const RTC_SR_ALRBF_Msk: u32 = 0x1 << RTC_SR_ALRBF_Pos;
pub const RTC_SR_ALRBF: u32 = RTC_SR_ALRBF_Msk;
pub const RTC_SR_ALRAF_Pos: u32 = 0;
pub const RTC_SR_ALRAF_Msk: u32 = 0x1 << RTC_SR_ALRAF_Pos;
pub const RTC_SR_ALRAF: u32 = RTC_SR_ALRAF_Msk;
pub const RTC_MISR_ITSMF_Pos: u32 = 5;
pub const RTC_MISR_ITSMF_Msk: u32 = 0x1 << RTC_MISR_ITSMF_Pos;
pub const RTC_MISR_ITSMF: u32 = RTC_MISR_ITSMF_Msk;
pub const RTC_MISR_TSOVMF_Pos: u32 = 4;
pub const RTC_MISR_TSOVMF_Msk: u32 = 0x1 << RTC_MISR_TSOVMF_Pos;
pub const RTC_MISR_TSOVMF: u32 = RTC_MISR_TSOVMF_Msk;
pub const RTC_MISR_TSMF_Pos: u32 = 3;
pub const RTC_MISR_TSMF_Msk: u32 = 0x1 << RTC_MISR_TSMF_Pos;
pub const RTC_MISR_TSMF: u32 = RTC_MISR_TSMF_Msk;
pub const RTC_MISR_WUTMF_Pos: u32 = 2;
pub const RTC_MISR_WUTMF_Msk: u32 = 0x1 << RTC_MISR_WUTMF_Pos;
pub const RTC_MISR_WUTMF: u32 = RTC_MISR_WUTMF_Msk;
pub const RTC_MISR_ALRBMF_Pos: u32 = 1;
pub const RTC_MISR_ALRBMF_Msk: u32 = 0x1 << RTC_MISR_ALRBMF_Pos;
pub const RTC_MISR_ALRBMF: u32 = RTC_MISR_ALRBMF_Msk;
pub const RTC_MISR_ALRAMF_Pos: u32 = 0;
pub const RTC_MISR_ALRAMF_Msk: u32 = 0x1 << RTC_MISR_ALRAMF_Pos;
pub const RTC_MISR_ALRAMF: u32 = RTC_MISR_ALRAMF_Msk;
pub const RTC_SCR_CITSF_Pos: u32 = 5;
pub const RTC_SCR_CITSF_Msk: u32 = 0x1 << RTC_SCR_CITSF_Pos;
pub const RTC_SCR_CITSF: u32 = RTC_SCR_CITSF_Msk;
pub const RTC_SCR_CTSOVF_Pos: u32 = 4;
pub const RTC_SCR_CTSOVF_Msk: u32 = 0x1 << RTC_SCR_CTSOVF_Pos;
pub const RTC_SCR_CTSOVF: u32 = RTC_SCR_CTSOVF_Msk;
pub const RTC_SCR_CTSF_Pos: u32 = 3;
pub const RTC_SCR_CTSF_Msk: u32 = 0x1 << RTC_SCR_CTSF_Pos;
pub const RTC_SCR_CTSF: u32 = RTC_SCR_CTSF_Msk;
pub const RTC_SCR_CWUTF_Pos: u32 = 2;
pub const RTC_SCR_CWUTF_Msk: u32 = 0x1 << RTC_SCR_CWUTF_Pos;
pub const RTC_SCR_CWUTF: u32 = RTC_SCR_CWUTF_Msk;
pub const RTC_SCR_CALRBF_Pos: u32 = 1;
pub const RTC_SCR_CALRBF_Msk: u32 = 0x1 << RTC_SCR_CALRBF_Pos;
pub const RTC_SCR_CALRBF: u32 = RTC_SCR_CALRBF_Msk;
pub const RTC_SCR_CALRAF_Pos: u32 = 0;
pub const RTC_SCR_CALRAF_Msk: u32 = 0x1 << RTC_SCR_CALRAF_Pos;
pub const RTC_SCR_CALRAF: u32 = RTC_SCR_CALRAF_Msk;
pub const TAMP_CR1_TAMP1E_Pos: u32 = 0;
pub const TAMP_CR1_TAMP1E_Msk: u32 = 0x1 << TAMP_CR1_TAMP1E_Pos;
pub const TAMP_CR1_TAMP1E: u32 = TAMP_CR1_TAMP1E_Msk;
pub const TAMP_CR1_TAMP2E_Pos: u32 = 1;
pub const TAMP_CR1_TAMP2E_Msk: u32 = 0x1 << TAMP_CR1_TAMP2E_Pos;
pub const TAMP_CR1_TAMP2E: u32 = TAMP_CR1_TAMP2E_Msk;
pub const TAMP_CR1_ITAMP3E_Pos: u32 = 18;
pub const TAMP_CR1_ITAMP3E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP3E_Pos;
pub const TAMP_CR1_ITAMP3E: u32 = TAMP_CR1_ITAMP3E_Msk;
pub const TAMP_CR1_ITAMP4E_Pos: u32 = 19;
pub const TAMP_CR1_ITAMP4E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP4E_Pos;
pub const TAMP_CR1_ITAMP4E: u32 = TAMP_CR1_ITAMP4E_Msk;
pub const TAMP_CR1_ITAMP5E_Pos: u32 = 20;
pub const TAMP_CR1_ITAMP5E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP5E_Pos;
pub const TAMP_CR1_ITAMP5E: u32 = TAMP_CR1_ITAMP5E_Msk;
pub const TAMP_CR1_ITAMP6E_Pos: u32 = 21;
pub const TAMP_CR1_ITAMP6E_Msk: u32 = 0x1 << TAMP_CR1_ITAMP6E_Pos;
pub const TAMP_CR1_ITAMP6E: u32 = TAMP_CR1_ITAMP6E_Msk;
pub const TAMP_CR2_TAMP1NOERASE_Pos: u32 = 0;
pub const TAMP_CR2_TAMP1NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP1NOERASE_Pos;
pub const TAMP_CR2_TAMP1NOERASE: u32 = TAMP_CR2_TAMP1NOERASE_Msk;
pub const TAMP_CR2_TAMP2NOERASE_Pos: u32 = 1;
pub const TAMP_CR2_TAMP2NOERASE_Msk: u32 = 0x1 << TAMP_CR2_TAMP2NOERASE_Pos;
pub const TAMP_CR2_TAMP2NOERASE: u32 = TAMP_CR2_TAMP2NOERASE_Msk;
pub const TAMP_CR2_TAMP1MSK_Pos: u32 = 16;
pub const TAMP_CR2_TAMP1MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP1MSK_Pos;
pub const TAMP_CR2_TAMP1MSK: u32 = TAMP_CR2_TAMP1MSK_Msk;
pub const TAMP_CR2_TAMP2MSK_Pos: u32 = 17;
pub const TAMP_CR2_TAMP2MSK_Msk: u32 = 0x1 << TAMP_CR2_TAMP2MSK_Pos;
pub const TAMP_CR2_TAMP2MSK: u32 = TAMP_CR2_TAMP2MSK_Msk;
pub const TAMP_CR2_TAMP1TRG_Pos: u32 = 24;
pub const TAMP_CR2_TAMP1TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP1TRG_Pos;
pub const TAMP_CR2_TAMP1TRG: u32 = TAMP_CR2_TAMP1TRG_Msk;
pub const TAMP_CR2_TAMP2TRG_Pos: u32 = 25;
pub const TAMP_CR2_TAMP2TRG_Msk: u32 = 0x1 << TAMP_CR2_TAMP2TRG_Pos;
pub const TAMP_CR2_TAMP2TRG: u32 = TAMP_CR2_TAMP2TRG_Msk;
pub const TAMP_FLTCR_TAMPFREQ_0: u32 = 0x00000001;
pub const TAMP_FLTCR_TAMPFREQ_1: u32 = 0x00000002;
pub const TAMP_FLTCR_TAMPFREQ_2: u32 = 0x00000004;
pub const TAMP_FLTCR_TAMPFREQ_Pos: u32 = 0;
pub const TAMP_FLTCR_TAMPFREQ_Msk: u32 = 0x7 << TAMP_FLTCR_TAMPFREQ_Pos;
pub const TAMP_FLTCR_TAMPFREQ: u32 = TAMP_FLTCR_TAMPFREQ_Msk;
pub const TAMP_FLTCR_TAMPFLT_0: u32 = 0x00000008;
pub const TAMP_FLTCR_TAMPFLT_1: u32 = 0x00000010;
pub const TAMP_FLTCR_TAMPFLT_Pos: u32 = 3;
pub const TAMP_FLTCR_TAMPFLT_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPFLT_Pos;
pub const TAMP_FLTCR_TAMPFLT: u32 = TAMP_FLTCR_TAMPFLT_Msk;
pub const TAMP_FLTCR_TAMPPRCH_0: u32 = 0x00000020;
pub const TAMP_FLTCR_TAMPPRCH_1: u32 = 0x00000040;
pub const TAMP_FLTCR_TAMPPRCH_Pos: u32 = 5;
pub const TAMP_FLTCR_TAMPPRCH_Msk: u32 = 0x3 << TAMP_FLTCR_TAMPPRCH_Pos;
pub const TAMP_FLTCR_TAMPPRCH: u32 = TAMP_FLTCR_TAMPPRCH_Msk;
pub const TAMP_FLTCR_TAMPPUDIS_Pos: u32 = 7;
pub const TAMP_FLTCR_TAMPPUDIS_Msk: u32 = 0x1 << TAMP_FLTCR_TAMPPUDIS_Pos;
pub const TAMP_FLTCR_TAMPPUDIS: u32 = TAMP_FLTCR_TAMPPUDIS_Msk;
pub const TAMP_IER_TAMP1IE_Pos: u32 = 0;
pub const TAMP_IER_TAMP1IE_Msk: u32 = 0x1 << TAMP_IER_TAMP1IE_Pos;
pub const TAMP_IER_TAMP1IE: u32 = TAMP_IER_TAMP1IE_Msk;
pub const TAMP_IER_TAMP2IE_Pos: u32 = 1;
pub const TAMP_IER_TAMP2IE_Msk: u32 = 0x1 << TAMP_IER_TAMP2IE_Pos;
pub const TAMP_IER_TAMP2IE: u32 = TAMP_IER_TAMP2IE_Msk;
pub const TAMP_IER_ITAMP3IE_Pos: u32 = 18;
pub const TAMP_IER_ITAMP3IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP3IE_Pos;
pub const TAMP_IER_ITAMP3IE: u32 = TAMP_IER_ITAMP3IE_Msk;
pub const TAMP_IER_ITAMP4IE_Pos: u32 = 19;
pub const TAMP_IER_ITAMP4IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP4IE_Pos;
pub const TAMP_IER_ITAMP4IE: u32 = TAMP_IER_ITAMP4IE_Msk;
pub const TAMP_IER_ITAMP5IE_Pos: u32 = 20;
pub const TAMP_IER_ITAMP5IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP5IE_Pos;
pub const TAMP_IER_ITAMP5IE: u32 = TAMP_IER_ITAMP5IE_Msk;
pub const TAMP_IER_ITAMP6IE_Pos: u32 = 21;
pub const TAMP_IER_ITAMP6IE_Msk: u32 = 0x1 << TAMP_IER_ITAMP6IE_Pos;
pub const TAMP_IER_ITAMP6IE: u32 = TAMP_IER_ITAMP6IE_Msk;
pub const TAMP_SR_TAMP1F_Pos: u32 = 0;
pub const TAMP_SR_TAMP1F_Msk: u32 = 0x1 << TAMP_SR_TAMP1F_Pos;
pub const TAMP_SR_TAMP1F: u32 = TAMP_SR_TAMP1F_Msk;
pub const TAMP_SR_TAMP2F_Pos: u32 = 1;
pub const TAMP_SR_TAMP2F_Msk: u32 = 0x1 << TAMP_SR_TAMP2F_Pos;
pub const TAMP_SR_TAMP2F: u32 = TAMP_SR_TAMP2F_Msk;
pub const TAMP_SR_ITAMP3F_Pos: u32 = 18;
pub const TAMP_SR_ITAMP3F_Msk: u32 = 0x1 << TAMP_SR_ITAMP3F_Pos;
pub const TAMP_SR_ITAMP3F: u32 = TAMP_SR_ITAMP3F_Msk;
pub const TAMP_SR_ITAMP4F_Pos: u32 = 19;
pub const TAMP_SR_ITAMP4F_Msk: u32 = 0x1 << TAMP_SR_ITAMP4F_Pos;
pub const TAMP_SR_ITAMP4F: u32 = TAMP_SR_ITAMP4F_Msk;
pub const TAMP_SR_ITAMP5F_Pos: u32 = 20;
pub const TAMP_SR_ITAMP5F_Msk: u32 = 0x1 << TAMP_SR_ITAMP5F_Pos;
pub const TAMP_SR_ITAMP5F: u32 = TAMP_SR_ITAMP5F_Msk;
pub const TAMP_SR_ITAMP6F_Pos: u32 = 21;
pub const TAMP_SR_ITAMP6F_Msk: u32 = 0x1 << TAMP_SR_ITAMP6F_Pos;
pub const TAMP_SR_ITAMP6F: u32 = TAMP_SR_ITAMP6F_Msk;
pub const TAMP_MISR_TAMP1MF_Pos: u32 = 0;
pub const TAMP_MISR_TAMP1MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP1MF_Pos;
pub const TAMP_MISR_TAMP1MF: u32 = TAMP_MISR_TAMP1MF_Msk;
pub const TAMP_MISR_TAMP2MF_Pos: u32 = 1;
pub const TAMP_MISR_TAMP2MF_Msk: u32 = 0x1 << TAMP_MISR_TAMP2MF_Pos;
pub const TAMP_MISR_TAMP2MF: u32 = TAMP_MISR_TAMP2MF_Msk;
pub const TAMP_MISR_ITAMP3MF_Pos: u32 = 18;
pub const TAMP_MISR_ITAMP3MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP3MF_Pos;
pub const TAMP_MISR_ITAMP3MF: u32 = TAMP_MISR_ITAMP3MF_Msk;
pub const TAMP_MISR_ITAMP4MF_Pos: u32 = 19;
pub const TAMP_MISR_ITAMP4MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP4MF_Pos;
pub const TAMP_MISR_ITAMP4MF: u32 = TAMP_MISR_ITAMP4MF_Msk;
pub const TAMP_MISR_ITAMP5MF_Pos: u32 = 20;
pub const TAMP_MISR_ITAMP5MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP5MF_Pos;
pub const TAMP_MISR_ITAMP5MF: u32 = TAMP_MISR_ITAMP5MF_Msk;
pub const TAMP_MISR_ITAMP6MF_Pos: u32 = 21;
pub const TAMP_MISR_ITAMP6MF_Msk: u32 = 0x1 << TAMP_MISR_ITAMP6MF_Pos;
pub const TAMP_MISR_ITAMP6MF: u32 = TAMP_MISR_ITAMP6MF_Msk;
pub const TAMP_SCR_CTAMP1F_Pos: u32 = 0;
pub const TAMP_SCR_CTAMP1F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP1F_Pos;
pub const TAMP_SCR_CTAMP1F: u32 = TAMP_SCR_CTAMP1F_Msk;
pub const TAMP_SCR_CTAMP2F_Pos: u32 = 1;
pub const TAMP_SCR_CTAMP2F_Msk: u32 = 0x1 << TAMP_SCR_CTAMP2F_Pos;
pub const TAMP_SCR_CTAMP2F: u32 = TAMP_SCR_CTAMP2F_Msk;
pub const TAMP_SCR_CITAMP3F_Pos: u32 = 18;
pub const TAMP_SCR_CITAMP3F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP3F_Pos;
pub const TAMP_SCR_CITAMP3F: u32 = TAMP_SCR_CITAMP3F_Msk;
pub const TAMP_SCR_CITAMP4F_Pos: u32 = 19;
pub const TAMP_SCR_CITAMP4F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP4F_Pos;
pub const TAMP_SCR_CITAMP4F: u32 = TAMP_SCR_CITAMP4F_Msk;
pub const TAMP_SCR_CITAMP5F_Pos: u32 = 20;
pub const TAMP_SCR_CITAMP5F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP5F_Pos;
pub const TAMP_SCR_CITAMP5F: u32 = TAMP_SCR_CITAMP5F_Msk;
pub const TAMP_SCR_CITAMP6F_Pos: u32 = 21;
pub const TAMP_SCR_CITAMP6F_Msk: u32 = 0x1 << TAMP_SCR_CITAMP6F_Pos;
pub const TAMP_SCR_CITAMP6F: u32 = TAMP_SCR_CITAMP6F_Msk;
pub const TAMP_BKP0R_Pos: u32 = 0;
pub const TAMP_BKP0R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP0R_Pos;
pub const TAMP_BKP0R: u32 = TAMP_BKP0R_Msk;
pub const TAMP_BKP1R_Pos: u32 = 0;
pub const TAMP_BKP1R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP1R_Pos;
pub const TAMP_BKP1R: u32 = TAMP_BKP1R_Msk;
pub const TAMP_BKP2R_Pos: u32 = 0;
pub const TAMP_BKP2R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP2R_Pos;
pub const TAMP_BKP2R: u32 = TAMP_BKP2R_Msk;
pub const TAMP_BKP3R_Pos: u32 = 0;
pub const TAMP_BKP3R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP3R_Pos;
pub const TAMP_BKP3R: u32 = TAMP_BKP3R_Msk;
pub const TAMP_BKP4R_Pos: u32 = 0;
pub const TAMP_BKP4R_Msk: u32 = 0xFFFFFFFF << TAMP_BKP4R_Pos;
pub const TAMP_BKP4R: u32 = TAMP_BKP4R_Msk;
pub const SPI_CR1_CPHA_Pos: u32 = 0;
pub const SPI_CR1_CPHA_Msk: u32 = 0x1 << SPI_CR1_CPHA_Pos;
pub const SPI_CR1_CPHA: u32 = SPI_CR1_CPHA_Msk;
pub const SPI_CR1_CPOL_Pos: u32 = 1;
pub const SPI_CR1_CPOL_Msk: u32 = 0x1 << SPI_CR1_CPOL_Pos;
pub const SPI_CR1_CPOL: u32 = SPI_CR1_CPOL_Msk;
pub const SPI_CR1_MSTR_Pos: u32 = 2;
pub const SPI_CR1_MSTR_Msk: u32 = 0x1 << SPI_CR1_MSTR_Pos;
pub const SPI_CR1_MSTR: u32 = SPI_CR1_MSTR_Msk;
pub const SPI_CR1_BR_Pos: u32 = 3;
pub const SPI_CR1_BR_Msk: u32 = 0x7 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR: u32 = SPI_CR1_BR_Msk;
pub const SPI_CR1_BR_0: u32 = 0x1 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_1: u32 = 0x2 << SPI_CR1_BR_Pos;
pub const SPI_CR1_BR_2: u32 = 0x4 << SPI_CR1_BR_Pos;
pub const SPI_CR1_SPE_Pos: u32 = 6;
pub const SPI_CR1_SPE_Msk: u32 = 0x1 << SPI_CR1_SPE_Pos;
pub const SPI_CR1_SPE: u32 = SPI_CR1_SPE_Msk;
pub const SPI_CR1_LSBFIRST_Pos: u32 = 7;
pub const SPI_CR1_LSBFIRST_Msk: u32 = 0x1 << SPI_CR1_LSBFIRST_Pos;
pub const SPI_CR1_LSBFIRST: u32 = SPI_CR1_LSBFIRST_Msk;
pub const SPI_CR1_SSI_Pos: u32 = 8;
pub const SPI_CR1_SSI_Msk: u32 = 0x1 << SPI_CR1_SSI_Pos;
pub const SPI_CR1_SSI: u32 = SPI_CR1_SSI_Msk;
pub const SPI_CR1_SSM_Pos: u32 = 9;
pub const SPI_CR1_SSM_Msk: u32 = 0x1 << SPI_CR1_SSM_Pos;
pub const SPI_CR1_SSM: u32 = SPI_CR1_SSM_Msk;
pub const SPI_CR1_RXONLY_Pos: u32 = 10;
pub const SPI_CR1_RXONLY_Msk: u32 = 0x1 << SPI_CR1_RXONLY_Pos;
pub const SPI_CR1_RXONLY: u32 = SPI_CR1_RXONLY_Msk;
pub const SPI_CR1_CRCL_Pos: u32 = 11;
pub const SPI_CR1_CRCL_Msk: u32 = 0x1 << SPI_CR1_CRCL_Pos;
pub const SPI_CR1_CRCL: u32 = SPI_CR1_CRCL_Msk;
pub const SPI_CR1_CRCNEXT_Pos: u32 = 12;
pub const SPI_CR1_CRCNEXT_Msk: u32 = 0x1 << SPI_CR1_CRCNEXT_Pos;
pub const SPI_CR1_CRCNEXT: u32 = SPI_CR1_CRCNEXT_Msk;
pub const SPI_CR1_CRCEN_Pos: u32 = 13;
pub const SPI_CR1_CRCEN_Msk: u32 = 0x1 << SPI_CR1_CRCEN_Pos;
pub const SPI_CR1_CRCEN: u32 = SPI_CR1_CRCEN_Msk;
pub const SPI_CR1_BIDIOE_Pos: u32 = 14;
pub const SPI_CR1_BIDIOE_Msk: u32 = 0x1 << SPI_CR1_BIDIOE_Pos;
pub const SPI_CR1_BIDIOE: u32 = SPI_CR1_BIDIOE_Msk;
pub const SPI_CR1_BIDIMODE_Pos: u32 = 15;
pub const SPI_CR1_BIDIMODE_Msk: u32 = 0x1 << SPI_CR1_BIDIMODE_Pos;
pub const SPI_CR1_BIDIMODE: u32 = SPI_CR1_BIDIMODE_Msk;
pub const SPI_CR2_RXDMAEN_Pos: u32 = 0;
pub const SPI_CR2_RXDMAEN_Msk: u32 = 0x1 << SPI_CR2_RXDMAEN_Pos;
pub const SPI_CR2_RXDMAEN: u32 = SPI_CR2_RXDMAEN_Msk;
pub const SPI_CR2_TXDMAEN_Pos: u32 = 1;
pub const SPI_CR2_TXDMAEN_Msk: u32 = 0x1 << SPI_CR2_TXDMAEN_Pos;
pub const SPI_CR2_TXDMAEN: u32 = SPI_CR2_TXDMAEN_Msk;
pub const SPI_CR2_SSOE_Pos: u32 = 2;
pub const SPI_CR2_SSOE_Msk: u32 = 0x1 << SPI_CR2_SSOE_Pos;
pub const SPI_CR2_SSOE: u32 = SPI_CR2_SSOE_Msk;
pub const SPI_CR2_NSSP_Pos: u32 = 3;
pub const SPI_CR2_NSSP_Msk: u32 = 0x1 << SPI_CR2_NSSP_Pos;
pub const SPI_CR2_NSSP: u32 = SPI_CR2_NSSP_Msk;
pub const SPI_CR2_FRF_Pos: u32 = 4;
pub const SPI_CR2_FRF_Msk: u32 = 0x1 << SPI_CR2_FRF_Pos;
pub const SPI_CR2_FRF: u32 = SPI_CR2_FRF_Msk;
pub const SPI_CR2_ERRIE_Pos: u32 = 5;
pub const SPI_CR2_ERRIE_Msk: u32 = 0x1 << SPI_CR2_ERRIE_Pos;
pub const SPI_CR2_ERRIE: u32 = SPI_CR2_ERRIE_Msk;
pub const SPI_CR2_RXNEIE_Pos: u32 = 6;
pub const SPI_CR2_RXNEIE_Msk: u32 = 0x1 << SPI_CR2_RXNEIE_Pos;
pub const SPI_CR2_RXNEIE: u32 = SPI_CR2_RXNEIE_Msk;
pub const SPI_CR2_TXEIE_Pos: u32 = 7;
pub const SPI_CR2_TXEIE_Msk: u32 = 0x1 << SPI_CR2_TXEIE_Pos;
pub const SPI_CR2_TXEIE: u32 = SPI_CR2_TXEIE_Msk;
pub const SPI_CR2_DS_Pos: u32 = 8;
pub const SPI_CR2_DS_Msk: u32 = 0xF << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS: u32 = SPI_CR2_DS_Msk;
pub const SPI_CR2_DS_0: u32 = 0x1 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_1: u32 = 0x2 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_2: u32 = 0x4 << SPI_CR2_DS_Pos;
pub const SPI_CR2_DS_3: u32 = 0x8 << SPI_CR2_DS_Pos;
pub const SPI_CR2_FRXTH_Pos: u32 = 12;
pub const SPI_CR2_FRXTH_Msk: u32 = 0x1 << SPI_CR2_FRXTH_Pos;
pub const SPI_CR2_FRXTH: u32 = SPI_CR2_FRXTH_Msk;
pub const SPI_CR2_LDMARX_Pos: u32 = 13;
pub const SPI_CR2_LDMARX_Msk: u32 = 0x1 << SPI_CR2_LDMARX_Pos;
pub const SPI_CR2_LDMARX: u32 = SPI_CR2_LDMARX_Msk;
pub const SPI_CR2_LDMATX_Pos: u32 = 14;
pub const SPI_CR2_LDMATX_Msk: u32 = 0x1 << SPI_CR2_LDMATX_Pos;
pub const SPI_CR2_LDMATX: u32 = SPI_CR2_LDMATX_Msk;
pub const SPI_SR_RXNE_Pos: u32 = 0;
pub const SPI_SR_RXNE_Msk: u32 = 0x1 << SPI_SR_RXNE_Pos;
pub const SPI_SR_RXNE: u32 = SPI_SR_RXNE_Msk;
pub const SPI_SR_TXE_Pos: u32 = 1;
pub const SPI_SR_TXE_Msk: u32 = 0x1 << SPI_SR_TXE_Pos;
pub const SPI_SR_TXE: u32 = SPI_SR_TXE_Msk;
pub const SPI_SR_CHSIDE_Pos: u32 = 2;
pub const SPI_SR_CHSIDE_Msk: u32 = 0x1 << SPI_SR_CHSIDE_Pos;
pub const SPI_SR_CHSIDE: u32 = SPI_SR_CHSIDE_Msk;
pub const SPI_SR_UDR_Pos: u32 = 3;
pub const SPI_SR_UDR_Msk: u32 = 0x1 << SPI_SR_UDR_Pos;
pub const SPI_SR_UDR: u32 = SPI_SR_UDR_Msk;
pub const SPI_SR_CRCERR_Pos: u32 = 4;
pub const SPI_SR_CRCERR_Msk: u32 = 0x1 << SPI_SR_CRCERR_Pos;
pub const SPI_SR_CRCERR: u32 = SPI_SR_CRCERR_Msk;
pub const SPI_SR_MODF_Pos: u32 = 5;
pub const SPI_SR_MODF_Msk: u32 = 0x1 << SPI_SR_MODF_Pos;
pub const SPI_SR_MODF: u32 = SPI_SR_MODF_Msk;
pub const SPI_SR_OVR_Pos: u32 = 6;
pub const SPI_SR_OVR_Msk: u32 = 0x1 << SPI_SR_OVR_Pos;
pub const SPI_SR_OVR: u32 = SPI_SR_OVR_Msk;
pub const SPI_SR_BSY_Pos: u32 = 7;
pub const SPI_SR_BSY_Msk: u32 = 0x1 << SPI_SR_BSY_Pos;
pub const SPI_SR_BSY: u32 = SPI_SR_BSY_Msk;
pub const SPI_SR_FRE_Pos: u32 = 8;
pub const SPI_SR_FRE_Msk: u32 = 0x1 << SPI_SR_FRE_Pos;
pub const SPI_SR_FRE: u32 = SPI_SR_FRE_Msk;
pub const SPI_SR_FRLVL_Pos: u32 = 9;
pub const SPI_SR_FRLVL_Msk: u32 = 0x3 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FRLVL: u32 = SPI_SR_FRLVL_Msk;
pub const SPI_SR_FRLVL_0: u32 = 0x1 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FRLVL_1: u32 = 0x2 << SPI_SR_FRLVL_Pos;
pub const SPI_SR_FTLVL_Pos: u32 = 11;
pub const SPI_SR_FTLVL_Msk: u32 = 0x3 << SPI_SR_FTLVL_Pos;
pub const SPI_SR_FTLVL: u32 = SPI_SR_FTLVL_Msk;
pub const SPI_SR_FTLVL_0: u32 = 0x1 << SPI_SR_FTLVL_Pos;
pub const SPI_SR_FTLVL_1: u32 = 0x2 << SPI_SR_FTLVL_Pos;
pub const SPI_DR_DR_Pos: u32 = 0;
pub const SPI_DR_DR_Msk: u32 = 0xFFFF << SPI_DR_DR_Pos;
pub const SPI_DR_DR: u32 = SPI_DR_DR_Msk;
pub const SPI_CRCPR_CRCPOLY_Pos: u32 = 0;
pub const SPI_CRCPR_CRCPOLY_Msk: u32 = 0xFFFF << SPI_CRCPR_CRCPOLY_Pos;
pub const SPI_CRCPR_CRCPOLY: u32 = SPI_CRCPR_CRCPOLY_Msk;
pub const SPI_RXCRCR_RXCRC_Pos: u32 = 0;
pub const SPI_RXCRCR_RXCRC_Msk: u32 = 0xFFFF << SPI_RXCRCR_RXCRC_Pos;
pub const SPI_RXCRCR_RXCRC: u32 = SPI_RXCRCR_RXCRC_Msk;
pub const SPI_TXCRCR_TXCRC_Pos: u32 = 0;
pub const SPI_TXCRCR_TXCRC_Msk: u32 = 0xFFFF << SPI_TXCRCR_TXCRC_Pos;
pub const SPI_TXCRCR_TXCRC: u32 = SPI_TXCRCR_TXCRC_Msk;
pub const SPI_I2SCFGR_CHLEN_Pos: u32 = 0;
pub const SPI_I2SCFGR_CHLEN_Msk: u32 = 0x1 << SPI_I2SCFGR_CHLEN_Pos;
pub const SPI_I2SCFGR_CHLEN: u32 = SPI_I2SCFGR_CHLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_Pos: u32 = 1;
pub const SPI_I2SCFGR_DATLEN_Msk: u32 = 0x3 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN: u32 = SPI_I2SCFGR_DATLEN_Msk;
pub const SPI_I2SCFGR_DATLEN_0: u32 = 0x1 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_DATLEN_1: u32 = 0x2 << SPI_I2SCFGR_DATLEN_Pos;
pub const SPI_I2SCFGR_CKPOL_Pos: u32 = 3;
pub const SPI_I2SCFGR_CKPOL_Msk: u32 = 0x1 << SPI_I2SCFGR_CKPOL_Pos;
pub const SPI_I2SCFGR_CKPOL: u32 = SPI_I2SCFGR_CKPOL_Msk;
pub const SPI_I2SCFGR_I2SSTD_Pos: u32 = 4;
pub const SPI_I2SCFGR_I2SSTD_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD: u32 = SPI_I2SCFGR_I2SSTD_Msk;
pub const SPI_I2SCFGR_I2SSTD_0: u32 = 0x1 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_I2SSTD_1: u32 = 0x2 << SPI_I2SCFGR_I2SSTD_Pos;
pub const SPI_I2SCFGR_PCMSYNC_Pos: u32 = 7;
pub const SPI_I2SCFGR_PCMSYNC_Msk: u32 = 0x1 << SPI_I2SCFGR_PCMSYNC_Pos;
pub const SPI_I2SCFGR_PCMSYNC: u32 = SPI_I2SCFGR_PCMSYNC_Msk;
pub const SPI_I2SCFGR_I2SCFG_Pos: u32 = 8;
pub const SPI_I2SCFGR_I2SCFG_Msk: u32 = 0x3 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG: u32 = SPI_I2SCFGR_I2SCFG_Msk;
pub const SPI_I2SCFGR_I2SCFG_0: u32 = 0x1 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SCFG_1: u32 = 0x2 << SPI_I2SCFGR_I2SCFG_Pos;
pub const SPI_I2SCFGR_I2SE_Pos: u32 = 10;
pub const SPI_I2SCFGR_I2SE_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SE_Pos;
pub const SPI_I2SCFGR_I2SE: u32 = SPI_I2SCFGR_I2SE_Msk;
pub const SPI_I2SCFGR_I2SMOD_Pos: u32 = 11;
pub const SPI_I2SCFGR_I2SMOD_Msk: u32 = 0x1 << SPI_I2SCFGR_I2SMOD_Pos;
pub const SPI_I2SCFGR_I2SMOD: u32 = SPI_I2SCFGR_I2SMOD_Msk;
pub const SPI_I2SCFGR_ASTRTEN_Pos: u32 = 12;
pub const SPI_I2SCFGR_ASTRTEN_Msk: u32 = 0x1 << SPI_I2SCFGR_ASTRTEN_Pos;
pub const SPI_I2SCFGR_ASTRTEN: u32 = SPI_I2SCFGR_ASTRTEN_Msk;
pub const SPI_I2SPR_I2SDIV_Pos: u32 = 0;
pub const SPI_I2SPR_I2SDIV_Msk: u32 = 0xFF << SPI_I2SPR_I2SDIV_Pos;
pub const SPI_I2SPR_I2SDIV: u32 = SPI_I2SPR_I2SDIV_Msk;
pub const SPI_I2SPR_ODD_Pos: u32 = 8;
pub const SPI_I2SPR_ODD_Msk: u32 = 0x1 << SPI_I2SPR_ODD_Pos;
pub const SPI_I2SPR_ODD: u32 = SPI_I2SPR_ODD_Msk;
pub const SPI_I2SPR_MCKOE_Pos: u32 = 9;
pub const SPI_I2SPR_MCKOE_Msk: u32 = 0x1 << SPI_I2SPR_MCKOE_Pos;
pub const SPI_I2SPR_MCKOE: u32 = SPI_I2SPR_MCKOE_Msk;
pub const SYSCFG_CFGR1_MEM_MODE_Pos: u32 = 0;
pub const SYSCFG_CFGR1_MEM_MODE_Msk: u32 = 0x3 << SYSCFG_CFGR1_MEM_MODE_Pos;
pub const SYSCFG_CFGR1_MEM_MODE: u32 = SYSCFG_CFGR1_MEM_MODE_Msk;
pub const SYSCFG_CFGR1_MEM_MODE_0: u32 = 0x1 << SYSCFG_CFGR1_MEM_MODE_Pos;
pub const SYSCFG_CFGR1_MEM_MODE_1: u32 = 0x2 << SYSCFG_CFGR1_MEM_MODE_Pos;
pub const SYSCFG_CFGR1_PA11_RMP_Pos: u32 = 3;
pub const SYSCFG_CFGR1_PA11_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_PA11_RMP_Pos;
pub const SYSCFG_CFGR1_PA11_RMP: u32 = SYSCFG_CFGR1_PA11_RMP_Msk;
pub const SYSCFG_CFGR1_PA12_RMP_Pos: u32 = 4;
pub const SYSCFG_CFGR1_PA12_RMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_PA12_RMP_Pos;
pub const SYSCFG_CFGR1_PA12_RMP: u32 = SYSCFG_CFGR1_PA12_RMP_Msk;
pub const SYSCFG_CFGR1_IR_POL_Pos: u32 = 5;
pub const SYSCFG_CFGR1_IR_POL_Msk: u32 = 0x1 << SYSCFG_CFGR1_IR_POL_Pos;
pub const SYSCFG_CFGR1_IR_POL: u32 = SYSCFG_CFGR1_IR_POL_Msk;
pub const SYSCFG_CFGR1_IR_MOD_Pos: u32 = 6;
pub const SYSCFG_CFGR1_IR_MOD_Msk: u32 = 0x3 << SYSCFG_CFGR1_IR_MOD_Pos;
pub const SYSCFG_CFGR1_IR_MOD: u32 = SYSCFG_CFGR1_IR_MOD_Msk;
pub const SYSCFG_CFGR1_IR_MOD_0: u32 = 0x1 << SYSCFG_CFGR1_IR_MOD_Pos;
pub const SYSCFG_CFGR1_IR_MOD_1: u32 = 0x2 << SYSCFG_CFGR1_IR_MOD_Pos;
pub const SYSCFG_CFGR1_BOOSTEN_Pos: u32 = 8;
pub const SYSCFG_CFGR1_BOOSTEN_Msk: u32 = 0x1 << SYSCFG_CFGR1_BOOSTEN_Pos;
pub const SYSCFG_CFGR1_BOOSTEN: u32 = SYSCFG_CFGR1_BOOSTEN_Msk;
pub const SYSCFG_CFGR1_I2C_PB6_FMP_Pos: u32 = 16;
pub const SYSCFG_CFGR1_I2C_PB6_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB6_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB6_FMP: u32 = SYSCFG_CFGR1_I2C_PB6_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB7_FMP_Pos: u32 = 17;
pub const SYSCFG_CFGR1_I2C_PB7_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB7_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB7_FMP: u32 = SYSCFG_CFGR1_I2C_PB7_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB8_FMP_Pos: u32 = 18;
pub const SYSCFG_CFGR1_I2C_PB8_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB8_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB8_FMP: u32 = SYSCFG_CFGR1_I2C_PB8_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PB9_FMP_Pos: u32 = 19;
pub const SYSCFG_CFGR1_I2C_PB9_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PB9_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PB9_FMP: u32 = SYSCFG_CFGR1_I2C_PB9_FMP_Msk;
pub const SYSCFG_CFGR1_I2C1_FMP_Pos: u32 = 20;
pub const SYSCFG_CFGR1_I2C1_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C1_FMP_Pos;
pub const SYSCFG_CFGR1_I2C1_FMP: u32 = SYSCFG_CFGR1_I2C1_FMP_Msk;
pub const SYSCFG_CFGR1_I2C2_FMP_Pos: u32 = 21;
pub const SYSCFG_CFGR1_I2C2_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C2_FMP_Pos;
pub const SYSCFG_CFGR1_I2C2_FMP: u32 = SYSCFG_CFGR1_I2C2_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PA9_FMP_Pos: u32 = 22;
pub const SYSCFG_CFGR1_I2C_PA9_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PA9_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PA9_FMP: u32 = SYSCFG_CFGR1_I2C_PA9_FMP_Msk;
pub const SYSCFG_CFGR1_I2C_PA10_FMP_Pos: u32 = 23;
pub const SYSCFG_CFGR1_I2C_PA10_FMP_Msk: u32 = 0x1 << SYSCFG_CFGR1_I2C_PA10_FMP_Pos;
pub const SYSCFG_CFGR1_I2C_PA10_FMP: u32 = SYSCFG_CFGR1_I2C_PA10_FMP_Msk;
pub const SYSCFG_CFGR2_CLL_Pos: u32 = 0;
pub const SYSCFG_CFGR2_CLL_Msk: u32 = 0x1 << SYSCFG_CFGR2_CLL_Pos;
pub const SYSCFG_CFGR2_CLL: u32 = SYSCFG_CFGR2_CLL_Msk;
pub const SYSCFG_CFGR2_SPL_Pos: u32 = 1;
pub const SYSCFG_CFGR2_SPL_Msk: u32 = 0x1 << SYSCFG_CFGR2_SPL_Pos;
pub const SYSCFG_CFGR2_SPL: u32 = SYSCFG_CFGR2_SPL_Msk;
pub const SYSCFG_CFGR2_PVDL_Pos: u32 = 2;
pub const SYSCFG_CFGR2_PVDL_Msk: u32 = 0x1 << SYSCFG_CFGR2_PVDL_Pos;
pub const SYSCFG_CFGR2_PVDL: u32 = SYSCFG_CFGR2_PVDL_Msk;
pub const SYSCFG_CFGR2_ECCL_Pos: u32 = 3;
pub const SYSCFG_CFGR2_ECCL_Msk: u32 = 0x1 << SYSCFG_CFGR2_ECCL_Pos;
pub const SYSCFG_CFGR2_ECCL: u32 = SYSCFG_CFGR2_ECCL_Msk;
pub const SYSCFG_CFGR2_SPF_Pos: u32 = 8;
pub const SYSCFG_CFGR2_SPF_Msk: u32 = 0x1 << SYSCFG_CFGR2_SPF_Pos;
pub const SYSCFG_CFGR2_SPF: u32 = SYSCFG_CFGR2_SPF_Msk;
pub const SYSCFG_CFGR2_SRAM_PE: u32 = SYSCFG_CFGR2_SPF;
pub const SYSCFG_CFGR2_PA1_CDEN_Pos: u32 = 16;
pub const SYSCFG_CFGR2_PA1_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PA1_CDEN_Pos;
pub const SYSCFG_CFGR2_PA1_CDEN: u32 = SYSCFG_CFGR2_PA1_CDEN_Msk;
pub const SYSCFG_CFGR2_PA3_CDEN_Pos: u32 = 17;
pub const SYSCFG_CFGR2_PA3_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PA3_CDEN_Pos;
pub const SYSCFG_CFGR2_PA3_CDEN: u32 = SYSCFG_CFGR2_PA3_CDEN_Msk;
pub const SYSCFG_CFGR2_PA5_CDEN_Pos: u32 = 18;
pub const SYSCFG_CFGR2_PA5_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PA5_CDEN_Pos;
pub const SYSCFG_CFGR2_PA5_CDEN: u32 = SYSCFG_CFGR2_PA5_CDEN_Msk;
pub const SYSCFG_CFGR2_PA6_CDEN_Pos: u32 = 19;
pub const SYSCFG_CFGR2_PA6_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PA6_CDEN_Pos;
pub const SYSCFG_CFGR2_PA6_CDEN: u32 = SYSCFG_CFGR2_PA6_CDEN_Msk;
pub const SYSCFG_CFGR2_PA13_CDEN_Pos: u32 = 20;
pub const SYSCFG_CFGR2_PA13_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PA13_CDEN_Pos;
pub const SYSCFG_CFGR2_PA13_CDEN: u32 = SYSCFG_CFGR2_PA13_CDEN_Msk;
pub const SYSCFG_CFGR2_PB0_CDEN_Pos: u32 = 21;
pub const SYSCFG_CFGR2_PB0_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PB0_CDEN_Pos;
pub const SYSCFG_CFGR2_PB0_CDEN: u32 = SYSCFG_CFGR2_PB0_CDEN_Msk;
pub const SYSCFG_CFGR2_PB1_CDEN_Pos: u32 = 22;
pub const SYSCFG_CFGR2_PB1_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PB1_CDEN_Pos;
pub const SYSCFG_CFGR2_PB1_CDEN: u32 = SYSCFG_CFGR2_PB1_CDEN_Msk;
pub const SYSCFG_CFGR2_PB2_CDEN_Pos: u32 = 23;
pub const SYSCFG_CFGR2_PB2_CDEN_Msk: u32 = 0x1 << SYSCFG_CFGR2_PB2_CDEN_Pos;
pub const SYSCFG_CFGR2_PB2_CDEN: u32 = SYSCFG_CFGR2_PB2_CDEN_Msk;
pub const SYSCFG_ITLINE0_SR_EWDG_Pos: u32 = 0;
pub const SYSCFG_ITLINE0_SR_EWDG_Msk: u32 = 0x1 << SYSCFG_ITLINE0_SR_EWDG_Pos;
pub const SYSCFG_ITLINE0_SR_EWDG: u32 = SYSCFG_ITLINE0_SR_EWDG_Msk;
pub const SYSCFG_ITLINE1_SR_PVDOUT_Pos: u32 = 0;
pub const SYSCFG_ITLINE1_SR_PVDOUT_Msk: u32 = 0x1 << SYSCFG_ITLINE1_SR_PVDOUT_Pos;
pub const SYSCFG_ITLINE1_SR_PVDOUT: u32 = SYSCFG_ITLINE1_SR_PVDOUT_Msk;
pub const SYSCFG_ITLINE2_SR_TAMPER_Pos: u32 = 0;
pub const SYSCFG_ITLINE2_SR_TAMPER_Msk: u32 = 0x1 << SYSCFG_ITLINE2_SR_TAMPER_Pos;
pub const SYSCFG_ITLINE2_SR_TAMPER: u32 = SYSCFG_ITLINE2_SR_TAMPER_Msk;
pub const SYSCFG_ITLINE2_SR_RTC_Pos: u32 = 1;
pub const SYSCFG_ITLINE2_SR_RTC_Msk: u32 = 0x1 << SYSCFG_ITLINE2_SR_RTC_Pos;
pub const SYSCFG_ITLINE2_SR_RTC: u32 = SYSCFG_ITLINE2_SR_RTC_Msk;
pub const SYSCFG_ITLINE3_SR_FLASH_ECC_Pos: u32 = 0;
pub const SYSCFG_ITLINE3_SR_FLASH_ECC_Msk: u32 = 0x1 << SYSCFG_ITLINE3_SR_FLASH_ECC_Pos;
pub const SYSCFG_ITLINE3_SR_FLASH_ECC: u32 = SYSCFG_ITLINE3_SR_FLASH_ECC_Msk;
pub const SYSCFG_ITLINE3_SR_FLASH_ITF_Pos: u32 = 1;
pub const SYSCFG_ITLINE3_SR_FLASH_ITF_Msk: u32 = 0x1 << SYSCFG_ITLINE3_SR_FLASH_ITF_Pos;
pub const SYSCFG_ITLINE3_SR_FLASH_ITF: u32 = SYSCFG_ITLINE3_SR_FLASH_ITF_Msk;
pub const SYSCFG_ITLINE4_SR_CLK_CTRL_Pos: u32 = 0;
pub const SYSCFG_ITLINE4_SR_CLK_CTRL_Msk: u32 = 0x1 << SYSCFG_ITLINE4_SR_CLK_CTRL_Pos;
pub const SYSCFG_ITLINE4_SR_CLK_CTRL: u32 = SYSCFG_ITLINE4_SR_CLK_CTRL_Msk;
pub const SYSCFG_ITLINE5_SR_EXTI0_Pos: u32 = 0;
pub const SYSCFG_ITLINE5_SR_EXTI0_Msk: u32 = 0x1 << SYSCFG_ITLINE5_SR_EXTI0_Pos;
pub const SYSCFG_ITLINE5_SR_EXTI0: u32 = SYSCFG_ITLINE5_SR_EXTI0_Msk;
pub const SYSCFG_ITLINE5_SR_EXTI1_Pos: u32 = 1;
pub const SYSCFG_ITLINE5_SR_EXTI1_Msk: u32 = 0x1 << SYSCFG_ITLINE5_SR_EXTI1_Pos;
pub const SYSCFG_ITLINE5_SR_EXTI1: u32 = SYSCFG_ITLINE5_SR_EXTI1_Msk;
pub const SYSCFG_ITLINE6_SR_EXTI2_Pos: u32 = 0;
pub const SYSCFG_ITLINE6_SR_EXTI2_Msk: u32 = 0x1 << SYSCFG_ITLINE6_SR_EXTI2_Pos;
pub const SYSCFG_ITLINE6_SR_EXTI2: u32 = SYSCFG_ITLINE6_SR_EXTI2_Msk;
pub const SYSCFG_ITLINE6_SR_EXTI3_Pos: u32 = 1;
pub const SYSCFG_ITLINE6_SR_EXTI3_Msk: u32 = 0x1 << SYSCFG_ITLINE6_SR_EXTI3_Pos;
pub const SYSCFG_ITLINE6_SR_EXTI3: u32 = SYSCFG_ITLINE6_SR_EXTI3_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI4_Pos: u32 = 0;
pub const SYSCFG_ITLINE7_SR_EXTI4_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI4_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI4: u32 = SYSCFG_ITLINE7_SR_EXTI4_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI5_Pos: u32 = 1;
pub const SYSCFG_ITLINE7_SR_EXTI5_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI5_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI5: u32 = SYSCFG_ITLINE7_SR_EXTI5_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI6_Pos: u32 = 2;
pub const SYSCFG_ITLINE7_SR_EXTI6_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI6_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI6: u32 = SYSCFG_ITLINE7_SR_EXTI6_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI7_Pos: u32 = 3;
pub const SYSCFG_ITLINE7_SR_EXTI7_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI7_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI7: u32 = SYSCFG_ITLINE7_SR_EXTI7_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI8_Pos: u32 = 4;
pub const SYSCFG_ITLINE7_SR_EXTI8_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI8_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI8: u32 = SYSCFG_ITLINE7_SR_EXTI8_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI9_Pos: u32 = 5;
pub const SYSCFG_ITLINE7_SR_EXTI9_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI9_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI9: u32 = SYSCFG_ITLINE7_SR_EXTI9_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI10_Pos: u32 = 6;
pub const SYSCFG_ITLINE7_SR_EXTI10_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI10_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI10: u32 = SYSCFG_ITLINE7_SR_EXTI10_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI11_Pos: u32 = 7;
pub const SYSCFG_ITLINE7_SR_EXTI11_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI11_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI11: u32 = SYSCFG_ITLINE7_SR_EXTI11_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI12_Pos: u32 = 8;
pub const SYSCFG_ITLINE7_SR_EXTI12_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI12_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI12: u32 = SYSCFG_ITLINE7_SR_EXTI12_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI13_Pos: u32 = 9;
pub const SYSCFG_ITLINE7_SR_EXTI13_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI13_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI13: u32 = SYSCFG_ITLINE7_SR_EXTI13_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI14_Pos: u32 = 10;
pub const SYSCFG_ITLINE7_SR_EXTI14_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI14_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI14: u32 = SYSCFG_ITLINE7_SR_EXTI14_Msk;
pub const SYSCFG_ITLINE7_SR_EXTI15_Pos: u32 = 11;
pub const SYSCFG_ITLINE7_SR_EXTI15_Msk: u32 = 0x1 << SYSCFG_ITLINE7_SR_EXTI15_Pos;
pub const SYSCFG_ITLINE7_SR_EXTI15: u32 = SYSCFG_ITLINE7_SR_EXTI15_Msk;
pub const SYSCFG_ITLINE9_SR_DMA1_CH1_Pos: u32 = 0;
pub const SYSCFG_ITLINE9_SR_DMA1_CH1_Msk: u32 = 0x1 << SYSCFG_ITLINE9_SR_DMA1_CH1_Pos;
pub const SYSCFG_ITLINE9_SR_DMA1_CH1: u32 = SYSCFG_ITLINE9_SR_DMA1_CH1_Msk;
pub const SYSCFG_ITLINE10_SR_DMA1_CH2_Pos: u32 = 0;
pub const SYSCFG_ITLINE10_SR_DMA1_CH2_Msk: u32 = 0x1 << SYSCFG_ITLINE10_SR_DMA1_CH2_Pos;
pub const SYSCFG_ITLINE10_SR_DMA1_CH2: u32 = SYSCFG_ITLINE10_SR_DMA1_CH2_Msk;
pub const SYSCFG_ITLINE10_SR_DMA1_CH3_Pos: u32 = 1;
pub const SYSCFG_ITLINE10_SR_DMA1_CH3_Msk: u32 = 0x1 << SYSCFG_ITLINE10_SR_DMA1_CH3_Pos;
pub const SYSCFG_ITLINE10_SR_DMA1_CH3: u32 = SYSCFG_ITLINE10_SR_DMA1_CH3_Msk;
pub const SYSCFG_ITLINE11_SR_DMAMUX1_Pos: u32 = 0;
pub const SYSCFG_ITLINE11_SR_DMAMUX1_Msk: u32 = 0x1 << SYSCFG_ITLINE11_SR_DMAMUX1_Pos;
pub const SYSCFG_ITLINE11_SR_DMAMUX1: u32 = SYSCFG_ITLINE11_SR_DMAMUX1_Msk;
pub const SYSCFG_ITLINE11_SR_DMA1_CH4_Pos: u32 = 1;
pub const SYSCFG_ITLINE11_SR_DMA1_CH4_Msk: u32 = 0x1 << SYSCFG_ITLINE11_SR_DMA1_CH4_Pos;
pub const SYSCFG_ITLINE11_SR_DMA1_CH4: u32 = SYSCFG_ITLINE11_SR_DMA1_CH4_Msk;
pub const SYSCFG_ITLINE11_SR_DMA1_CH5_Pos: u32 = 2;
pub const SYSCFG_ITLINE11_SR_DMA1_CH5_Msk: u32 = 0x1 << SYSCFG_ITLINE11_SR_DMA1_CH5_Pos;
pub const SYSCFG_ITLINE11_SR_DMA1_CH5: u32 = SYSCFG_ITLINE11_SR_DMA1_CH5_Msk;
pub const SYSCFG_ITLINE11_SR_DMA1_CH6_Pos: u32 = 3;
pub const SYSCFG_ITLINE11_SR_DMA1_CH6_Msk: u32 = 0x1 << SYSCFG_ITLINE11_SR_DMA1_CH6_Pos;
pub const SYSCFG_ITLINE11_SR_DMA1_CH6: u32 = SYSCFG_ITLINE11_SR_DMA1_CH6_Msk;
pub const SYSCFG_ITLINE11_SR_DMA1_CH7_Pos: u32 = 4;
pub const SYSCFG_ITLINE11_SR_DMA1_CH7_Msk: u32 = 0x1 << SYSCFG_ITLINE11_SR_DMA1_CH7_Pos;
pub const SYSCFG_ITLINE11_SR_DMA1_CH7: u32 = SYSCFG_ITLINE11_SR_DMA1_CH7_Msk;
pub const SYSCFG_ITLINE12_SR_ADC_Pos: u32 = 0;
pub const SYSCFG_ITLINE12_SR_ADC_Msk: u32 = 0x1 << SYSCFG_ITLINE12_SR_ADC_Pos;
pub const SYSCFG_ITLINE12_SR_ADC: u32 = SYSCFG_ITLINE12_SR_ADC_Msk;
pub const SYSCFG_ITLINE12_SR_COMP1_Pos: u32 = 1;
pub const SYSCFG_ITLINE12_SR_COMP1_Msk: u32 = 0x1 << SYSCFG_ITLINE12_SR_COMP1_Pos;
pub const SYSCFG_ITLINE12_SR_COMP1: u32 = SYSCFG_ITLINE12_SR_COMP1_Msk;
pub const SYSCFG_ITLINE12_SR_COMP2_Pos: u32 = 2;
pub const SYSCFG_ITLINE12_SR_COMP2_Msk: u32 = 0x1 << SYSCFG_ITLINE12_SR_COMP2_Pos;
pub const SYSCFG_ITLINE12_SR_COMP2: u32 = SYSCFG_ITLINE12_SR_COMP2_Msk;
pub const SYSCFG_ITLINE13_SR_TIM1_CCU_Pos: u32 = 0;
pub const SYSCFG_ITLINE13_SR_TIM1_CCU_Msk: u32 = 0x1 << SYSCFG_ITLINE13_SR_TIM1_CCU_Pos;
pub const SYSCFG_ITLINE13_SR_TIM1_CCU: u32 = SYSCFG_ITLINE13_SR_TIM1_CCU_Msk;
pub const SYSCFG_ITLINE13_SR_TIM1_TRG_Pos: u32 = 1;
pub const SYSCFG_ITLINE13_SR_TIM1_TRG_Msk: u32 = 0x1 << SYSCFG_ITLINE13_SR_TIM1_TRG_Pos;
pub const SYSCFG_ITLINE13_SR_TIM1_TRG: u32 = SYSCFG_ITLINE13_SR_TIM1_TRG_Msk;
pub const SYSCFG_ITLINE13_SR_TIM1_UPD_Pos: u32 = 2;
pub const SYSCFG_ITLINE13_SR_TIM1_UPD_Msk: u32 = 0x1 << SYSCFG_ITLINE13_SR_TIM1_UPD_Pos;
pub const SYSCFG_ITLINE13_SR_TIM1_UPD: u32 = SYSCFG_ITLINE13_SR_TIM1_UPD_Msk;
pub const SYSCFG_ITLINE13_SR_TIM1_BRK_Pos: u32 = 3;
pub const SYSCFG_ITLINE13_SR_TIM1_BRK_Msk: u32 = 0x1 << SYSCFG_ITLINE13_SR_TIM1_BRK_Pos;
pub const SYSCFG_ITLINE13_SR_TIM1_BRK: u32 = SYSCFG_ITLINE13_SR_TIM1_BRK_Msk;
pub const SYSCFG_ITLINE14_SR_TIM1_CC_Pos: u32 = 0;
pub const SYSCFG_ITLINE14_SR_TIM1_CC_Msk: u32 = 0x1 << SYSCFG_ITLINE14_SR_TIM1_CC_Pos;
pub const SYSCFG_ITLINE14_SR_TIM1_CC: u32 = SYSCFG_ITLINE14_SR_TIM1_CC_Msk;
pub const SYSCFG_ITLINE15_SR_TIM2_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE15_SR_TIM2_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE15_SR_TIM2_GLB_Pos;
pub const SYSCFG_ITLINE15_SR_TIM2_GLB: u32 = SYSCFG_ITLINE15_SR_TIM2_GLB_Msk;
pub const SYSCFG_ITLINE16_SR_TIM3_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE16_SR_TIM3_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE16_SR_TIM3_GLB_Pos;
pub const SYSCFG_ITLINE16_SR_TIM3_GLB: u32 = SYSCFG_ITLINE16_SR_TIM3_GLB_Msk;
pub const SYSCFG_ITLINE17_SR_TIM6_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE17_SR_TIM6_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE17_SR_TIM6_GLB_Pos;
pub const SYSCFG_ITLINE17_SR_TIM6_GLB: u32 = SYSCFG_ITLINE17_SR_TIM6_GLB_Msk;
pub const SYSCFG_ITLINE17_SR_DAC_Pos: u32 = 1;
pub const SYSCFG_ITLINE17_SR_DAC_Msk: u32 = 0x1 << SYSCFG_ITLINE17_SR_DAC_Pos;
pub const SYSCFG_ITLINE17_SR_DAC: u32 = SYSCFG_ITLINE17_SR_DAC_Msk;
pub const SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos: u32 = 2;
pub const SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE17_SR_LPTIM1_GLB_Pos;
pub const SYSCFG_ITLINE17_SR_LPTIM1_GLB: u32 = SYSCFG_ITLINE17_SR_LPTIM1_GLB_Msk;
pub const SYSCFG_ITLINE18_SR_TIM7_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE18_SR_TIM7_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE18_SR_TIM7_GLB_Pos;
pub const SYSCFG_ITLINE18_SR_TIM7_GLB: u32 = SYSCFG_ITLINE18_SR_TIM7_GLB_Msk;
pub const SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos: u32 = 1;
pub const SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE18_SR_LPTIM2_GLB_Pos;
pub const SYSCFG_ITLINE18_SR_LPTIM2_GLB: u32 = SYSCFG_ITLINE18_SR_LPTIM2_GLB_Msk;
pub const SYSCFG_ITLINE19_SR_TIM14_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE19_SR_TIM14_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE19_SR_TIM14_GLB_Pos;
pub const SYSCFG_ITLINE19_SR_TIM14_GLB: u32 = SYSCFG_ITLINE19_SR_TIM14_GLB_Msk;
pub const SYSCFG_ITLINE20_SR_TIM15_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE20_SR_TIM15_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE20_SR_TIM15_GLB_Pos;
pub const SYSCFG_ITLINE20_SR_TIM15_GLB: u32 = SYSCFG_ITLINE20_SR_TIM15_GLB_Msk;
pub const SYSCFG_ITLINE21_SR_TIM16_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE21_SR_TIM16_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE21_SR_TIM16_GLB_Pos;
pub const SYSCFG_ITLINE21_SR_TIM16_GLB: u32 = SYSCFG_ITLINE21_SR_TIM16_GLB_Msk;
pub const SYSCFG_ITLINE22_SR_TIM17_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE22_SR_TIM17_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE22_SR_TIM17_GLB_Pos;
pub const SYSCFG_ITLINE22_SR_TIM17_GLB: u32 = SYSCFG_ITLINE22_SR_TIM17_GLB_Msk;
pub const SYSCFG_ITLINE23_SR_I2C1_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE23_SR_I2C1_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE23_SR_I2C1_GLB_Pos;
pub const SYSCFG_ITLINE23_SR_I2C1_GLB: u32 = SYSCFG_ITLINE23_SR_I2C1_GLB_Msk;
pub const SYSCFG_ITLINE24_SR_I2C2_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE24_SR_I2C2_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE24_SR_I2C2_GLB_Pos;
pub const SYSCFG_ITLINE24_SR_I2C2_GLB: u32 = SYSCFG_ITLINE24_SR_I2C2_GLB_Msk;
pub const SYSCFG_ITLINE25_SR_SPI1_Pos: u32 = 0;
pub const SYSCFG_ITLINE25_SR_SPI1_Msk: u32 = 0x1 << SYSCFG_ITLINE25_SR_SPI1_Pos;
pub const SYSCFG_ITLINE25_SR_SPI1: u32 = SYSCFG_ITLINE25_SR_SPI1_Msk;
pub const SYSCFG_ITLINE26_SR_SPI2_Pos: u32 = 0;
pub const SYSCFG_ITLINE26_SR_SPI2_Msk: u32 = 0x1 << SYSCFG_ITLINE26_SR_SPI2_Pos;
pub const SYSCFG_ITLINE26_SR_SPI2: u32 = SYSCFG_ITLINE26_SR_SPI2_Msk;
pub const SYSCFG_ITLINE27_SR_USART1_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE27_SR_USART1_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE27_SR_USART1_GLB_Pos;
pub const SYSCFG_ITLINE27_SR_USART1_GLB: u32 = SYSCFG_ITLINE27_SR_USART1_GLB_Msk;
pub const SYSCFG_ITLINE28_SR_USART2_GLB_Pos: u32 = 0;
pub const SYSCFG_ITLINE28_SR_USART2_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE28_SR_USART2_GLB_Pos;
pub const SYSCFG_ITLINE28_SR_USART2_GLB: u32 = SYSCFG_ITLINE28_SR_USART2_GLB_Msk;
pub const SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos: u32 = 2;
pub const SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk: u32 = 0x1 << SYSCFG_ITLINE29_SR_LPUART1_GLB_Pos;
pub const SYSCFG_ITLINE29_SR_LPUART1_GLB: u32 = SYSCFG_ITLINE29_SR_LPUART1_GLB_Msk;
pub const TIM_CR1_CEN_Pos: u32 = 0;
pub const TIM_CR1_CEN_Msk: u32 = 0x1 << TIM_CR1_CEN_Pos;
pub const TIM_CR1_CEN: u32 = TIM_CR1_CEN_Msk;
pub const TIM_CR1_UDIS_Pos: u32 = 1;
pub const TIM_CR1_UDIS_Msk: u32 = 0x1 << TIM_CR1_UDIS_Pos;
pub const TIM_CR1_UDIS: u32 = TIM_CR1_UDIS_Msk;
pub const TIM_CR1_URS_Pos: u32 = 2;
pub const TIM_CR1_URS_Msk: u32 = 0x1 << TIM_CR1_URS_Pos;
pub const TIM_CR1_URS: u32 = TIM_CR1_URS_Msk;
pub const TIM_CR1_OPM_Pos: u32 = 3;
pub const TIM_CR1_OPM_Msk: u32 = 0x1 << TIM_CR1_OPM_Pos;
pub const TIM_CR1_OPM: u32 = TIM_CR1_OPM_Msk;
pub const TIM_CR1_DIR_Pos: u32 = 4;
pub const TIM_CR1_DIR_Msk: u32 = 0x1 << TIM_CR1_DIR_Pos;
pub const TIM_CR1_DIR: u32 = TIM_CR1_DIR_Msk;
pub const TIM_CR1_CMS_Pos: u32 = 5;
pub const TIM_CR1_CMS_Msk: u32 = 0x3 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS: u32 = TIM_CR1_CMS_Msk;
pub const TIM_CR1_CMS_0: u32 = 0x1 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_CMS_1: u32 = 0x2 << TIM_CR1_CMS_Pos;
pub const TIM_CR1_ARPE_Pos: u32 = 7;
pub const TIM_CR1_ARPE_Msk: u32 = 0x1 << TIM_CR1_ARPE_Pos;
pub const TIM_CR1_ARPE: u32 = TIM_CR1_ARPE_Msk;
pub const TIM_CR1_CKD_Pos: u32 = 8;
pub const TIM_CR1_CKD_Msk: u32 = 0x3 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD: u32 = TIM_CR1_CKD_Msk;
pub const TIM_CR1_CKD_0: u32 = 0x1 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_CKD_1: u32 = 0x2 << TIM_CR1_CKD_Pos;
pub const TIM_CR1_UIFREMAP_Pos: u32 = 11;
pub const TIM_CR1_UIFREMAP_Msk: u32 = 0x1 << TIM_CR1_UIFREMAP_Pos;
pub const TIM_CR1_UIFREMAP: u32 = TIM_CR1_UIFREMAP_Msk;
pub const TIM_CR2_CCPC_Pos: u32 = 0;
pub const TIM_CR2_CCPC_Msk: u32 = 0x1 << TIM_CR2_CCPC_Pos;
pub const TIM_CR2_CCPC: u32 = TIM_CR2_CCPC_Msk;
pub const TIM_CR2_CCUS_Pos: u32 = 2;
pub const TIM_CR2_CCUS_Msk: u32 = 0x1 << TIM_CR2_CCUS_Pos;
pub const TIM_CR2_CCUS: u32 = TIM_CR2_CCUS_Msk;
pub const TIM_CR2_CCDS_Pos: u32 = 3;
pub const TIM_CR2_CCDS_Msk: u32 = 0x1 << TIM_CR2_CCDS_Pos;
pub const TIM_CR2_CCDS: u32 = TIM_CR2_CCDS_Msk;
pub const TIM_CR2_MMS_Pos: u32 = 4;
pub const TIM_CR2_MMS_Msk: u32 = 0x7 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS: u32 = TIM_CR2_MMS_Msk;
pub const TIM_CR2_MMS_0: u32 = 0x1 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_1: u32 = 0x2 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_MMS_2: u32 = 0x4 << TIM_CR2_MMS_Pos;
pub const TIM_CR2_TI1S_Pos: u32 = 7;
pub const TIM_CR2_TI1S_Msk: u32 = 0x1 << TIM_CR2_TI1S_Pos;
pub const TIM_CR2_TI1S: u32 = TIM_CR2_TI1S_Msk;
pub const TIM_CR2_OIS1_Pos: u32 = 8;
pub const TIM_CR2_OIS1_Msk: u32 = 0x1 << TIM_CR2_OIS1_Pos;
pub const TIM_CR2_OIS1: u32 = TIM_CR2_OIS1_Msk;
pub const TIM_CR2_OIS1N_Pos: u32 = 9;
pub const TIM_CR2_OIS1N_Msk: u32 = 0x1 << TIM_CR2_OIS1N_Pos;
pub const TIM_CR2_OIS1N: u32 = TIM_CR2_OIS1N_Msk;
pub const TIM_CR2_OIS2_Pos: u32 = 10;
pub const TIM_CR2_OIS2_Msk: u32 = 0x1 << TIM_CR2_OIS2_Pos;
pub const TIM_CR2_OIS2: u32 = TIM_CR2_OIS2_Msk;
pub const TIM_CR2_OIS2N_Pos: u32 = 11;
pub const TIM_CR2_OIS2N_Msk: u32 = 0x1 << TIM_CR2_OIS2N_Pos;
pub const TIM_CR2_OIS2N: u32 = TIM_CR2_OIS2N_Msk;
pub const TIM_CR2_OIS3_Pos: u32 = 12;
pub const TIM_CR2_OIS3_Msk: u32 = 0x1 << TIM_CR2_OIS3_Pos;
pub const TIM_CR2_OIS3: u32 = TIM_CR2_OIS3_Msk;
pub const TIM_CR2_OIS3N_Pos: u32 = 13;
pub const TIM_CR2_OIS3N_Msk: u32 = 0x1 << TIM_CR2_OIS3N_Pos;
pub const TIM_CR2_OIS3N: u32 = TIM_CR2_OIS3N_Msk;
pub const TIM_CR2_OIS4_Pos: u32 = 14;
pub const TIM_CR2_OIS4_Msk: u32 = 0x1 << TIM_CR2_OIS4_Pos;
pub const TIM_CR2_OIS4: u32 = TIM_CR2_OIS4_Msk;
pub const TIM_CR2_OIS5_Pos: u32 = 16;
pub const TIM_CR2_OIS5_Msk: u32 = 0x1 << TIM_CR2_OIS5_Pos;
pub const TIM_CR2_OIS5: u32 = TIM_CR2_OIS5_Msk;
pub const TIM_CR2_OIS6_Pos: u32 = 18;
pub const TIM_CR2_OIS6_Msk: u32 = 0x1 << TIM_CR2_OIS6_Pos;
pub const TIM_CR2_OIS6: u32 = TIM_CR2_OIS6_Msk;
pub const TIM_CR2_MMS2_Pos: u32 = 20;
pub const TIM_CR2_MMS2_Msk: u32 = 0xF << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2: u32 = TIM_CR2_MMS2_Msk;
pub const TIM_CR2_MMS2_0: u32 = 0x1 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_1: u32 = 0x2 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_2: u32 = 0x4 << TIM_CR2_MMS2_Pos;
pub const TIM_CR2_MMS2_3: u32 = 0x8 << TIM_CR2_MMS2_Pos;
pub const TIM_SMCR_SMS_Pos: u32 = 0;
pub const TIM_SMCR_SMS_Msk: u32 = 0x10007 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS: u32 = TIM_SMCR_SMS_Msk;
pub const TIM_SMCR_SMS_0: u32 = 0x00001 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_1: u32 = 0x00002 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_2: u32 = 0x00004 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_SMS_3: u32 = 0x10000 << TIM_SMCR_SMS_Pos;
pub const TIM_SMCR_OCCS_Pos: u32 = 3;
pub const TIM_SMCR_OCCS_Msk: u32 = 0x1 << TIM_SMCR_OCCS_Pos;
pub const TIM_SMCR_OCCS: u32 = TIM_SMCR_OCCS_Msk;
pub const TIM_SMCR_TS_Pos: u32 = 4;
pub const TIM_SMCR_TS_Msk: u32 = 0x30007 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS: u32 = TIM_SMCR_TS_Msk;
pub const TIM_SMCR_TS_0: u32 = 0x00001 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_1: u32 = 0x00002 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_2: u32 = 0x00004 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_3: u32 = 0x10000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_TS_4: u32 = 0x20000 << TIM_SMCR_TS_Pos;
pub const TIM_SMCR_MSM_Pos: u32 = 7;
pub const TIM_SMCR_MSM_Msk: u32 = 0x1 << TIM_SMCR_MSM_Pos;
pub const TIM_SMCR_MSM: u32 = TIM_SMCR_MSM_Msk;
pub const TIM_SMCR_ETF_Pos: u32 = 8;
pub const TIM_SMCR_ETF_Msk: u32 = 0xF << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF: u32 = TIM_SMCR_ETF_Msk;
pub const TIM_SMCR_ETF_0: u32 = 0x1 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_1: u32 = 0x2 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_2: u32 = 0x4 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETF_3: u32 = 0x8 << TIM_SMCR_ETF_Pos;
pub const TIM_SMCR_ETPS_Pos: u32 = 12;
pub const TIM_SMCR_ETPS_Msk: u32 = 0x3 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS: u32 = TIM_SMCR_ETPS_Msk;
pub const TIM_SMCR_ETPS_0: u32 = 0x1 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ETPS_1: u32 = 0x2 << TIM_SMCR_ETPS_Pos;
pub const TIM_SMCR_ECE_Pos: u32 = 14;
pub const TIM_SMCR_ECE_Msk: u32 = 0x1 << TIM_SMCR_ECE_Pos;
pub const TIM_SMCR_ECE: u32 = TIM_SMCR_ECE_Msk;
pub const TIM_SMCR_ETP_Pos: u32 = 15;
pub const TIM_SMCR_ETP_Msk: u32 = 0x1 << TIM_SMCR_ETP_Pos;
pub const TIM_SMCR_ETP: u32 = TIM_SMCR_ETP_Msk;
pub const TIM_DIER_UIE_Pos: u32 = 0;
pub const TIM_DIER_UIE_Msk: u32 = 0x1 << TIM_DIER_UIE_Pos;
pub const TIM_DIER_UIE: u32 = TIM_DIER_UIE_Msk;
pub const TIM_DIER_CC1IE_Pos: u32 = 1;
pub const TIM_DIER_CC1IE_Msk: u32 = 0x1 << TIM_DIER_CC1IE_Pos;
pub const TIM_DIER_CC1IE: u32 = TIM_DIER_CC1IE_Msk;
pub const TIM_DIER_CC2IE_Pos: u32 = 2;
pub const TIM_DIER_CC2IE_Msk: u32 = 0x1 << TIM_DIER_CC2IE_Pos;
pub const TIM_DIER_CC2IE: u32 = TIM_DIER_CC2IE_Msk;
pub const TIM_DIER_CC3IE_Pos: u32 = 3;
pub const TIM_DIER_CC3IE_Msk: u32 = 0x1 << TIM_DIER_CC3IE_Pos;
pub const TIM_DIER_CC3IE: u32 = TIM_DIER_CC3IE_Msk;
pub const TIM_DIER_CC4IE_Pos: u32 = 4;
pub const TIM_DIER_CC4IE_Msk: u32 = 0x1 << TIM_DIER_CC4IE_Pos;
pub const TIM_DIER_CC4IE: u32 = TIM_DIER_CC4IE_Msk;
pub const TIM_DIER_COMIE_Pos: u32 = 5;
pub const TIM_DIER_COMIE_Msk: u32 = 0x1 << TIM_DIER_COMIE_Pos;
pub const TIM_DIER_COMIE: u32 = TIM_DIER_COMIE_Msk;
pub const TIM_DIER_TIE_Pos: u32 = 6;
pub const TIM_DIER_TIE_Msk: u32 = 0x1 << TIM_DIER_TIE_Pos;
pub const TIM_DIER_TIE: u32 = TIM_DIER_TIE_Msk;
pub const TIM_DIER_BIE_Pos: u32 = 7;
pub const TIM_DIER_BIE_Msk: u32 = 0x1 << TIM_DIER_BIE_Pos;
pub const TIM_DIER_BIE: u32 = TIM_DIER_BIE_Msk;
pub const TIM_DIER_UDE_Pos: u32 = 8;
pub const TIM_DIER_UDE_Msk: u32 = 0x1 << TIM_DIER_UDE_Pos;
pub const TIM_DIER_UDE: u32 = TIM_DIER_UDE_Msk;
pub const TIM_DIER_CC1DE_Pos: u32 = 9;
pub const TIM_DIER_CC1DE_Msk: u32 = 0x1 << TIM_DIER_CC1DE_Pos;
pub const TIM_DIER_CC1DE: u32 = TIM_DIER_CC1DE_Msk;
pub const TIM_DIER_CC2DE_Pos: u32 = 10;
pub const TIM_DIER_CC2DE_Msk: u32 = 0x1 << TIM_DIER_CC2DE_Pos;
pub const TIM_DIER_CC2DE: u32 = TIM_DIER_CC2DE_Msk;
pub const TIM_DIER_CC3DE_Pos: u32 = 11;
pub const TIM_DIER_CC3DE_Msk: u32 = 0x1 << TIM_DIER_CC3DE_Pos;
pub const TIM_DIER_CC3DE: u32 = TIM_DIER_CC3DE_Msk;
pub const TIM_DIER_CC4DE_Pos: u32 = 12;
pub const TIM_DIER_CC4DE_Msk: u32 = 0x1 << TIM_DIER_CC4DE_Pos;
pub const TIM_DIER_CC4DE: u32 = TIM_DIER_CC4DE_Msk;
pub const TIM_DIER_COMDE_Pos: u32 = 13;
pub const TIM_DIER_COMDE_Msk: u32 = 0x1 << TIM_DIER_COMDE_Pos;
pub const TIM_DIER_COMDE: u32 = TIM_DIER_COMDE_Msk;
pub const TIM_DIER_TDE_Pos: u32 = 14;
pub const TIM_DIER_TDE_Msk: u32 = 0x1 << TIM_DIER_TDE_Pos;
pub const TIM_DIER_TDE: u32 = TIM_DIER_TDE_Msk;
pub const TIM_SR_UIF_Pos: u32 = 0;
pub const TIM_SR_UIF_Msk: u32 = 0x1 << TIM_SR_UIF_Pos;
pub const TIM_SR_UIF: u32 = TIM_SR_UIF_Msk;
pub const TIM_SR_CC1IF_Pos: u32 = 1;
pub const TIM_SR_CC1IF_Msk: u32 = 0x1 << TIM_SR_CC1IF_Pos;
pub const TIM_SR_CC1IF: u32 = TIM_SR_CC1IF_Msk;
pub const TIM_SR_CC2IF_Pos: u32 = 2;
pub const TIM_SR_CC2IF_Msk: u32 = 0x1 << TIM_SR_CC2IF_Pos;
pub const TIM_SR_CC2IF: u32 = TIM_SR_CC2IF_Msk;
pub const TIM_SR_CC3IF_Pos: u32 = 3;
pub const TIM_SR_CC3IF_Msk: u32 = 0x1 << TIM_SR_CC3IF_Pos;
pub const TIM_SR_CC3IF: u32 = TIM_SR_CC3IF_Msk;
pub const TIM_SR_CC4IF_Pos: u32 = 4;
pub const TIM_SR_CC4IF_Msk: u32 = 0x1 << TIM_SR_CC4IF_Pos;
pub const TIM_SR_CC4IF: u32 = TIM_SR_CC4IF_Msk;
pub const TIM_SR_COMIF_Pos: u32 = 5;
pub const TIM_SR_COMIF_Msk: u32 = 0x1 << TIM_SR_COMIF_Pos;
pub const TIM_SR_COMIF: u32 = TIM_SR_COMIF_Msk;
pub const TIM_SR_TIF_Pos: u32 = 6;
pub const TIM_SR_TIF_Msk: u32 = 0x1 << TIM_SR_TIF_Pos;
pub const TIM_SR_TIF: u32 = TIM_SR_TIF_Msk;
pub const TIM_SR_BIF_Pos: u32 = 7;
pub const TIM_SR_BIF_Msk: u32 = 0x1 << TIM_SR_BIF_Pos;
pub const TIM_SR_BIF: u32 = TIM_SR_BIF_Msk;
pub const TIM_SR_B2IF_Pos: u32 = 8;
pub const TIM_SR_B2IF_Msk: u32 = 0x1 << TIM_SR_B2IF_Pos;
pub const TIM_SR_B2IF: u32 = TIM_SR_B2IF_Msk;
pub const TIM_SR_CC1OF_Pos: u32 = 9;
pub const TIM_SR_CC1OF_Msk: u32 = 0x1 << TIM_SR_CC1OF_Pos;
pub const TIM_SR_CC1OF: u32 = TIM_SR_CC1OF_Msk;
pub const TIM_SR_CC2OF_Pos: u32 = 10;
pub const TIM_SR_CC2OF_Msk: u32 = 0x1 << TIM_SR_CC2OF_Pos;
pub const TIM_SR_CC2OF: u32 = TIM_SR_CC2OF_Msk;
pub const TIM_SR_CC3OF_Pos: u32 = 11;
pub const TIM_SR_CC3OF_Msk: u32 = 0x1 << TIM_SR_CC3OF_Pos;
pub const TIM_SR_CC3OF: u32 = TIM_SR_CC3OF_Msk;
pub const TIM_SR_CC4OF_Pos: u32 = 12;
pub const TIM_SR_CC4OF_Msk: u32 = 0x1 << TIM_SR_CC4OF_Pos;
pub const TIM_SR_CC4OF: u32 = TIM_SR_CC4OF_Msk;
pub const TIM_SR_SBIF_Pos: u32 = 13;
pub const TIM_SR_SBIF_Msk: u32 = 0x1 << TIM_SR_SBIF_Pos;
pub const TIM_SR_SBIF: u32 = TIM_SR_SBIF_Msk;
pub const TIM_SR_CC5IF_Pos: u32 = 16;
pub const TIM_SR_CC5IF_Msk: u32 = 0x1 << TIM_SR_CC5IF_Pos;
pub const TIM_SR_CC5IF: u32 = TIM_SR_CC5IF_Msk;
pub const TIM_SR_CC6IF_Pos: u32 = 17;
pub const TIM_SR_CC6IF_Msk: u32 = 0x1 << TIM_SR_CC6IF_Pos;
pub const TIM_SR_CC6IF: u32 = TIM_SR_CC6IF_Msk;
pub const TIM_EGR_UG_Pos: u32 = 0;
pub const TIM_EGR_UG_Msk: u32 = 0x1 << TIM_EGR_UG_Pos;
pub const TIM_EGR_UG: u32 = TIM_EGR_UG_Msk;
pub const TIM_EGR_CC1G_Pos: u32 = 1;
pub const TIM_EGR_CC1G_Msk: u32 = 0x1 << TIM_EGR_CC1G_Pos;
pub const TIM_EGR_CC1G: u32 = TIM_EGR_CC1G_Msk;
pub const TIM_EGR_CC2G_Pos: u32 = 2;
pub const TIM_EGR_CC2G_Msk: u32 = 0x1 << TIM_EGR_CC2G_Pos;
pub const TIM_EGR_CC2G: u32 = TIM_EGR_CC2G_Msk;
pub const TIM_EGR_CC3G_Pos: u32 = 3;
pub const TIM_EGR_CC3G_Msk: u32 = 0x1 << TIM_EGR_CC3G_Pos;
pub const TIM_EGR_CC3G: u32 = TIM_EGR_CC3G_Msk;
pub const TIM_EGR_CC4G_Pos: u32 = 4;
pub const TIM_EGR_CC4G_Msk: u32 = 0x1 << TIM_EGR_CC4G_Pos;
pub const TIM_EGR_CC4G: u32 = TIM_EGR_CC4G_Msk;
pub const TIM_EGR_COMG_Pos: u32 = 5;
pub const TIM_EGR_COMG_Msk: u32 = 0x1 << TIM_EGR_COMG_Pos;
pub const TIM_EGR_COMG: u32 = TIM_EGR_COMG_Msk;
pub const TIM_EGR_TG_Pos: u32 = 6;
pub const TIM_EGR_TG_Msk: u32 = 0x1 << TIM_EGR_TG_Pos;
pub const TIM_EGR_TG: u32 = TIM_EGR_TG_Msk;
pub const TIM_EGR_BG_Pos: u32 = 7;
pub const TIM_EGR_BG_Msk: u32 = 0x1 << TIM_EGR_BG_Pos;
pub const TIM_EGR_BG: u32 = TIM_EGR_BG_Msk;
pub const TIM_EGR_B2G_Pos: u32 = 8;
pub const TIM_EGR_B2G_Msk: u32 = 0x1 << TIM_EGR_B2G_Pos;
pub const TIM_EGR_B2G: u32 = TIM_EGR_B2G_Msk;
pub const TIM_CCMR1_CC1S_Pos: u32 = 0;
pub const TIM_CCMR1_CC1S_Msk: u32 = 0x3 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S: u32 = TIM_CCMR1_CC1S_Msk;
pub const TIM_CCMR1_CC1S_0: u32 = 0x1 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_CC1S_1: u32 = 0x2 << TIM_CCMR1_CC1S_Pos;
pub const TIM_CCMR1_OC1FE_Pos: u32 = 2;
pub const TIM_CCMR1_OC1FE_Msk: u32 = 0x1 << TIM_CCMR1_OC1FE_Pos;
pub const TIM_CCMR1_OC1FE: u32 = TIM_CCMR1_OC1FE_Msk;
pub const TIM_CCMR1_OC1PE_Pos: u32 = 3;
pub const TIM_CCMR1_OC1PE_Msk: u32 = 0x1 << TIM_CCMR1_OC1PE_Pos;
pub const TIM_CCMR1_OC1PE: u32 = TIM_CCMR1_OC1PE_Msk;
pub const TIM_CCMR1_OC1M_Pos: u32 = 4;
pub const TIM_CCMR1_OC1M_Msk: u32 = 0x1007 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M: u32 = TIM_CCMR1_OC1M_Msk;
pub const TIM_CCMR1_OC1M_0: u32 = 0x0001 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_1: u32 = 0x0002 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_2: u32 = 0x0004 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1M_3: u32 = 0x1000 << TIM_CCMR1_OC1M_Pos;
pub const TIM_CCMR1_OC1CE_Pos: u32 = 7;
pub const TIM_CCMR1_OC1CE_Msk: u32 = 0x1 << TIM_CCMR1_OC1CE_Pos;
pub const TIM_CCMR1_OC1CE: u32 = TIM_CCMR1_OC1CE_Msk;
pub const TIM_CCMR1_CC2S_Pos: u32 = 8;
pub const TIM_CCMR1_CC2S_Msk: u32 = 0x3 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S: u32 = TIM_CCMR1_CC2S_Msk;
pub const TIM_CCMR1_CC2S_0: u32 = 0x1 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_CC2S_1: u32 = 0x2 << TIM_CCMR1_CC2S_Pos;
pub const TIM_CCMR1_OC2FE_Pos: u32 = 10;
pub const TIM_CCMR1_OC2FE_Msk: u32 = 0x1 << TIM_CCMR1_OC2FE_Pos;
pub const TIM_CCMR1_OC2FE: u32 = TIM_CCMR1_OC2FE_Msk;
pub const TIM_CCMR1_OC2PE_Pos: u32 = 11;
pub const TIM_CCMR1_OC2PE_Msk: u32 = 0x1 << TIM_CCMR1_OC2PE_Pos;
pub const TIM_CCMR1_OC2PE: u32 = TIM_CCMR1_OC2PE_Msk;
pub const TIM_CCMR1_OC2M_Pos: u32 = 12;
pub const TIM_CCMR1_OC2M_Msk: u32 = 0x1007 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M: u32 = TIM_CCMR1_OC2M_Msk;
pub const TIM_CCMR1_OC2M_0: u32 = 0x0001 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_1: u32 = 0x0002 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_2: u32 = 0x0004 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2M_3: u32 = 0x1000 << TIM_CCMR1_OC2M_Pos;
pub const TIM_CCMR1_OC2CE_Pos: u32 = 15;
pub const TIM_CCMR1_OC2CE_Msk: u32 = 0x1 << TIM_CCMR1_OC2CE_Pos;
pub const TIM_CCMR1_OC2CE: u32 = TIM_CCMR1_OC2CE_Msk;
pub const TIM_CCMR1_IC1PSC_Pos: u32 = 2;
pub const TIM_CCMR1_IC1PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC: u32 = TIM_CCMR1_IC1PSC_Msk;
pub const TIM_CCMR1_IC1PSC_0: u32 = 0x1 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1PSC_1: u32 = 0x2 << TIM_CCMR1_IC1PSC_Pos;
pub const TIM_CCMR1_IC1F_Pos: u32 = 4;
pub const TIM_CCMR1_IC1F_Msk: u32 = 0xF << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F: u32 = TIM_CCMR1_IC1F_Msk;
pub const TIM_CCMR1_IC1F_0: u32 = 0x1 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_1: u32 = 0x2 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_2: u32 = 0x4 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC1F_3: u32 = 0x8 << TIM_CCMR1_IC1F_Pos;
pub const TIM_CCMR1_IC2PSC_Pos: u32 = 10;
pub const TIM_CCMR1_IC2PSC_Msk: u32 = 0x3 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC: u32 = TIM_CCMR1_IC2PSC_Msk;
pub const TIM_CCMR1_IC2PSC_0: u32 = 0x1 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2PSC_1: u32 = 0x2 << TIM_CCMR1_IC2PSC_Pos;
pub const TIM_CCMR1_IC2F_Pos: u32 = 12;
pub const TIM_CCMR1_IC2F_Msk: u32 = 0xF << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F: u32 = TIM_CCMR1_IC2F_Msk;
pub const TIM_CCMR1_IC2F_0: u32 = 0x1 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_1: u32 = 0x2 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_2: u32 = 0x4 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR1_IC2F_3: u32 = 0x8 << TIM_CCMR1_IC2F_Pos;
pub const TIM_CCMR2_CC3S_Pos: u32 = 0;
pub const TIM_CCMR2_CC3S_Msk: u32 = 0x3 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S: u32 = TIM_CCMR2_CC3S_Msk;
pub const TIM_CCMR2_CC3S_0: u32 = 0x1 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_CC3S_1: u32 = 0x2 << TIM_CCMR2_CC3S_Pos;
pub const TIM_CCMR2_OC3FE_Pos: u32 = 2;
pub const TIM_CCMR2_OC3FE_Msk: u32 = 0x1 << TIM_CCMR2_OC3FE_Pos;
pub const TIM_CCMR2_OC3FE: u32 = TIM_CCMR2_OC3FE_Msk;
pub const TIM_CCMR2_OC3PE_Pos: u32 = 3;
pub const TIM_CCMR2_OC3PE_Msk: u32 = 0x1 << TIM_CCMR2_OC3PE_Pos;
pub const TIM_CCMR2_OC3PE: u32 = TIM_CCMR2_OC3PE_Msk;
pub const TIM_CCMR2_OC3M_Pos: u32 = 4;
pub const TIM_CCMR2_OC3M_Msk: u32 = 0x1007 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M: u32 = TIM_CCMR2_OC3M_Msk;
pub const TIM_CCMR2_OC3M_0: u32 = 0x0001 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_1: u32 = 0x0002 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_2: u32 = 0x0004 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3M_3: u32 = 0x1000 << TIM_CCMR2_OC3M_Pos;
pub const TIM_CCMR2_OC3CE_Pos: u32 = 7;
pub const TIM_CCMR2_OC3CE_Msk: u32 = 0x1 << TIM_CCMR2_OC3CE_Pos;
pub const TIM_CCMR2_OC3CE: u32 = TIM_CCMR2_OC3CE_Msk;
pub const TIM_CCMR2_CC4S_Pos: u32 = 8;
pub const TIM_CCMR2_CC4S_Msk: u32 = 0x3 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S: u32 = TIM_CCMR2_CC4S_Msk;
pub const TIM_CCMR2_CC4S_0: u32 = 0x1 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_CC4S_1: u32 = 0x2 << TIM_CCMR2_CC4S_Pos;
pub const TIM_CCMR2_OC4FE_Pos: u32 = 10;
pub const TIM_CCMR2_OC4FE_Msk: u32 = 0x1 << TIM_CCMR2_OC4FE_Pos;
pub const TIM_CCMR2_OC4FE: u32 = TIM_CCMR2_OC4FE_Msk;
pub const TIM_CCMR2_OC4PE_Pos: u32 = 11;
pub const TIM_CCMR2_OC4PE_Msk: u32 = 0x1 << TIM_CCMR2_OC4PE_Pos;
pub const TIM_CCMR2_OC4PE: u32 = TIM_CCMR2_OC4PE_Msk;
pub const TIM_CCMR2_OC4M_Pos: u32 = 12;
pub const TIM_CCMR2_OC4M_Msk: u32 = 0x1007 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M: u32 = TIM_CCMR2_OC4M_Msk;
pub const TIM_CCMR2_OC4M_0: u32 = 0x0001 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_1: u32 = 0x0002 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_2: u32 = 0x0004 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4M_3: u32 = 0x1000 << TIM_CCMR2_OC4M_Pos;
pub const TIM_CCMR2_OC4CE_Pos: u32 = 15;
pub const TIM_CCMR2_OC4CE_Msk: u32 = 0x1 << TIM_CCMR2_OC4CE_Pos;
pub const TIM_CCMR2_OC4CE: u32 = TIM_CCMR2_OC4CE_Msk;
pub const TIM_CCMR2_IC3PSC_Pos: u32 = 2;
pub const TIM_CCMR2_IC3PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC: u32 = TIM_CCMR2_IC3PSC_Msk;
pub const TIM_CCMR2_IC3PSC_0: u32 = 0x1 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3PSC_1: u32 = 0x2 << TIM_CCMR2_IC3PSC_Pos;
pub const TIM_CCMR2_IC3F_Pos: u32 = 4;
pub const TIM_CCMR2_IC3F_Msk: u32 = 0xF << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F: u32 = TIM_CCMR2_IC3F_Msk;
pub const TIM_CCMR2_IC3F_0: u32 = 0x1 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_1: u32 = 0x2 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_2: u32 = 0x4 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC3F_3: u32 = 0x8 << TIM_CCMR2_IC3F_Pos;
pub const TIM_CCMR2_IC4PSC_Pos: u32 = 10;
pub const TIM_CCMR2_IC4PSC_Msk: u32 = 0x3 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC: u32 = TIM_CCMR2_IC4PSC_Msk;
pub const TIM_CCMR2_IC4PSC_0: u32 = 0x1 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4PSC_1: u32 = 0x2 << TIM_CCMR2_IC4PSC_Pos;
pub const TIM_CCMR2_IC4F_Pos: u32 = 12;
pub const TIM_CCMR2_IC4F_Msk: u32 = 0xF << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F: u32 = TIM_CCMR2_IC4F_Msk;
pub const TIM_CCMR2_IC4F_0: u32 = 0x1 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_1: u32 = 0x2 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_2: u32 = 0x4 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR2_IC4F_3: u32 = 0x8 << TIM_CCMR2_IC4F_Pos;
pub const TIM_CCMR3_OC5FE_Pos: u32 = 2;
pub const TIM_CCMR3_OC5FE_Msk: u32 = 0x1 << TIM_CCMR3_OC5FE_Pos;
pub const TIM_CCMR3_OC5FE: u32 = TIM_CCMR3_OC5FE_Msk;
pub const TIM_CCMR3_OC5PE_Pos: u32 = 3;
pub const TIM_CCMR3_OC5PE_Msk: u32 = 0x1 << TIM_CCMR3_OC5PE_Pos;
pub const TIM_CCMR3_OC5PE: u32 = TIM_CCMR3_OC5PE_Msk;
pub const TIM_CCMR3_OC5M_Pos: u32 = 4;
pub const TIM_CCMR3_OC5M_Msk: u32 = 0x1007 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M: u32 = TIM_CCMR3_OC5M_Msk;
pub const TIM_CCMR3_OC5M_0: u32 = 0x0001 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_1: u32 = 0x0002 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_2: u32 = 0x0004 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5M_3: u32 = 0x1000 << TIM_CCMR3_OC5M_Pos;
pub const TIM_CCMR3_OC5CE_Pos: u32 = 7;
pub const TIM_CCMR3_OC5CE_Msk: u32 = 0x1 << TIM_CCMR3_OC5CE_Pos;
pub const TIM_CCMR3_OC5CE: u32 = TIM_CCMR3_OC5CE_Msk;
pub const TIM_CCMR3_OC6FE_Pos: u32 = 10;
pub const TIM_CCMR3_OC6FE_Msk: u32 = 0x1 << TIM_CCMR3_OC6FE_Pos;
pub const TIM_CCMR3_OC6FE: u32 = TIM_CCMR3_OC6FE_Msk;
pub const TIM_CCMR3_OC6PE_Pos: u32 = 11;
pub const TIM_CCMR3_OC6PE_Msk: u32 = 0x1 << TIM_CCMR3_OC6PE_Pos;
pub const TIM_CCMR3_OC6PE: u32 = TIM_CCMR3_OC6PE_Msk;
pub const TIM_CCMR3_OC6M_Pos: u32 = 12;
pub const TIM_CCMR3_OC6M_Msk: u32 = 0x1007 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M: u32 = TIM_CCMR3_OC6M_Msk;
pub const TIM_CCMR3_OC6M_0: u32 = 0x0001 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_1: u32 = 0x0002 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_2: u32 = 0x0004 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6M_3: u32 = 0x1000 << TIM_CCMR3_OC6M_Pos;
pub const TIM_CCMR3_OC6CE_Pos: u32 = 15;
pub const TIM_CCMR3_OC6CE_Msk: u32 = 0x1 << TIM_CCMR3_OC6CE_Pos;
pub const TIM_CCMR3_OC6CE: u32 = TIM_CCMR3_OC6CE_Msk;
pub const TIM_CCER_CC1E_Pos: u32 = 0;
pub const TIM_CCER_CC1E_Msk: u32 = 0x1 << TIM_CCER_CC1E_Pos;
pub const TIM_CCER_CC1E: u32 = TIM_CCER_CC1E_Msk;
pub const TIM_CCER_CC1P_Pos: u32 = 1;
pub const TIM_CCER_CC1P_Msk: u32 = 0x1 << TIM_CCER_CC1P_Pos;
pub const TIM_CCER_CC1P: u32 = TIM_CCER_CC1P_Msk;
pub const TIM_CCER_CC1NE_Pos: u32 = 2;
pub const TIM_CCER_CC1NE_Msk: u32 = 0x1 << TIM_CCER_CC1NE_Pos;
pub const TIM_CCER_CC1NE: u32 = TIM_CCER_CC1NE_Msk;
pub const TIM_CCER_CC1NP_Pos: u32 = 3;
pub const TIM_CCER_CC1NP_Msk: u32 = 0x1 << TIM_CCER_CC1NP_Pos;
pub const TIM_CCER_CC1NP: u32 = TIM_CCER_CC1NP_Msk;
pub const TIM_CCER_CC2E_Pos: u32 = 4;
pub const TIM_CCER_CC2E_Msk: u32 = 0x1 << TIM_CCER_CC2E_Pos;
pub const TIM_CCER_CC2E: u32 = TIM_CCER_CC2E_Msk;
pub const TIM_CCER_CC2P_Pos: u32 = 5;
pub const TIM_CCER_CC2P_Msk: u32 = 0x1 << TIM_CCER_CC2P_Pos;
pub const TIM_CCER_CC2P: u32 = TIM_CCER_CC2P_Msk;
pub const TIM_CCER_CC2NE_Pos: u32 = 6;
pub const TIM_CCER_CC2NE_Msk: u32 = 0x1 << TIM_CCER_CC2NE_Pos;
pub const TIM_CCER_CC2NE: u32 = TIM_CCER_CC2NE_Msk;
pub const TIM_CCER_CC2NP_Pos: u32 = 7;
pub const TIM_CCER_CC2NP_Msk: u32 = 0x1 << TIM_CCER_CC2NP_Pos;
pub const TIM_CCER_CC2NP: u32 = TIM_CCER_CC2NP_Msk;
pub const TIM_CCER_CC3E_Pos: u32 = 8;
pub const TIM_CCER_CC3E_Msk: u32 = 0x1 << TIM_CCER_CC3E_Pos;
pub const TIM_CCER_CC3E: u32 = TIM_CCER_CC3E_Msk;
pub const TIM_CCER_CC3P_Pos: u32 = 9;
pub const TIM_CCER_CC3P_Msk: u32 = 0x1 << TIM_CCER_CC3P_Pos;
pub const TIM_CCER_CC3P: u32 = TIM_CCER_CC3P_Msk;
pub const TIM_CCER_CC3NE_Pos: u32 = 10;
pub const TIM_CCER_CC3NE_Msk: u32 = 0x1 << TIM_CCER_CC3NE_Pos;
pub const TIM_CCER_CC3NE: u32 = TIM_CCER_CC3NE_Msk;
pub const TIM_CCER_CC3NP_Pos: u32 = 11;
pub const TIM_CCER_CC3NP_Msk: u32 = 0x1 << TIM_CCER_CC3NP_Pos;
pub const TIM_CCER_CC3NP: u32 = TIM_CCER_CC3NP_Msk;
pub const TIM_CCER_CC4E_Pos: u32 = 12;
pub const TIM_CCER_CC4E_Msk: u32 = 0x1 << TIM_CCER_CC4E_Pos;
pub const TIM_CCER_CC4E: u32 = TIM_CCER_CC4E_Msk;
pub const TIM_CCER_CC4P_Pos: u32 = 13;
pub const TIM_CCER_CC4P_Msk: u32 = 0x1 << TIM_CCER_CC4P_Pos;
pub const TIM_CCER_CC4P: u32 = TIM_CCER_CC4P_Msk;
pub const TIM_CCER_CC4NP_Pos: u32 = 15;
pub const TIM_CCER_CC4NP_Msk: u32 = 0x1 << TIM_CCER_CC4NP_Pos;
pub const TIM_CCER_CC4NP: u32 = TIM_CCER_CC4NP_Msk;
pub const TIM_CCER_CC5E_Pos: u32 = 16;
pub const TIM_CCER_CC5E_Msk: u32 = 0x1 << TIM_CCER_CC5E_Pos;
pub const TIM_CCER_CC5E: u32 = TIM_CCER_CC5E_Msk;
pub const TIM_CCER_CC5P_Pos: u32 = 17;
pub const TIM_CCER_CC5P_Msk: u32 = 0x1 << TIM_CCER_CC5P_Pos;
pub const TIM_CCER_CC5P: u32 = TIM_CCER_CC5P_Msk;
pub const TIM_CCER_CC6E_Pos: u32 = 20;
pub const TIM_CCER_CC6E_Msk: u32 = 0x1 << TIM_CCER_CC6E_Pos;
pub const TIM_CCER_CC6E: u32 = TIM_CCER_CC6E_Msk;
pub const TIM_CCER_CC6P_Pos: u32 = 21;
pub const TIM_CCER_CC6P_Msk: u32 = 0x1 << TIM_CCER_CC6P_Pos;
pub const TIM_CCER_CC6P: u32 = TIM_CCER_CC6P_Msk;
pub const TIM_CNT_CNT_Pos: u32 = 0;
pub const TIM_CNT_CNT_Msk: u32 = 0xFFFFFFFF << TIM_CNT_CNT_Pos;
pub const TIM_CNT_CNT: u32 = TIM_CNT_CNT_Msk;
pub const TIM_CNT_UIFCPY_Pos: u32 = 31;
pub const TIM_CNT_UIFCPY_Msk: u32 = 0x1 << TIM_CNT_UIFCPY_Pos;
pub const TIM_CNT_UIFCPY: u32 = TIM_CNT_UIFCPY_Msk;
pub const TIM_PSC_PSC_Pos: u32 = 0;
pub const TIM_PSC_PSC_Msk: u32 = 0xFFFF << TIM_PSC_PSC_Pos;
pub const TIM_PSC_PSC: u32 = TIM_PSC_PSC_Msk;
pub const TIM_ARR_ARR_Pos: u32 = 0;
pub const TIM_ARR_ARR_Msk: u32 = 0xFFFFFFFF << TIM_ARR_ARR_Pos;
pub const TIM_ARR_ARR: u32 = TIM_ARR_ARR_Msk;
pub const TIM_RCR_REP_Pos: u32 = 0;
pub const TIM_RCR_REP_Msk: u32 = 0xFFFF << TIM_RCR_REP_Pos;
pub const TIM_RCR_REP: u32 = TIM_RCR_REP_Msk;
pub const TIM_CCR1_CCR1_Pos: u32 = 0;
pub const TIM_CCR1_CCR1_Msk: u32 = 0xFFFF << TIM_CCR1_CCR1_Pos;
pub const TIM_CCR1_CCR1: u32 = TIM_CCR1_CCR1_Msk;
pub const TIM_CCR2_CCR2_Pos: u32 = 0;
pub const TIM_CCR2_CCR2_Msk: u32 = 0xFFFF << TIM_CCR2_CCR2_Pos;
pub const TIM_CCR2_CCR2: u32 = TIM_CCR2_CCR2_Msk;
pub const TIM_CCR3_CCR3_Pos: u32 = 0;
pub const TIM_CCR3_CCR3_Msk: u32 = 0xFFFF << TIM_CCR3_CCR3_Pos;
pub const TIM_CCR3_CCR3: u32 = TIM_CCR3_CCR3_Msk;
pub const TIM_CCR4_CCR4_Pos: u32 = 0;
pub const TIM_CCR4_CCR4_Msk: u32 = 0xFFFF << TIM_CCR4_CCR4_Pos;
pub const TIM_CCR4_CCR4: u32 = TIM_CCR4_CCR4_Msk;
pub const TIM_CCR5_CCR5_Pos: u32 = 0;
pub const TIM_CCR5_CCR5_Msk: u32 = 0xFFFFFFFF << TIM_CCR5_CCR5_Pos;
pub const TIM_CCR5_CCR5: u32 = TIM_CCR5_CCR5_Msk;
pub const TIM_CCR5_GC5C1_Pos: u32 = 29;
pub const TIM_CCR5_GC5C1_Msk: u32 = 0x1 << TIM_CCR5_GC5C1_Pos;
pub const TIM_CCR5_GC5C1: u32 = TIM_CCR5_GC5C1_Msk;
pub const TIM_CCR5_GC5C2_Pos: u32 = 30;
pub const TIM_CCR5_GC5C2_Msk: u32 = 0x1 << TIM_CCR5_GC5C2_Pos;
pub const TIM_CCR5_GC5C2: u32 = TIM_CCR5_GC5C2_Msk;
pub const TIM_CCR5_GC5C3_Pos: u32 = 31;
pub const TIM_CCR5_GC5C3_Msk: u32 = 0x1 << TIM_CCR5_GC5C3_Pos;
pub const TIM_CCR5_GC5C3: u32 = TIM_CCR5_GC5C3_Msk;
pub const TIM_CCR6_CCR6_Pos: u32 = 0;
pub const TIM_CCR6_CCR6_Msk: u32 = 0xFFFF << TIM_CCR6_CCR6_Pos;
pub const TIM_CCR6_CCR6: u32 = TIM_CCR6_CCR6_Msk;
pub const TIM_BDTR_DTG_Pos: u32 = 0;
pub const TIM_BDTR_DTG_Msk: u32 = 0xFF << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG: u32 = TIM_BDTR_DTG_Msk;
pub const TIM_BDTR_DTG_0: u32 = 0x01 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_1: u32 = 0x02 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_2: u32 = 0x04 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_3: u32 = 0x08 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_4: u32 = 0x10 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_5: u32 = 0x20 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_6: u32 = 0x40 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_DTG_7: u32 = 0x80 << TIM_BDTR_DTG_Pos;
pub const TIM_BDTR_LOCK_Pos: u32 = 8;
pub const TIM_BDTR_LOCK_Msk: u32 = 0x3 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK: u32 = TIM_BDTR_LOCK_Msk;
pub const TIM_BDTR_LOCK_0: u32 = 0x1 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_LOCK_1: u32 = 0x2 << TIM_BDTR_LOCK_Pos;
pub const TIM_BDTR_OSSI_Pos: u32 = 10;
pub const TIM_BDTR_OSSI_Msk: u32 = 0x1 << TIM_BDTR_OSSI_Pos;
pub const TIM_BDTR_OSSI: u32 = TIM_BDTR_OSSI_Msk;
pub const TIM_BDTR_OSSR_Pos: u32 = 11;
pub const TIM_BDTR_OSSR_Msk: u32 = 0x1 << TIM_BDTR_OSSR_Pos;
pub const TIM_BDTR_OSSR: u32 = TIM_BDTR_OSSR_Msk;
pub const TIM_BDTR_BKE_Pos: u32 = 12;
pub const TIM_BDTR_BKE_Msk: u32 = 0x1 << TIM_BDTR_BKE_Pos;
pub const TIM_BDTR_BKE: u32 = TIM_BDTR_BKE_Msk;
pub const TIM_BDTR_BKP_Pos: u32 = 13;
pub const TIM_BDTR_BKP_Msk: u32 = 0x1 << TIM_BDTR_BKP_Pos;
pub const TIM_BDTR_BKP: u32 = TIM_BDTR_BKP_Msk;
pub const TIM_BDTR_AOE_Pos: u32 = 14;
pub const TIM_BDTR_AOE_Msk: u32 = 0x1 << TIM_BDTR_AOE_Pos;
pub const TIM_BDTR_AOE: u32 = TIM_BDTR_AOE_Msk;
pub const TIM_BDTR_MOE_Pos: u32 = 15;
pub const TIM_BDTR_MOE_Msk: u32 = 0x1 << TIM_BDTR_MOE_Pos;
pub const TIM_BDTR_MOE: u32 = TIM_BDTR_MOE_Msk;
pub const TIM_BDTR_BKF_Pos: u32 = 16;
pub const TIM_BDTR_BKF_Msk: u32 = 0xF << TIM_BDTR_BKF_Pos;
pub const TIM_BDTR_BKF: u32 = TIM_BDTR_BKF_Msk;
pub const TIM_BDTR_BK2F_Pos: u32 = 20;
pub const TIM_BDTR_BK2F_Msk: u32 = 0xF << TIM_BDTR_BK2F_Pos;
pub const TIM_BDTR_BK2F: u32 = TIM_BDTR_BK2F_Msk;
pub const TIM_BDTR_BK2E_Pos: u32 = 24;
pub const TIM_BDTR_BK2E_Msk: u32 = 0x1 << TIM_BDTR_BK2E_Pos;
pub const TIM_BDTR_BK2E: u32 = TIM_BDTR_BK2E_Msk;
pub const TIM_BDTR_BK2P_Pos: u32 = 25;
pub const TIM_BDTR_BK2P_Msk: u32 = 0x1 << TIM_BDTR_BK2P_Pos;
pub const TIM_BDTR_BK2P: u32 = TIM_BDTR_BK2P_Msk;
pub const TIM_BDTR_BKDSRM_Pos: u32 = 26;
pub const TIM_BDTR_BKDSRM_Msk: u32 = 0x1 << TIM_BDTR_BKDSRM_Pos;
pub const TIM_BDTR_BKDSRM: u32 = TIM_BDTR_BKDSRM_Msk;
pub const TIM_BDTR_BK2DSRM_Pos: u32 = 27;
pub const TIM_BDTR_BK2DSRM_Msk: u32 = 0x1 << TIM_BDTR_BK2DSRM_Pos;
pub const TIM_BDTR_BK2DSRM: u32 = TIM_BDTR_BK2DSRM_Msk;
pub const TIM_BDTR_BKBID_Pos: u32 = 28;
pub const TIM_BDTR_BKBID_Msk: u32 = 0x1 << TIM_BDTR_BKBID_Pos;
pub const TIM_BDTR_BKBID: u32 = TIM_BDTR_BKBID_Msk;
pub const TIM_BDTR_BK2BID_Pos: u32 = 29;
pub const TIM_BDTR_BK2BID_Msk: u32 = 0x1 << TIM_BDTR_BK2BID_Pos;
pub const TIM_BDTR_BK2BID: u32 = TIM_BDTR_BK2BID_Msk;
pub const TIM_DCR_DBA_Pos: u32 = 0;
pub const TIM_DCR_DBA_Msk: u32 = 0x1F << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA: u32 = TIM_DCR_DBA_Msk;
pub const TIM_DCR_DBA_0: u32 = 0x01 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_1: u32 = 0x02 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_2: u32 = 0x04 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_3: u32 = 0x08 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBA_4: u32 = 0x10 << TIM_DCR_DBA_Pos;
pub const TIM_DCR_DBL_Pos: u32 = 8;
pub const TIM_DCR_DBL_Msk: u32 = 0x1F << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL: u32 = TIM_DCR_DBL_Msk;
pub const TIM_DCR_DBL_0: u32 = 0x01 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_1: u32 = 0x02 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_2: u32 = 0x04 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_3: u32 = 0x08 << TIM_DCR_DBL_Pos;
pub const TIM_DCR_DBL_4: u32 = 0x10 << TIM_DCR_DBL_Pos;
pub const TIM_DMAR_DMAB_Pos: u32 = 0;
pub const TIM_DMAR_DMAB_Msk: u32 = 0xFFFF << TIM_DMAR_DMAB_Pos;
pub const TIM_DMAR_DMAB: u32 = TIM_DMAR_DMAB_Msk;
pub const TIM1_OR1_OCREF_CLR_Pos: u32 = 0;
pub const TIM1_OR1_OCREF_CLR_Msk: u32 = 0x1 << TIM1_OR1_OCREF_CLR_Pos;
pub const TIM1_OR1_OCREF_CLR: u32 = TIM1_OR1_OCREF_CLR_Msk;
pub const TIM1_AF1_BKINE_Pos: u32 = 0;
pub const TIM1_AF1_BKINE_Msk: u32 = 0x1 << TIM1_AF1_BKINE_Pos;
pub const TIM1_AF1_BKINE: u32 = TIM1_AF1_BKINE_Msk;
pub const TIM1_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM1_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM1_AF1_BKCMP1E_Pos;
pub const TIM1_AF1_BKCMP1E: u32 = TIM1_AF1_BKCMP1E_Msk;
pub const TIM1_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM1_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM1_AF1_BKCMP2E_Pos;
pub const TIM1_AF1_BKCMP2E: u32 = TIM1_AF1_BKCMP2E_Msk;
pub const TIM1_AF1_BKINP_Pos: u32 = 9;
pub const TIM1_AF1_BKINP_Msk: u32 = 0x1 << TIM1_AF1_BKINP_Pos;
pub const TIM1_AF1_BKINP: u32 = TIM1_AF1_BKINP_Msk;
pub const TIM1_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM1_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM1_AF1_BKCMP1P_Pos;
pub const TIM1_AF1_BKCMP1P: u32 = TIM1_AF1_BKCMP1P_Msk;
pub const TIM1_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM1_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM1_AF1_BKCMP2P_Pos;
pub const TIM1_AF1_BKCMP2P: u32 = TIM1_AF1_BKCMP2P_Msk;
pub const TIM1_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM1_AF1_ETRSEL_Msk: u32 = 0xF << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL: u32 = TIM1_AF1_ETRSEL_Msk;
pub const TIM1_AF1_ETRSEL_0: u32 = 0x1 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_1: u32 = 0x2 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_2: u32 = 0x4 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF1_ETRSEL_3: u32 = 0x8 << TIM1_AF1_ETRSEL_Pos;
pub const TIM1_AF2_BK2INE_Pos: u32 = 0;
pub const TIM1_AF2_BK2INE_Msk: u32 = 0x1 << TIM1_AF2_BK2INE_Pos;
pub const TIM1_AF2_BK2INE: u32 = TIM1_AF2_BK2INE_Msk;
pub const TIM1_AF2_BK2CMP1E_Pos: u32 = 1;
pub const TIM1_AF2_BK2CMP1E_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP1E_Pos;
pub const TIM1_AF2_BK2CMP1E: u32 = TIM1_AF2_BK2CMP1E_Msk;
pub const TIM1_AF2_BK2CMP2E_Pos: u32 = 2;
pub const TIM1_AF2_BK2CMP2E_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP2E_Pos;
pub const TIM1_AF2_BK2CMP2E: u32 = TIM1_AF2_BK2CMP2E_Msk;
pub const TIM1_AF2_BK2INP_Pos: u32 = 9;
pub const TIM1_AF2_BK2INP_Msk: u32 = 0x1 << TIM1_AF2_BK2INP_Pos;
pub const TIM1_AF2_BK2INP: u32 = TIM1_AF2_BK2INP_Msk;
pub const TIM1_AF2_BK2CMP1P_Pos: u32 = 10;
pub const TIM1_AF2_BK2CMP1P_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP1P_Pos;
pub const TIM1_AF2_BK2CMP1P: u32 = TIM1_AF2_BK2CMP1P_Msk;
pub const TIM1_AF2_BK2CMP2P_Pos: u32 = 11;
pub const TIM1_AF2_BK2CMP2P_Msk: u32 = 0x1 << TIM1_AF2_BK2CMP2P_Pos;
pub const TIM1_AF2_BK2CMP2P: u32 = TIM1_AF2_BK2CMP2P_Msk;
pub const TIM2_OR1_OCREF_CLR_Pos: u32 = 0;
pub const TIM2_OR1_OCREF_CLR_Msk: u32 = 0x1 << TIM2_OR1_OCREF_CLR_Pos;
pub const TIM2_OR1_OCREF_CLR: u32 = TIM2_OR1_OCREF_CLR_Msk;
pub const TIM2_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM2_AF1_ETRSEL_Msk: u32 = 0xF << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL: u32 = TIM2_AF1_ETRSEL_Msk;
pub const TIM2_AF1_ETRSEL_0: u32 = 0x1 << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL_1: u32 = 0x2 << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL_2: u32 = 0x4 << TIM2_AF1_ETRSEL_Pos;
pub const TIM2_AF1_ETRSEL_3: u32 = 0x8 << TIM2_AF1_ETRSEL_Pos;
pub const TIM3_OR1_OCREF_CLR_Pos: u32 = 0;
pub const TIM3_OR1_OCREF_CLR_Msk: u32 = 0x1 << TIM3_OR1_OCREF_CLR_Pos;
pub const TIM3_OR1_OCREF_CLR: u32 = TIM3_OR1_OCREF_CLR_Msk;
pub const TIM3_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM3_AF1_ETRSEL_Msk: u32 = 0xF << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL: u32 = TIM3_AF1_ETRSEL_Msk;
pub const TIM3_AF1_ETRSEL_0: u32 = 0x1 << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_1: u32 = 0x2 << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_2: u32 = 0x4 << TIM3_AF1_ETRSEL_Pos;
pub const TIM3_AF1_ETRSEL_3: u32 = 0x8 << TIM3_AF1_ETRSEL_Pos;
pub const TIM14_AF1_ETRSEL_Pos: u32 = 14;
pub const TIM14_AF1_ETRSEL_Msk: u32 = 0xF << TIM14_AF1_ETRSEL_Pos;
pub const TIM14_AF1_ETRSEL: u32 = TIM14_AF1_ETRSEL_Msk;
pub const TIM14_AF1_ETRSEL_0: u32 = 0x1 << TIM14_AF1_ETRSEL_Pos;
pub const TIM14_AF1_ETRSEL_1: u32 = 0x2 << TIM14_AF1_ETRSEL_Pos;
pub const TIM14_AF1_ETRSEL_2: u32 = 0x4 << TIM14_AF1_ETRSEL_Pos;
pub const TIM14_AF1_ETRSEL_3: u32 = 0x8 << TIM14_AF1_ETRSEL_Pos;
pub const TIM15_AF1_BKINE_Pos: u32 = 0;
pub const TIM15_AF1_BKINE_Msk: u32 = 0x1 << TIM15_AF1_BKINE_Pos;
pub const TIM15_AF1_BKINE: u32 = TIM15_AF1_BKINE_Msk;
pub const TIM15_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM15_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM15_AF1_BKCMP1E_Pos;
pub const TIM15_AF1_BKCMP1E: u32 = TIM15_AF1_BKCMP1E_Msk;
pub const TIM15_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM15_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM15_AF1_BKCMP2E_Pos;
pub const TIM15_AF1_BKCMP2E: u32 = TIM15_AF1_BKCMP2E_Msk;
pub const TIM15_AF1_BKINP_Pos: u32 = 9;
pub const TIM15_AF1_BKINP_Msk: u32 = 0x1 << TIM15_AF1_BKINP_Pos;
pub const TIM15_AF1_BKINP: u32 = TIM15_AF1_BKINP_Msk;
pub const TIM15_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM15_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM15_AF1_BKCMP1P_Pos;
pub const TIM15_AF1_BKCMP1P: u32 = TIM15_AF1_BKCMP1P_Msk;
pub const TIM15_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM15_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM15_AF1_BKCMP2P_Pos;
pub const TIM15_AF1_BKCMP2P: u32 = TIM15_AF1_BKCMP2P_Msk;
pub const TIM16_AF1_BKINE_Pos: u32 = 0;
pub const TIM16_AF1_BKINE_Msk: u32 = 0x1 << TIM16_AF1_BKINE_Pos;
pub const TIM16_AF1_BKINE: u32 = TIM16_AF1_BKINE_Msk;
pub const TIM16_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM16_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM16_AF1_BKCMP1E_Pos;
pub const TIM16_AF1_BKCMP1E: u32 = TIM16_AF1_BKCMP1E_Msk;
pub const TIM16_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM16_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM16_AF1_BKCMP2E_Pos;
pub const TIM16_AF1_BKCMP2E: u32 = TIM16_AF1_BKCMP2E_Msk;
pub const TIM16_AF1_BKINP_Pos: u32 = 9;
pub const TIM16_AF1_BKINP_Msk: u32 = 0x1 << TIM16_AF1_BKINP_Pos;
pub const TIM16_AF1_BKINP: u32 = TIM16_AF1_BKINP_Msk;
pub const TIM16_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM16_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM16_AF1_BKCMP1P_Pos;
pub const TIM16_AF1_BKCMP1P: u32 = TIM16_AF1_BKCMP1P_Msk;
pub const TIM16_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM16_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM16_AF1_BKCMP2P_Pos;
pub const TIM16_AF1_BKCMP2P: u32 = TIM16_AF1_BKCMP2P_Msk;
pub const TIM17_AF1_BKINE_Pos: u32 = 0;
pub const TIM17_AF1_BKINE_Msk: u32 = 0x1 << TIM17_AF1_BKINE_Pos;
pub const TIM17_AF1_BKINE: u32 = TIM17_AF1_BKINE_Msk;
pub const TIM17_AF1_BKCMP1E_Pos: u32 = 1;
pub const TIM17_AF1_BKCMP1E_Msk: u32 = 0x1 << TIM17_AF1_BKCMP1E_Pos;
pub const TIM17_AF1_BKCMP1E: u32 = TIM17_AF1_BKCMP1E_Msk;
pub const TIM17_AF1_BKCMP2E_Pos: u32 = 2;
pub const TIM17_AF1_BKCMP2E_Msk: u32 = 0x1 << TIM17_AF1_BKCMP2E_Pos;
pub const TIM17_AF1_BKCMP2E: u32 = TIM17_AF1_BKCMP2E_Msk;
pub const TIM17_AF1_BKINP_Pos: u32 = 9;
pub const TIM17_AF1_BKINP_Msk: u32 = 0x1 << TIM17_AF1_BKINP_Pos;
pub const TIM17_AF1_BKINP: u32 = TIM17_AF1_BKINP_Msk;
pub const TIM17_AF1_BKCMP1P_Pos: u32 = 10;
pub const TIM17_AF1_BKCMP1P_Msk: u32 = 0x1 << TIM17_AF1_BKCMP1P_Pos;
pub const TIM17_AF1_BKCMP1P: u32 = TIM17_AF1_BKCMP1P_Msk;
pub const TIM17_AF1_BKCMP2P_Pos: u32 = 11;
pub const TIM17_AF1_BKCMP2P_Msk: u32 = 0x1 << TIM17_AF1_BKCMP2P_Pos;
pub const TIM17_AF1_BKCMP2P: u32 = TIM17_AF1_BKCMP2P_Msk;
pub const TIM_TISEL_TI1SEL_Pos: u32 = 0;
pub const TIM_TISEL_TI1SEL_Msk: u32 = 0xF << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL: u32 = TIM_TISEL_TI1SEL_Msk;
pub const TIM_TISEL_TI1SEL_0: u32 = 0x1 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_1: u32 = 0x2 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_2: u32 = 0x4 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI1SEL_3: u32 = 0x8 << TIM_TISEL_TI1SEL_Pos;
pub const TIM_TISEL_TI2SEL_Pos: u32 = 8;
pub const TIM_TISEL_TI2SEL_Msk: u32 = 0xF << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL: u32 = TIM_TISEL_TI2SEL_Msk;
pub const TIM_TISEL_TI2SEL_0: u32 = 0x1 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_1: u32 = 0x2 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_2: u32 = 0x4 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI2SEL_3: u32 = 0x8 << TIM_TISEL_TI2SEL_Pos;
pub const TIM_TISEL_TI3SEL_Pos: u32 = 16;
pub const TIM_TISEL_TI3SEL_Msk: u32 = 0xF << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL: u32 = TIM_TISEL_TI3SEL_Msk;
pub const TIM_TISEL_TI3SEL_0: u32 = 0x1 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_1: u32 = 0x2 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_2: u32 = 0x4 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI3SEL_3: u32 = 0x8 << TIM_TISEL_TI3SEL_Pos;
pub const TIM_TISEL_TI4SEL_Pos: u32 = 24;
pub const TIM_TISEL_TI4SEL_Msk: u32 = 0xF << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL: u32 = TIM_TISEL_TI4SEL_Msk;
pub const TIM_TISEL_TI4SEL_0: u32 = 0x1 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_1: u32 = 0x2 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_2: u32 = 0x4 << TIM_TISEL_TI4SEL_Pos;
pub const TIM_TISEL_TI4SEL_3: u32 = 0x8 << TIM_TISEL_TI4SEL_Pos;
pub const LPTIM_ISR_CMPM_Pos: u32 = 0;
pub const LPTIM_ISR_CMPM_Msk: u32 = 0x1 << LPTIM_ISR_CMPM_Pos;
pub const LPTIM_ISR_CMPM: u32 = LPTIM_ISR_CMPM_Msk;
pub const LPTIM_ISR_ARRM_Pos: u32 = 1;
pub const LPTIM_ISR_ARRM_Msk: u32 = 0x1 << LPTIM_ISR_ARRM_Pos;
pub const LPTIM_ISR_ARRM: u32 = LPTIM_ISR_ARRM_Msk;
pub const LPTIM_ISR_EXTTRIG_Pos: u32 = 2;
pub const LPTIM_ISR_EXTTRIG_Msk: u32 = 0x1 << LPTIM_ISR_EXTTRIG_Pos;
pub const LPTIM_ISR_EXTTRIG: u32 = LPTIM_ISR_EXTTRIG_Msk;
pub const LPTIM_ISR_CMPOK_Pos: u32 = 3;
pub const LPTIM_ISR_CMPOK_Msk: u32 = 0x1 << LPTIM_ISR_CMPOK_Pos;
pub const LPTIM_ISR_CMPOK: u32 = LPTIM_ISR_CMPOK_Msk;
pub const LPTIM_ISR_ARROK_Pos: u32 = 4;
pub const LPTIM_ISR_ARROK_Msk: u32 = 0x1 << LPTIM_ISR_ARROK_Pos;
pub const LPTIM_ISR_ARROK: u32 = LPTIM_ISR_ARROK_Msk;
pub const LPTIM_ISR_UP_Pos: u32 = 5;
pub const LPTIM_ISR_UP_Msk: u32 = 0x1 << LPTIM_ISR_UP_Pos;
pub const LPTIM_ISR_UP: u32 = LPTIM_ISR_UP_Msk;
pub const LPTIM_ISR_DOWN_Pos: u32 = 6;
pub const LPTIM_ISR_DOWN_Msk: u32 = 0x1 << LPTIM_ISR_DOWN_Pos;
pub const LPTIM_ISR_DOWN: u32 = LPTIM_ISR_DOWN_Msk;
pub const LPTIM_ICR_CMPMCF_Pos: u32 = 0;
pub const LPTIM_ICR_CMPMCF_Msk: u32 = 0x1 << LPTIM_ICR_CMPMCF_Pos;
pub const LPTIM_ICR_CMPMCF: u32 = LPTIM_ICR_CMPMCF_Msk;
pub const LPTIM_ICR_ARRMCF_Pos: u32 = 1;
pub const LPTIM_ICR_ARRMCF_Msk: u32 = 0x1 << LPTIM_ICR_ARRMCF_Pos;
pub const LPTIM_ICR_ARRMCF: u32 = LPTIM_ICR_ARRMCF_Msk;
pub const LPTIM_ICR_EXTTRIGCF_Pos: u32 = 2;
pub const LPTIM_ICR_EXTTRIGCF_Msk: u32 = 0x1 << LPTIM_ICR_EXTTRIGCF_Pos;
pub const LPTIM_ICR_EXTTRIGCF: u32 = LPTIM_ICR_EXTTRIGCF_Msk;
pub const LPTIM_ICR_CMPOKCF_Pos: u32 = 3;
pub const LPTIM_ICR_CMPOKCF_Msk: u32 = 0x1 << LPTIM_ICR_CMPOKCF_Pos;
pub const LPTIM_ICR_CMPOKCF: u32 = LPTIM_ICR_CMPOKCF_Msk;
pub const LPTIM_ICR_ARROKCF_Pos: u32 = 4;
pub const LPTIM_ICR_ARROKCF_Msk: u32 = 0x1 << LPTIM_ICR_ARROKCF_Pos;
pub const LPTIM_ICR_ARROKCF: u32 = LPTIM_ICR_ARROKCF_Msk;
pub const LPTIM_ICR_UPCF_Pos: u32 = 5;
pub const LPTIM_ICR_UPCF_Msk: u32 = 0x1 << LPTIM_ICR_UPCF_Pos;
pub const LPTIM_ICR_UPCF: u32 = LPTIM_ICR_UPCF_Msk;
pub const LPTIM_ICR_DOWNCF_Pos: u32 = 6;
pub const LPTIM_ICR_DOWNCF_Msk: u32 = 0x1 << LPTIM_ICR_DOWNCF_Pos;
pub const LPTIM_ICR_DOWNCF: u32 = LPTIM_ICR_DOWNCF_Msk;
pub const LPTIM_IER_CMPMIE_Pos: u32 = 0;
pub const LPTIM_IER_CMPMIE_Msk: u32 = 0x1 << LPTIM_IER_CMPMIE_Pos;
pub const LPTIM_IER_CMPMIE: u32 = LPTIM_IER_CMPMIE_Msk;
pub const LPTIM_IER_ARRMIE_Pos: u32 = 1;
pub const LPTIM_IER_ARRMIE_Msk: u32 = 0x1 << LPTIM_IER_ARRMIE_Pos;
pub const LPTIM_IER_ARRMIE: u32 = LPTIM_IER_ARRMIE_Msk;
pub const LPTIM_IER_EXTTRIGIE_Pos: u32 = 2;
pub const LPTIM_IER_EXTTRIGIE_Msk: u32 = 0x1 << LPTIM_IER_EXTTRIGIE_Pos;
pub const LPTIM_IER_EXTTRIGIE: u32 = LPTIM_IER_EXTTRIGIE_Msk;
pub const LPTIM_IER_CMPOKIE_Pos: u32 = 3;
pub const LPTIM_IER_CMPOKIE_Msk: u32 = 0x1 << LPTIM_IER_CMPOKIE_Pos;
pub const LPTIM_IER_CMPOKIE: u32 = LPTIM_IER_CMPOKIE_Msk;
pub const LPTIM_IER_ARROKIE_Pos: u32 = 4;
pub const LPTIM_IER_ARROKIE_Msk: u32 = 0x1 << LPTIM_IER_ARROKIE_Pos;
pub const LPTIM_IER_ARROKIE: u32 = LPTIM_IER_ARROKIE_Msk;
pub const LPTIM_IER_UPIE_Pos: u32 = 5;
pub const LPTIM_IER_UPIE_Msk: u32 = 0x1 << LPTIM_IER_UPIE_Pos;
pub const LPTIM_IER_UPIE: u32 = LPTIM_IER_UPIE_Msk;
pub const LPTIM_IER_DOWNIE_Pos: u32 = 6;
pub const LPTIM_IER_DOWNIE_Msk: u32 = 0x1 << LPTIM_IER_DOWNIE_Pos;
pub const LPTIM_IER_DOWNIE: u32 = LPTIM_IER_DOWNIE_Msk;
pub const LPTIM_CFGR_CKSEL_Pos: u32 = 0;
pub const LPTIM_CFGR_CKSEL_Msk: u32 = 0x1 << LPTIM_CFGR_CKSEL_Pos;
pub const LPTIM_CFGR_CKSEL: u32 = LPTIM_CFGR_CKSEL_Msk;
pub const LPTIM_CFGR_CKPOL_Pos: u32 = 1;
pub const LPTIM_CFGR_CKPOL_Msk: u32 = 0x3 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL: u32 = LPTIM_CFGR_CKPOL_Msk;
pub const LPTIM_CFGR_CKPOL_0: u32 = 0x1 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKPOL_1: u32 = 0x2 << LPTIM_CFGR_CKPOL_Pos;
pub const LPTIM_CFGR_CKFLT_Pos: u32 = 3;
pub const LPTIM_CFGR_CKFLT_Msk: u32 = 0x3 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT: u32 = LPTIM_CFGR_CKFLT_Msk;
pub const LPTIM_CFGR_CKFLT_0: u32 = 0x1 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_CKFLT_1: u32 = 0x2 << LPTIM_CFGR_CKFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_Pos: u32 = 6;
pub const LPTIM_CFGR_TRGFLT_Msk: u32 = 0x3 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT: u32 = LPTIM_CFGR_TRGFLT_Msk;
pub const LPTIM_CFGR_TRGFLT_0: u32 = 0x1 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_TRGFLT_1: u32 = 0x2 << LPTIM_CFGR_TRGFLT_Pos;
pub const LPTIM_CFGR_PRESC_Pos: u32 = 9;
pub const LPTIM_CFGR_PRESC_Msk: u32 = 0x7 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC: u32 = LPTIM_CFGR_PRESC_Msk;
pub const LPTIM_CFGR_PRESC_0: u32 = 0x1 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_1: u32 = 0x2 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_PRESC_2: u32 = 0x4 << LPTIM_CFGR_PRESC_Pos;
pub const LPTIM_CFGR_TRIGSEL_Pos: u32 = 13;
pub const LPTIM_CFGR_TRIGSEL_Msk: u32 = 0x7 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL: u32 = LPTIM_CFGR_TRIGSEL_Msk;
pub const LPTIM_CFGR_TRIGSEL_0: u32 = 0x1 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_1: u32 = 0x2 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGSEL_2: u32 = 0x4 << LPTIM_CFGR_TRIGSEL_Pos;
pub const LPTIM_CFGR_TRIGEN_Pos: u32 = 17;
pub const LPTIM_CFGR_TRIGEN_Msk: u32 = 0x3 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN: u32 = LPTIM_CFGR_TRIGEN_Msk;
pub const LPTIM_CFGR_TRIGEN_0: u32 = 0x1 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TRIGEN_1: u32 = 0x2 << LPTIM_CFGR_TRIGEN_Pos;
pub const LPTIM_CFGR_TIMOUT_Pos: u32 = 19;
pub const LPTIM_CFGR_TIMOUT_Msk: u32 = 0x1 << LPTIM_CFGR_TIMOUT_Pos;
pub const LPTIM_CFGR_TIMOUT: u32 = LPTIM_CFGR_TIMOUT_Msk;
pub const LPTIM_CFGR_WAVE_Pos: u32 = 20;
pub const LPTIM_CFGR_WAVE_Msk: u32 = 0x1 << LPTIM_CFGR_WAVE_Pos;
pub const LPTIM_CFGR_WAVE: u32 = LPTIM_CFGR_WAVE_Msk;
pub const LPTIM_CFGR_WAVPOL_Pos: u32 = 21;
pub const LPTIM_CFGR_WAVPOL_Msk: u32 = 0x1 << LPTIM_CFGR_WAVPOL_Pos;
pub const LPTIM_CFGR_WAVPOL: u32 = LPTIM_CFGR_WAVPOL_Msk;
pub const LPTIM_CFGR_PRELOAD_Pos: u32 = 22;
pub const LPTIM_CFGR_PRELOAD_Msk: u32 = 0x1 << LPTIM_CFGR_PRELOAD_Pos;
pub const LPTIM_CFGR_PRELOAD: u32 = LPTIM_CFGR_PRELOAD_Msk;
pub const LPTIM_CFGR_COUNTMODE_Pos: u32 = 23;
pub const LPTIM_CFGR_COUNTMODE_Msk: u32 = 0x1 << LPTIM_CFGR_COUNTMODE_Pos;
pub const LPTIM_CFGR_COUNTMODE: u32 = LPTIM_CFGR_COUNTMODE_Msk;
pub const LPTIM_CFGR_ENC_Pos: u32 = 24;
pub const LPTIM_CFGR_ENC_Msk: u32 = 0x1 << LPTIM_CFGR_ENC_Pos;
pub const LPTIM_CFGR_ENC: u32 = LPTIM_CFGR_ENC_Msk;
pub const LPTIM_CR_ENABLE_Pos: u32 = 0;
pub const LPTIM_CR_ENABLE_Msk: u32 = 0x1 << LPTIM_CR_ENABLE_Pos;
pub const LPTIM_CR_ENABLE: u32 = LPTIM_CR_ENABLE_Msk;
pub const LPTIM_CR_SNGSTRT_Pos: u32 = 1;
pub const LPTIM_CR_SNGSTRT_Msk: u32 = 0x1 << LPTIM_CR_SNGSTRT_Pos;
pub const LPTIM_CR_SNGSTRT: u32 = LPTIM_CR_SNGSTRT_Msk;
pub const LPTIM_CR_CNTSTRT_Pos: u32 = 2;
pub const LPTIM_CR_CNTSTRT_Msk: u32 = 0x1 << LPTIM_CR_CNTSTRT_Pos;
pub const LPTIM_CR_CNTSTRT: u32 = LPTIM_CR_CNTSTRT_Msk;
pub const LPTIM_CR_COUNTRST_Pos: u32 = 3;
pub const LPTIM_CR_COUNTRST_Msk: u32 = 0x1 << LPTIM_CR_COUNTRST_Pos;
pub const LPTIM_CR_COUNTRST: u32 = LPTIM_CR_COUNTRST_Msk;
pub const LPTIM_CR_RSTARE_Pos: u32 = 4;
pub const LPTIM_CR_RSTARE_Msk: u32 = 0x1 << LPTIM_CR_RSTARE_Pos;
pub const LPTIM_CR_RSTARE: u32 = LPTIM_CR_RSTARE_Msk;
pub const LPTIM_CMP_CMP_Pos: u32 = 0;
pub const LPTIM_CMP_CMP_Msk: u32 = 0xFFFF << LPTIM_CMP_CMP_Pos;
pub const LPTIM_CMP_CMP: u32 = LPTIM_CMP_CMP_Msk;
pub const LPTIM_ARR_ARR_Pos: u32 = 0;
pub const LPTIM_ARR_ARR_Msk: u32 = 0xFFFF << LPTIM_ARR_ARR_Pos;
pub const LPTIM_ARR_ARR: u32 = LPTIM_ARR_ARR_Msk;
pub const LPTIM_CNT_CNT_Pos: u32 = 0;
pub const LPTIM_CNT_CNT_Msk: u32 = 0xFFFF << LPTIM_CNT_CNT_Pos;
pub const LPTIM_CNT_CNT: u32 = LPTIM_CNT_CNT_Msk;
pub const LPTIM_CFGR2_IN1SEL_Pos: u32 = 0;
pub const LPTIM_CFGR2_IN1SEL_Msk: u32 = 0xF << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL: u32 = LPTIM_CFGR2_IN1SEL_Msk;
pub const LPTIM_CFGR2_IN1SEL_0: u32 = 0x1 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL_1: u32 = 0x2 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL_2: u32 = 0x4 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN1SEL_3: u32 = 0x8 << LPTIM_CFGR2_IN1SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_Pos: u32 = 4;
pub const LPTIM_CFGR2_IN2SEL_Msk: u32 = 0xF << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL: u32 = LPTIM_CFGR2_IN2SEL_Msk;
pub const LPTIM_CFGR2_IN2SEL_0: u32 = 0x1 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_1: u32 = 0x2 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_2: u32 = 0x4 << LPTIM_CFGR2_IN2SEL_Pos;
pub const LPTIM_CFGR2_IN2SEL_3: u32 = 0x8 << LPTIM_CFGR2_IN2SEL_Pos;
pub const COMP_CSR_EN_Pos: u32 = 0;
pub const COMP_CSR_EN_Msk: u32 = 0x1 << COMP_CSR_EN_Pos;
pub const COMP_CSR_EN: u32 = COMP_CSR_EN_Msk;
pub const COMP_CSR_INMSEL_Pos: u32 = 4;
pub const COMP_CSR_INMSEL_Msk: u32 = 0xF << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL: u32 = COMP_CSR_INMSEL_Msk;
pub const COMP_CSR_INMSEL_0: u32 = 0x1 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL_1: u32 = 0x2 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL_2: u32 = 0x4 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INMSEL_3: u32 = 0x8 << COMP_CSR_INMSEL_Pos;
pub const COMP_CSR_INPSEL_Pos: u32 = 8;
pub const COMP_CSR_INPSEL_Msk: u32 = 0x3 << COMP_CSR_INPSEL_Pos;
pub const COMP_CSR_INPSEL: u32 = COMP_CSR_INPSEL_Msk;
pub const COMP_CSR_INPSEL_0: u32 = 0x1 << COMP_CSR_INPSEL_Pos;
pub const COMP_CSR_INPSEL_1: u32 = 0x2 << COMP_CSR_INPSEL_Pos;
pub const COMP_CSR_WINMODE_Pos: u32 = 11;
pub const COMP_CSR_WINMODE_Msk: u32 = 0x1 << COMP_CSR_WINMODE_Pos;
pub const COMP_CSR_WINMODE: u32 = COMP_CSR_WINMODE_Msk;
pub const COMP_CSR_WINOUT_Pos: u32 = 14;
pub const COMP_CSR_WINOUT_Msk: u32 = 0x1 << COMP_CSR_WINOUT_Pos;
pub const COMP_CSR_WINOUT: u32 = COMP_CSR_WINOUT_Msk;
pub const COMP_CSR_POLARITY_Pos: u32 = 15;
pub const COMP_CSR_POLARITY_Msk: u32 = 0x1 << COMP_CSR_POLARITY_Pos;
pub const COMP_CSR_POLARITY: u32 = COMP_CSR_POLARITY_Msk;
pub const COMP_CSR_HYST_Pos: u32 = 16;
pub const COMP_CSR_HYST_Msk: u32 = 0x3 << COMP_CSR_HYST_Pos;
pub const COMP_CSR_HYST: u32 = COMP_CSR_HYST_Msk;
pub const COMP_CSR_HYST_0: u32 = 0x1 << COMP_CSR_HYST_Pos;
pub const COMP_CSR_HYST_1: u32 = 0x2 << COMP_CSR_HYST_Pos;
pub const COMP_CSR_PWRMODE_Pos: u32 = 18;
pub const COMP_CSR_PWRMODE_Msk: u32 = 0x3 << COMP_CSR_PWRMODE_Pos;
pub const COMP_CSR_PWRMODE: u32 = COMP_CSR_PWRMODE_Msk;
pub const COMP_CSR_PWRMODE_0: u32 = 0x1 << COMP_CSR_PWRMODE_Pos;
pub const COMP_CSR_PWRMODE_1: u32 = 0x2 << COMP_CSR_PWRMODE_Pos;
pub const COMP_CSR_BLANKING_Pos: u32 = 20;
pub const COMP_CSR_BLANKING_Msk: u32 = 0x1F << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING: u32 = COMP_CSR_BLANKING_Msk;
pub const COMP_CSR_BLANKING_0: u32 = 0x01 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING_1: u32 = 0x02 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING_2: u32 = 0x04 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING_3: u32 = 0x08 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_BLANKING_4: u32 = 0x10 << COMP_CSR_BLANKING_Pos;
pub const COMP_CSR_VALUE_Pos: u32 = 30;
pub const COMP_CSR_VALUE_Msk: u32 = 0x1 << COMP_CSR_VALUE_Pos;
pub const COMP_CSR_VALUE: u32 = COMP_CSR_VALUE_Msk;
pub const COMP_CSR_LOCK_Pos: u32 = 31;
pub const COMP_CSR_LOCK_Msk: u32 = 0x1 << COMP_CSR_LOCK_Pos;
pub const COMP_CSR_LOCK: u32 = COMP_CSR_LOCK_Msk;
pub const USART_CR1_UE_Pos: u32 = 0;
pub const USART_CR1_UE_Msk: u32 = 0x1 << USART_CR1_UE_Pos;
pub const USART_CR1_UE: u32 = USART_CR1_UE_Msk;
pub const USART_CR1_UESM_Pos: u32 = 1;
pub const USART_CR1_UESM_Msk: u32 = 0x1 << USART_CR1_UESM_Pos;
pub const USART_CR1_UESM: u32 = USART_CR1_UESM_Msk;
pub const USART_CR1_RE_Pos: u32 = 2;
pub const USART_CR1_RE_Msk: u32 = 0x1 << USART_CR1_RE_Pos;
pub const USART_CR1_RE: u32 = USART_CR1_RE_Msk;
pub const USART_CR1_TE_Pos: u32 = 3;
pub const USART_CR1_TE_Msk: u32 = 0x1 << USART_CR1_TE_Pos;
pub const USART_CR1_TE: u32 = USART_CR1_TE_Msk;
pub const USART_CR1_IDLEIE_Pos: u32 = 4;
pub const USART_CR1_IDLEIE_Msk: u32 = 0x1 << USART_CR1_IDLEIE_Pos;
pub const USART_CR1_IDLEIE: u32 = USART_CR1_IDLEIE_Msk;
pub const USART_CR1_RXNEIE_RXFNEIE_Pos: u32 = 5;
pub const USART_CR1_RXNEIE_RXFNEIE_Msk: u32 = 0x1 << USART_CR1_RXNEIE_RXFNEIE_Pos;
pub const USART_CR1_RXNEIE_RXFNEIE: u32 = USART_CR1_RXNEIE_RXFNEIE_Msk;
pub const USART_CR1_TCIE_Pos: u32 = 6;
pub const USART_CR1_TCIE_Msk: u32 = 0x1 << USART_CR1_TCIE_Pos;
pub const USART_CR1_TCIE: u32 = USART_CR1_TCIE_Msk;
pub const USART_CR1_TXEIE_TXFNFIE_Pos: u32 = 7;
pub const USART_CR1_TXEIE_TXFNFIE_Msk: u32 = 0x1 << USART_CR1_TXEIE_TXFNFIE_Pos;
pub const USART_CR1_TXEIE_TXFNFIE: u32 = USART_CR1_TXEIE_TXFNFIE_Msk;
pub const USART_CR1_PEIE_Pos: u32 = 8;
pub const USART_CR1_PEIE_Msk: u32 = 0x1 << USART_CR1_PEIE_Pos;
pub const USART_CR1_PEIE: u32 = USART_CR1_PEIE_Msk;
pub const USART_CR1_PS_Pos: u32 = 9;
pub const USART_CR1_PS_Msk: u32 = 0x1 << USART_CR1_PS_Pos;
pub const USART_CR1_PS: u32 = USART_CR1_PS_Msk;
pub const USART_CR1_PCE_Pos: u32 = 10;
pub const USART_CR1_PCE_Msk: u32 = 0x1 << USART_CR1_PCE_Pos;
pub const USART_CR1_PCE: u32 = USART_CR1_PCE_Msk;
pub const USART_CR1_WAKE_Pos: u32 = 11;
pub const USART_CR1_WAKE_Msk: u32 = 0x1 << USART_CR1_WAKE_Pos;
pub const USART_CR1_WAKE: u32 = USART_CR1_WAKE_Msk;
pub const USART_CR1_M_Pos: u32 = 12;
pub const USART_CR1_M_Msk: u32 = 0x10001 << USART_CR1_M_Pos;
pub const USART_CR1_M: u32 = USART_CR1_M_Msk;
pub const USART_CR1_M0_Pos: u32 = 12;
pub const USART_CR1_M0_Msk: u32 = 0x1 << USART_CR1_M0_Pos;
pub const USART_CR1_M0: u32 = USART_CR1_M0_Msk;
pub const USART_CR1_MME_Pos: u32 = 13;
pub const USART_CR1_MME_Msk: u32 = 0x1 << USART_CR1_MME_Pos;
pub const USART_CR1_MME: u32 = USART_CR1_MME_Msk;
pub const USART_CR1_CMIE_Pos: u32 = 14;
pub const USART_CR1_CMIE_Msk: u32 = 0x1 << USART_CR1_CMIE_Pos;
pub const USART_CR1_CMIE: u32 = USART_CR1_CMIE_Msk;
pub const USART_CR1_OVER8_Pos: u32 = 15;
pub const USART_CR1_OVER8_Msk: u32 = 0x1 << USART_CR1_OVER8_Pos;
pub const USART_CR1_OVER8: u32 = USART_CR1_OVER8_Msk;
pub const USART_CR1_DEDT_Pos: u32 = 16;
pub const USART_CR1_DEDT_Msk: u32 = 0x1F << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT: u32 = USART_CR1_DEDT_Msk;
pub const USART_CR1_DEDT_0: u32 = 0x01 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_1: u32 = 0x02 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_2: u32 = 0x04 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_3: u32 = 0x08 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEDT_4: u32 = 0x10 << USART_CR1_DEDT_Pos;
pub const USART_CR1_DEAT_Pos: u32 = 21;
pub const USART_CR1_DEAT_Msk: u32 = 0x1F << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT: u32 = USART_CR1_DEAT_Msk;
pub const USART_CR1_DEAT_0: u32 = 0x01 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_1: u32 = 0x02 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_2: u32 = 0x04 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_3: u32 = 0x08 << USART_CR1_DEAT_Pos;
pub const USART_CR1_DEAT_4: u32 = 0x10 << USART_CR1_DEAT_Pos;
pub const USART_CR1_RTOIE_Pos: u32 = 26;
pub const USART_CR1_RTOIE_Msk: u32 = 0x1 << USART_CR1_RTOIE_Pos;
pub const USART_CR1_RTOIE: u32 = USART_CR1_RTOIE_Msk;
pub const USART_CR1_EOBIE_Pos: u32 = 27;
pub const USART_CR1_EOBIE_Msk: u32 = 0x1 << USART_CR1_EOBIE_Pos;
pub const USART_CR1_EOBIE: u32 = USART_CR1_EOBIE_Msk;
pub const USART_CR1_M1_Pos: u32 = 28;
pub const USART_CR1_M1_Msk: u32 = 0x1 << USART_CR1_M1_Pos;
pub const USART_CR1_M1: u32 = USART_CR1_M1_Msk;
pub const USART_CR1_FIFOEN_Pos: u32 = 29;
pub const USART_CR1_FIFOEN_Msk: u32 = 0x1 << USART_CR1_FIFOEN_Pos;
pub const USART_CR1_FIFOEN: u32 = USART_CR1_FIFOEN_Msk;
pub const USART_CR1_TXFEIE_Pos: u32 = 30;
pub const USART_CR1_TXFEIE_Msk: u32 = 0x1 << USART_CR1_TXFEIE_Pos;
pub const USART_CR1_TXFEIE: u32 = USART_CR1_TXFEIE_Msk;
pub const USART_CR1_RXFFIE_Pos: u32 = 31;
pub const USART_CR1_RXFFIE_Msk: u32 = 0x1 << USART_CR1_RXFFIE_Pos;
pub const USART_CR1_RXFFIE: u32 = USART_CR1_RXFFIE_Msk;
pub const USART_CR2_SLVEN_Pos: u32 = 0;
pub const USART_CR2_SLVEN_Msk: u32 = 0x1 << USART_CR2_SLVEN_Pos;
pub const USART_CR2_SLVEN: u32 = USART_CR2_SLVEN_Msk;
pub const USART_CR2_DIS_NSS_Pos: u32 = 3;
pub const USART_CR2_DIS_NSS_Msk: u32 = 0x1 << USART_CR2_DIS_NSS_Pos;
pub const USART_CR2_DIS_NSS: u32 = USART_CR2_DIS_NSS_Msk;
pub const USART_CR2_ADDM7_Pos: u32 = 4;
pub const USART_CR2_ADDM7_Msk: u32 = 0x1 << USART_CR2_ADDM7_Pos;
pub const USART_CR2_ADDM7: u32 = USART_CR2_ADDM7_Msk;
pub const USART_CR2_LBDL_Pos: u32 = 5;
pub const USART_CR2_LBDL_Msk: u32 = 0x1 << USART_CR2_LBDL_Pos;
pub const USART_CR2_LBDL: u32 = USART_CR2_LBDL_Msk;
pub const USART_CR2_LBDIE_Pos: u32 = 6;
pub const USART_CR2_LBDIE_Msk: u32 = 0x1 << USART_CR2_LBDIE_Pos;
pub const USART_CR2_LBDIE: u32 = USART_CR2_LBDIE_Msk;
pub const USART_CR2_LBCL_Pos: u32 = 8;
pub const USART_CR2_LBCL_Msk: u32 = 0x1 << USART_CR2_LBCL_Pos;
pub const USART_CR2_LBCL: u32 = USART_CR2_LBCL_Msk;
pub const USART_CR2_CPHA_Pos: u32 = 9;
pub const USART_CR2_CPHA_Msk: u32 = 0x1 << USART_CR2_CPHA_Pos;
pub const USART_CR2_CPHA: u32 = USART_CR2_CPHA_Msk;
pub const USART_CR2_CPOL_Pos: u32 = 10;
pub const USART_CR2_CPOL_Msk: u32 = 0x1 << USART_CR2_CPOL_Pos;
pub const USART_CR2_CPOL: u32 = USART_CR2_CPOL_Msk;
pub const USART_CR2_CLKEN_Pos: u32 = 11;
pub const USART_CR2_CLKEN_Msk: u32 = 0x1 << USART_CR2_CLKEN_Pos;
pub const USART_CR2_CLKEN: u32 = USART_CR2_CLKEN_Msk;
pub const USART_CR2_STOP_Pos: u32 = 12;
pub const USART_CR2_STOP_Msk: u32 = 0x3 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP: u32 = USART_CR2_STOP_Msk;
pub const USART_CR2_STOP_0: u32 = 0x1 << USART_CR2_STOP_Pos;
pub const USART_CR2_STOP_1: u32 = 0x2 << USART_CR2_STOP_Pos;
pub const USART_CR2_LINEN_Pos: u32 = 14;
pub const USART_CR2_LINEN_Msk: u32 = 0x1 << USART_CR2_LINEN_Pos;
pub const USART_CR2_LINEN: u32 = USART_CR2_LINEN_Msk;
pub const USART_CR2_SWAP_Pos: u32 = 15;
pub const USART_CR2_SWAP_Msk: u32 = 0x1 << USART_CR2_SWAP_Pos;
pub const USART_CR2_SWAP: u32 = USART_CR2_SWAP_Msk;
pub const USART_CR2_RXINV_Pos: u32 = 16;
pub const USART_CR2_RXINV_Msk: u32 = 0x1 << USART_CR2_RXINV_Pos;
pub const USART_CR2_RXINV: u32 = USART_CR2_RXINV_Msk;
pub const USART_CR2_TXINV_Pos: u32 = 17;
pub const USART_CR2_TXINV_Msk: u32 = 0x1 << USART_CR2_TXINV_Pos;
pub const USART_CR2_TXINV: u32 = USART_CR2_TXINV_Msk;
pub const USART_CR2_DATAINV_Pos: u32 = 18;
pub const USART_CR2_DATAINV_Msk: u32 = 0x1 << USART_CR2_DATAINV_Pos;
pub const USART_CR2_DATAINV: u32 = USART_CR2_DATAINV_Msk;
pub const USART_CR2_MSBFIRST_Pos: u32 = 19;
pub const USART_CR2_MSBFIRST_Msk: u32 = 0x1 << USART_CR2_MSBFIRST_Pos;
pub const USART_CR2_MSBFIRST: u32 = USART_CR2_MSBFIRST_Msk;
pub const USART_CR2_ABREN_Pos: u32 = 20;
pub const USART_CR2_ABREN_Msk: u32 = 0x1 << USART_CR2_ABREN_Pos;
pub const USART_CR2_ABREN: u32 = USART_CR2_ABREN_Msk;
pub const USART_CR2_ABRMODE_Pos: u32 = 21;
pub const USART_CR2_ABRMODE_Msk: u32 = 0x3 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE: u32 = USART_CR2_ABRMODE_Msk;
pub const USART_CR2_ABRMODE_0: u32 = 0x1 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_ABRMODE_1: u32 = 0x2 << USART_CR2_ABRMODE_Pos;
pub const USART_CR2_RTOEN_Pos: u32 = 23;
pub const USART_CR2_RTOEN_Msk: u32 = 0x1 << USART_CR2_RTOEN_Pos;
pub const USART_CR2_RTOEN: u32 = USART_CR2_RTOEN_Msk;
pub const USART_CR2_ADD_Pos: u32 = 24;
pub const USART_CR2_ADD_Msk: u32 = 0xFF << USART_CR2_ADD_Pos;
pub const USART_CR2_ADD: u32 = USART_CR2_ADD_Msk;
pub const USART_CR3_EIE_Pos: u32 = 0;
pub const USART_CR3_EIE_Msk: u32 = 0x1 << USART_CR3_EIE_Pos;
pub const USART_CR3_EIE: u32 = USART_CR3_EIE_Msk;
pub const USART_CR3_IREN_Pos: u32 = 1;
pub const USART_CR3_IREN_Msk: u32 = 0x1 << USART_CR3_IREN_Pos;
pub const USART_CR3_IREN: u32 = USART_CR3_IREN_Msk;
pub const USART_CR3_IRLP_Pos: u32 = 2;
pub const USART_CR3_IRLP_Msk: u32 = 0x1 << USART_CR3_IRLP_Pos;
pub const USART_CR3_IRLP: u32 = USART_CR3_IRLP_Msk;
pub const USART_CR3_HDSEL_Pos: u32 = 3;
pub const USART_CR3_HDSEL_Msk: u32 = 0x1 << USART_CR3_HDSEL_Pos;
pub const USART_CR3_HDSEL: u32 = USART_CR3_HDSEL_Msk;
pub const USART_CR3_NACK_Pos: u32 = 4;
pub const USART_CR3_NACK_Msk: u32 = 0x1 << USART_CR3_NACK_Pos;
pub const USART_CR3_NACK: u32 = USART_CR3_NACK_Msk;
pub const USART_CR3_SCEN_Pos: u32 = 5;
pub const USART_CR3_SCEN_Msk: u32 = 0x1 << USART_CR3_SCEN_Pos;
pub const USART_CR3_SCEN: u32 = USART_CR3_SCEN_Msk;
pub const USART_CR3_DMAR_Pos: u32 = 6;
pub const USART_CR3_DMAR_Msk: u32 = 0x1 << USART_CR3_DMAR_Pos;
pub const USART_CR3_DMAR: u32 = USART_CR3_DMAR_Msk;
pub const USART_CR3_DMAT_Pos: u32 = 7;
pub const USART_CR3_DMAT_Msk: u32 = 0x1 << USART_CR3_DMAT_Pos;
pub const USART_CR3_DMAT: u32 = USART_CR3_DMAT_Msk;
pub const USART_CR3_RTSE_Pos: u32 = 8;
pub const USART_CR3_RTSE_Msk: u32 = 0x1 << USART_CR3_RTSE_Pos;
pub const USART_CR3_RTSE: u32 = USART_CR3_RTSE_Msk;
pub const USART_CR3_CTSE_Pos: u32 = 9;
pub const USART_CR3_CTSE_Msk: u32 = 0x1 << USART_CR3_CTSE_Pos;
pub const USART_CR3_CTSE: u32 = USART_CR3_CTSE_Msk;
pub const USART_CR3_CTSIE_Pos: u32 = 10;
pub const USART_CR3_CTSIE_Msk: u32 = 0x1 << USART_CR3_CTSIE_Pos;
pub const USART_CR3_CTSIE: u32 = USART_CR3_CTSIE_Msk;
pub const USART_CR3_ONEBIT_Pos: u32 = 11;
pub const USART_CR3_ONEBIT_Msk: u32 = 0x1 << USART_CR3_ONEBIT_Pos;
pub const USART_CR3_ONEBIT: u32 = USART_CR3_ONEBIT_Msk;
pub const USART_CR3_OVRDIS_Pos: u32 = 12;
pub const USART_CR3_OVRDIS_Msk: u32 = 0x1 << USART_CR3_OVRDIS_Pos;
pub const USART_CR3_OVRDIS: u32 = USART_CR3_OVRDIS_Msk;
pub const USART_CR3_DDRE_Pos: u32 = 13;
pub const USART_CR3_DDRE_Msk: u32 = 0x1 << USART_CR3_DDRE_Pos;
pub const USART_CR3_DDRE: u32 = USART_CR3_DDRE_Msk;
pub const USART_CR3_DEM_Pos: u32 = 14;
pub const USART_CR3_DEM_Msk: u32 = 0x1 << USART_CR3_DEM_Pos;
pub const USART_CR3_DEM: u32 = USART_CR3_DEM_Msk;
pub const USART_CR3_DEP_Pos: u32 = 15;
pub const USART_CR3_DEP_Msk: u32 = 0x1 << USART_CR3_DEP_Pos;
pub const USART_CR3_DEP: u32 = USART_CR3_DEP_Msk;
pub const USART_CR3_SCARCNT_Pos: u32 = 17;
pub const USART_CR3_SCARCNT_Msk: u32 = 0x7 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT: u32 = USART_CR3_SCARCNT_Msk;
pub const USART_CR3_SCARCNT_0: u32 = 0x1 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_1: u32 = 0x2 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_SCARCNT_2: u32 = 0x4 << USART_CR3_SCARCNT_Pos;
pub const USART_CR3_WUS_Pos: u32 = 20;
pub const USART_CR3_WUS_Msk: u32 = 0x3 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS: u32 = USART_CR3_WUS_Msk;
pub const USART_CR3_WUS_0: u32 = 0x1 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUS_1: u32 = 0x2 << USART_CR3_WUS_Pos;
pub const USART_CR3_WUFIE_Pos: u32 = 22;
pub const USART_CR3_WUFIE_Msk: u32 = 0x1 << USART_CR3_WUFIE_Pos;
pub const USART_CR3_WUFIE: u32 = USART_CR3_WUFIE_Msk;
pub const USART_CR3_TXFTIE_Pos: u32 = 23;
pub const USART_CR3_TXFTIE_Msk: u32 = 0x1 << USART_CR3_TXFTIE_Pos;
pub const USART_CR3_TXFTIE: u32 = USART_CR3_TXFTIE_Msk;
pub const USART_CR3_TCBGTIE_Pos: u32 = 24;
pub const USART_CR3_TCBGTIE_Msk: u32 = 0x1 << USART_CR3_TCBGTIE_Pos;
pub const USART_CR3_TCBGTIE: u32 = USART_CR3_TCBGTIE_Msk;
pub const USART_CR3_RXFTCFG_Pos: u32 = 25;
pub const USART_CR3_RXFTCFG_Msk: u32 = 0x7 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG: u32 = USART_CR3_RXFTCFG_Msk;
pub const USART_CR3_RXFTCFG_0: u32 = 0x1 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_1: u32 = 0x2 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTCFG_2: u32 = 0x4 << USART_CR3_RXFTCFG_Pos;
pub const USART_CR3_RXFTIE_Pos: u32 = 28;
pub const USART_CR3_RXFTIE_Msk: u32 = 0x1 << USART_CR3_RXFTIE_Pos;
pub const USART_CR3_RXFTIE: u32 = USART_CR3_RXFTIE_Msk;
pub const USART_CR3_TXFTCFG_Pos: u32 = 29;
pub const USART_CR3_TXFTCFG_Msk: u32 = 0x7 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG: u32 = USART_CR3_TXFTCFG_Msk;
pub const USART_CR3_TXFTCFG_0: u32 = 0x1 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_1: u32 = 0x2 << USART_CR3_TXFTCFG_Pos;
pub const USART_CR3_TXFTCFG_2: u32 = 0x4 << USART_CR3_TXFTCFG_Pos;
pub const USART_BRR_LPUART_Pos: u32 = 0;
pub const USART_BRR_LPUART_Msk: u32 = 0xFFFFF << USART_BRR_LPUART_Pos;
pub const USART_BRR_LPUART: u32 = USART_BRR_LPUART_Msk;
pub const USART_BRR_BRR: u32 = 0xFFFF;
pub const USART_GTPR_PSC_Pos: u32 = 0;
pub const USART_GTPR_PSC_Msk: u32 = 0xFF << USART_GTPR_PSC_Pos;
pub const USART_GTPR_PSC: u32 = USART_GTPR_PSC_Msk;
pub const USART_GTPR_GT_Pos: u32 = 8;
pub const USART_GTPR_GT_Msk: u32 = 0xFF << USART_GTPR_GT_Pos;
pub const USART_GTPR_GT: u32 = USART_GTPR_GT_Msk;
pub const USART_RTOR_RTO_Pos: u32 = 0;
pub const USART_RTOR_RTO_Msk: u32 = 0xFFFFFF << USART_RTOR_RTO_Pos;
pub const USART_RTOR_RTO: u32 = USART_RTOR_RTO_Msk;
pub const USART_RTOR_BLEN_Pos: u32 = 24;
pub const USART_RTOR_BLEN_Msk: u32 = 0xFF << USART_RTOR_BLEN_Pos;
pub const USART_RTOR_BLEN: u32 = USART_RTOR_BLEN_Msk;
pub const USART_RQR_ABRRQ: u32 = 0x0001;
pub const USART_RQR_SBKRQ: u32 = 0x0002;
pub const USART_RQR_MMRQ: u32 = 0x0004;
pub const USART_RQR_RXFRQ: u32 = 0x0008;
pub const USART_RQR_TXFRQ: u32 = 0x0010;
pub const USART_ISR_PE_Pos: u32 = 0;
pub const USART_ISR_PE_Msk: u32 = 0x1 << USART_ISR_PE_Pos;
pub const USART_ISR_PE: u32 = USART_ISR_PE_Msk;
pub const USART_ISR_FE_Pos: u32 = 1;
pub const USART_ISR_FE_Msk: u32 = 0x1 << USART_ISR_FE_Pos;
pub const USART_ISR_FE: u32 = USART_ISR_FE_Msk;
pub const USART_ISR_NE_Pos: u32 = 2;
pub const USART_ISR_NE_Msk: u32 = 0x1 << USART_ISR_NE_Pos;
pub const USART_ISR_NE: u32 = USART_ISR_NE_Msk;
pub const USART_ISR_ORE_Pos: u32 = 3;
pub const USART_ISR_ORE_Msk: u32 = 0x1 << USART_ISR_ORE_Pos;
pub const USART_ISR_ORE: u32 = USART_ISR_ORE_Msk;
pub const USART_ISR_IDLE_Pos: u32 = 4;
pub const USART_ISR_IDLE_Msk: u32 = 0x1 << USART_ISR_IDLE_Pos;
pub const USART_ISR_IDLE: u32 = USART_ISR_IDLE_Msk;
pub const USART_ISR_RXNE_RXFNE_Pos: u32 = 5;
pub const USART_ISR_RXNE_RXFNE_Msk: u32 = 0x1 << USART_ISR_RXNE_RXFNE_Pos;
pub const USART_ISR_RXNE_RXFNE: u32 = USART_ISR_RXNE_RXFNE_Msk;
pub const USART_ISR_TC_Pos: u32 = 6;
pub const USART_ISR_TC_Msk: u32 = 0x1 << USART_ISR_TC_Pos;
pub const USART_ISR_TC: u32 = USART_ISR_TC_Msk;
pub const USART_ISR_TXE_TXFNF_Pos: u32 = 7;
pub const USART_ISR_TXE_TXFNF_Msk: u32 = 0x1 << USART_ISR_TXE_TXFNF_Pos;
pub const USART_ISR_TXE_TXFNF: u32 = USART_ISR_TXE_TXFNF_Msk;
pub const USART_ISR_LBDF_Pos: u32 = 8;
pub const USART_ISR_LBDF_Msk: u32 = 0x1 << USART_ISR_LBDF_Pos;
pub const USART_ISR_LBDF: u32 = USART_ISR_LBDF_Msk;
pub const USART_ISR_CTSIF_Pos: u32 = 9;
pub const USART_ISR_CTSIF_Msk: u32 = 0x1 << USART_ISR_CTSIF_Pos;
pub const USART_ISR_CTSIF: u32 = USART_ISR_CTSIF_Msk;
pub const USART_ISR_CTS_Pos: u32 = 10;
pub const USART_ISR_CTS_Msk: u32 = 0x1 << USART_ISR_CTS_Pos;
pub const USART_ISR_CTS: u32 = USART_ISR_CTS_Msk;
pub const USART_ISR_RTOF_Pos: u32 = 11;
pub const USART_ISR_RTOF_Msk: u32 = 0x1 << USART_ISR_RTOF_Pos;
pub const USART_ISR_RTOF: u32 = USART_ISR_RTOF_Msk;
pub const USART_ISR_EOBF_Pos: u32 = 12;
pub const USART_ISR_EOBF_Msk: u32 = 0x1 << USART_ISR_EOBF_Pos;
pub const USART_ISR_EOBF: u32 = USART_ISR_EOBF_Msk;
pub const USART_ISR_UDR_Pos: u32 = 13;
pub const USART_ISR_UDR_Msk: u32 = 0x1 << USART_ISR_UDR_Pos;
pub const USART_ISR_UDR: u32 = USART_ISR_UDR_Msk;
pub const USART_ISR_ABRE_Pos: u32 = 14;
pub const USART_ISR_ABRE_Msk: u32 = 0x1 << USART_ISR_ABRE_Pos;
pub const USART_ISR_ABRE: u32 = USART_ISR_ABRE_Msk;
pub const USART_ISR_ABRF_Pos: u32 = 15;
pub const USART_ISR_ABRF_Msk: u32 = 0x1 << USART_ISR_ABRF_Pos;
pub const USART_ISR_ABRF: u32 = USART_ISR_ABRF_Msk;
pub const USART_ISR_BUSY_Pos: u32 = 16;
pub const USART_ISR_BUSY_Msk: u32 = 0x1 << USART_ISR_BUSY_Pos;
pub const USART_ISR_BUSY: u32 = USART_ISR_BUSY_Msk;
pub const USART_ISR_CMF_Pos: u32 = 17;
pub const USART_ISR_CMF_Msk: u32 = 0x1 << USART_ISR_CMF_Pos;
pub const USART_ISR_CMF: u32 = USART_ISR_CMF_Msk;
pub const USART_ISR_SBKF_Pos: u32 = 18;
pub const USART_ISR_SBKF_Msk: u32 = 0x1 << USART_ISR_SBKF_Pos;
pub const USART_ISR_SBKF: u32 = USART_ISR_SBKF_Msk;
pub const USART_ISR_RWU_Pos: u32 = 19;
pub const USART_ISR_RWU_Msk: u32 = 0x1 << USART_ISR_RWU_Pos;
pub const USART_ISR_RWU: u32 = USART_ISR_RWU_Msk;
pub const USART_ISR_WUF_Pos: u32 = 20;
pub const USART_ISR_WUF_Msk: u32 = 0x1 << USART_ISR_WUF_Pos;
pub const USART_ISR_WUF: u32 = USART_ISR_WUF_Msk;
pub const USART_ISR_TEACK_Pos: u32 = 21;
pub const USART_ISR_TEACK_Msk: u32 = 0x1 << USART_ISR_TEACK_Pos;
pub const USART_ISR_TEACK: u32 = USART_ISR_TEACK_Msk;
pub const USART_ISR_REACK_Pos: u32 = 22;
pub const USART_ISR_REACK_Msk: u32 = 0x1 << USART_ISR_REACK_Pos;
pub const USART_ISR_REACK: u32 = USART_ISR_REACK_Msk;
pub const USART_ISR_TXFE_Pos: u32 = 23;
pub const USART_ISR_TXFE_Msk: u32 = 0x1 << USART_ISR_TXFE_Pos;
pub const USART_ISR_TXFE: u32 = USART_ISR_TXFE_Msk;
pub const USART_ISR_RXFF_Pos: u32 = 24;
pub const USART_ISR_RXFF_Msk: u32 = 0x1 << USART_ISR_RXFF_Pos;
pub const USART_ISR_RXFF: u32 = USART_ISR_RXFF_Msk;
pub const USART_ISR_TCBGT_Pos: u32 = 25;
pub const USART_ISR_TCBGT_Msk: u32 = 0x1 << USART_ISR_TCBGT_Pos;
pub const USART_ISR_TCBGT: u32 = USART_ISR_TCBGT_Msk;
pub const USART_ISR_RXFT_Pos: u32 = 26;
pub const USART_ISR_RXFT_Msk: u32 = 0x1 << USART_ISR_RXFT_Pos;
pub const USART_ISR_RXFT: u32 = USART_ISR_RXFT_Msk;
pub const USART_ISR_TXFT_Pos: u32 = 27;
pub const USART_ISR_TXFT_Msk: u32 = 0x1 << USART_ISR_TXFT_Pos;
pub const USART_ISR_TXFT: u32 = USART_ISR_TXFT_Msk;
pub const USART_ICR_PECF_Pos: u32 = 0;
pub const USART_ICR_PECF_Msk: u32 = 0x1 << USART_ICR_PECF_Pos;
pub const USART_ICR_PECF: u32 = USART_ICR_PECF_Msk;
pub const USART_ICR_FECF_Pos: u32 = 1;
pub const USART_ICR_FECF_Msk: u32 = 0x1 << USART_ICR_FECF_Pos;
pub const USART_ICR_FECF: u32 = USART_ICR_FECF_Msk;
pub const USART_ICR_NECF_Pos: u32 = 2;
pub const USART_ICR_NECF_Msk: u32 = 0x1 << USART_ICR_NECF_Pos;
pub const USART_ICR_NECF: u32 = USART_ICR_NECF_Msk;
pub const USART_ICR_ORECF_Pos: u32 = 3;
pub const USART_ICR_ORECF_Msk: u32 = 0x1 << USART_ICR_ORECF_Pos;
pub const USART_ICR_ORECF: u32 = USART_ICR_ORECF_Msk;
pub const USART_ICR_IDLECF_Pos: u32 = 4;
pub const USART_ICR_IDLECF_Msk: u32 = 0x1 << USART_ICR_IDLECF_Pos;
pub const USART_ICR_IDLECF: u32 = USART_ICR_IDLECF_Msk;
pub const USART_ICR_TXFECF_Pos: u32 = 5;
pub const USART_ICR_TXFECF_Msk: u32 = 0x1 << USART_ICR_TXFECF_Pos;
pub const USART_ICR_TXFECF: u32 = USART_ICR_TXFECF_Msk;
pub const USART_ICR_TCCF_Pos: u32 = 6;
pub const USART_ICR_TCCF_Msk: u32 = 0x1 << USART_ICR_TCCF_Pos;
pub const USART_ICR_TCCF: u32 = USART_ICR_TCCF_Msk;
pub const USART_ICR_TCBGTCF_Pos: u32 = 7;
pub const USART_ICR_TCBGTCF_Msk: u32 = 0x1 << USART_ICR_TCBGTCF_Pos;
pub const USART_ICR_TCBGTCF: u32 = USART_ICR_TCBGTCF_Msk;
pub const USART_ICR_LBDCF_Pos: u32 = 8;
pub const USART_ICR_LBDCF_Msk: u32 = 0x1 << USART_ICR_LBDCF_Pos;
pub const USART_ICR_LBDCF: u32 = USART_ICR_LBDCF_Msk;
pub const USART_ICR_CTSCF_Pos: u32 = 9;
pub const USART_ICR_CTSCF_Msk: u32 = 0x1 << USART_ICR_CTSCF_Pos;
pub const USART_ICR_CTSCF: u32 = USART_ICR_CTSCF_Msk;
pub const USART_ICR_RTOCF_Pos: u32 = 11;
pub const USART_ICR_RTOCF_Msk: u32 = 0x1 << USART_ICR_RTOCF_Pos;
pub const USART_ICR_RTOCF: u32 = USART_ICR_RTOCF_Msk;
pub const USART_ICR_EOBCF_Pos: u32 = 12;
pub const USART_ICR_EOBCF_Msk: u32 = 0x1 << USART_ICR_EOBCF_Pos;
pub const USART_ICR_EOBCF: u32 = USART_ICR_EOBCF_Msk;
pub const USART_ICR_UDRCF_Pos: u32 = 13;
pub const USART_ICR_UDRCF_Msk: u32 = 0x1 << USART_ICR_UDRCF_Pos;
pub const USART_ICR_UDRCF: u32 = USART_ICR_UDRCF_Msk;
pub const USART_ICR_CMCF_Pos: u32 = 17;
pub const USART_ICR_CMCF_Msk: u32 = 0x1 << USART_ICR_CMCF_Pos;
pub const USART_ICR_CMCF: u32 = USART_ICR_CMCF_Msk;
pub const USART_ICR_WUCF_Pos: u32 = 20;
pub const USART_ICR_WUCF_Msk: u32 = 0x1 << USART_ICR_WUCF_Pos;
pub const USART_ICR_WUCF: u32 = USART_ICR_WUCF_Msk;
pub const USART_RDR_RDR_Pos: u32 = 0;
pub const USART_RDR_RDR_Msk: u32 = 0x1FF << USART_RDR_RDR_Pos;
pub const USART_RDR_RDR: u32 = USART_RDR_RDR_Msk;
pub const USART_TDR_TDR_Pos: u32 = 0;
pub const USART_TDR_TDR_Msk: u32 = 0x1FF << USART_TDR_TDR_Pos;
pub const USART_TDR_TDR: u32 = USART_TDR_TDR_Msk;
pub const USART_PRESC_PRESCALER_Pos: u32 = 0;
pub const USART_PRESC_PRESCALER_Msk: u32 = 0xF << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER: u32 = USART_PRESC_PRESCALER_Msk;
pub const USART_PRESC_PRESCALER_0: u32 = 0x1 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_1: u32 = 0x2 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_2: u32 = 0x4 << USART_PRESC_PRESCALER_Pos;
pub const USART_PRESC_PRESCALER_3: u32 = 0x8 << USART_PRESC_PRESCALER_Pos;
pub const VREFBUF_CSR_ENVR_Pos: u32 = 0;
pub const VREFBUF_CSR_ENVR_Msk: u32 = 0x1 << VREFBUF_CSR_ENVR_Pos;
pub const VREFBUF_CSR_ENVR: u32 = VREFBUF_CSR_ENVR_Msk;
pub const VREFBUF_CSR_HIZ_Pos: u32 = 1;
pub const VREFBUF_CSR_HIZ_Msk: u32 = 0x1 << VREFBUF_CSR_HIZ_Pos;
pub const VREFBUF_CSR_HIZ: u32 = VREFBUF_CSR_HIZ_Msk;
pub const VREFBUF_CSR_VRS_Pos: u32 = 2;
pub const VREFBUF_CSR_VRS_Msk: u32 = 0x1 << VREFBUF_CSR_VRS_Pos;
pub const VREFBUF_CSR_VRS: u32 = VREFBUF_CSR_VRS_Msk;
pub const VREFBUF_CSR_VRR_Pos: u32 = 3;
pub const VREFBUF_CSR_VRR_Msk: u32 = 0x1 << VREFBUF_CSR_VRR_Pos;
pub const VREFBUF_CSR_VRR: u32 = VREFBUF_CSR_VRR_Msk;
pub const VREFBUF_CCR_TRIM_Pos: u32 = 0;
pub const VREFBUF_CCR_TRIM_Msk: u32 = 0x3F << VREFBUF_CCR_TRIM_Pos;
pub const VREFBUF_CCR_TRIM: u32 = VREFBUF_CCR_TRIM_Msk;
pub const WWDG_CR_T_Pos: u32 = 0;
pub const WWDG_CR_T_Msk: u32 = 0x7F << WWDG_CR_T_Pos;
pub const WWDG_CR_T: u32 = WWDG_CR_T_Msk;
pub const WWDG_CR_T_0: u32 = 0x01 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_1: u32 = 0x02 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_2: u32 = 0x04 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_3: u32 = 0x08 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_4: u32 = 0x10 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_5: u32 = 0x20 << WWDG_CR_T_Pos;
pub const WWDG_CR_T_6: u32 = 0x40 << WWDG_CR_T_Pos;
pub const WWDG_CR_WDGA_Pos: u32 = 7;
pub const WWDG_CR_WDGA_Msk: u32 = 0x1 << WWDG_CR_WDGA_Pos;
pub const WWDG_CR_WDGA: u32 = WWDG_CR_WDGA_Msk;
pub const WWDG_CFR_W_Pos: u32 = 0;
pub const WWDG_CFR_W_Msk: u32 = 0x7F << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W: u32 = WWDG_CFR_W_Msk;
pub const WWDG_CFR_W_0: u32 = 0x01 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_1: u32 = 0x02 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_2: u32 = 0x04 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_3: u32 = 0x08 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_4: u32 = 0x10 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_5: u32 = 0x20 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_W_6: u32 = 0x40 << WWDG_CFR_W_Pos;
pub const WWDG_CFR_WDGTB_Pos: u32 = 11;
pub const WWDG_CFR_WDGTB_Msk: u32 = 0x7 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB: u32 = WWDG_CFR_WDGTB_Msk;
pub const WWDG_CFR_WDGTB_0: u32 = 0x1 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_1: u32 = 0x2 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_WDGTB_2: u32 = 0x4 << WWDG_CFR_WDGTB_Pos;
pub const WWDG_CFR_EWI_Pos: u32 = 9;
pub const WWDG_CFR_EWI_Msk: u32 = 0x1 << WWDG_CFR_EWI_Pos;
pub const WWDG_CFR_EWI: u32 = WWDG_CFR_EWI_Msk;
pub const WWDG_SR_EWIF_Pos: u32 = 0;
pub const WWDG_SR_EWIF_Msk: u32 = 0x1 << WWDG_SR_EWIF_Pos;
pub const WWDG_SR_EWIF: u32 = WWDG_SR_EWIF_Msk;
pub const DBG_IDCODE_DEV_ID_Pos: u32 = 0;
pub const DBG_IDCODE_DEV_ID_Msk: u32 = 0xFFF << DBG_IDCODE_DEV_ID_Pos;
pub const DBG_IDCODE_DEV_ID: u32 = DBG_IDCODE_DEV_ID_Msk;
pub const DBG_IDCODE_REV_ID_Pos: u32 = 16;
pub const DBG_IDCODE_REV_ID_Msk: u32 = 0xFFFF << DBG_IDCODE_REV_ID_Pos;
pub const DBG_IDCODE_REV_ID: u32 = DBG_IDCODE_REV_ID_Msk;
pub const DBG_CR_DBG_STOP_Pos: u32 = 1;
pub const DBG_CR_DBG_STOP_Msk: u32 = 0x1 << DBG_CR_DBG_STOP_Pos;
pub const DBG_CR_DBG_STOP: u32 = DBG_CR_DBG_STOP_Msk;
pub const DBG_CR_DBG_STANDBY_Pos: u32 = 2;
pub const DBG_CR_DBG_STANDBY_Msk: u32 = 0x1 << DBG_CR_DBG_STANDBY_Pos;
pub const DBG_CR_DBG_STANDBY: u32 = DBG_CR_DBG_STANDBY_Msk;
pub const DBG_APB_FZ1_DBG_TIM2_STOP_Pos: u32 = 0;
pub const DBG_APB_FZ1_DBG_TIM2_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_TIM2_STOP_Pos;
pub const DBG_APB_FZ1_DBG_TIM2_STOP: u32 = DBG_APB_FZ1_DBG_TIM2_STOP_Msk;
pub const DBG_APB_FZ1_DBG_TIM3_STOP_Pos: u32 = 1;
pub const DBG_APB_FZ1_DBG_TIM3_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_TIM3_STOP_Pos;
pub const DBG_APB_FZ1_DBG_TIM3_STOP: u32 = DBG_APB_FZ1_DBG_TIM3_STOP_Msk;
pub const DBG_APB_FZ1_DBG_TIM6_STOP_Pos: u32 = 4;
pub const DBG_APB_FZ1_DBG_TIM6_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_TIM6_STOP_Pos;
pub const DBG_APB_FZ1_DBG_TIM6_STOP: u32 = DBG_APB_FZ1_DBG_TIM6_STOP_Msk;
pub const DBG_APB_FZ1_DBG_TIM7_STOP_Pos: u32 = 5;
pub const DBG_APB_FZ1_DBG_TIM7_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_TIM7_STOP_Pos;
pub const DBG_APB_FZ1_DBG_TIM7_STOP: u32 = DBG_APB_FZ1_DBG_TIM7_STOP_Msk;
pub const DBG_APB_FZ1_DBG_RTC_STOP_Pos: u32 = 10;
pub const DBG_APB_FZ1_DBG_RTC_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_RTC_STOP_Pos;
pub const DBG_APB_FZ1_DBG_RTC_STOP: u32 = DBG_APB_FZ1_DBG_RTC_STOP_Msk;
pub const DBG_APB_FZ1_DBG_WWDG_STOP_Pos: u32 = 11;
pub const DBG_APB_FZ1_DBG_WWDG_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_WWDG_STOP_Pos;
pub const DBG_APB_FZ1_DBG_WWDG_STOP: u32 = DBG_APB_FZ1_DBG_WWDG_STOP_Msk;
pub const DBG_APB_FZ1_DBG_IWDG_STOP_Pos: u32 = 12;
pub const DBG_APB_FZ1_DBG_IWDG_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_IWDG_STOP_Pos;
pub const DBG_APB_FZ1_DBG_IWDG_STOP: u32 = DBG_APB_FZ1_DBG_IWDG_STOP_Msk;
pub const DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos: u32 = 21;
pub const DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk: u32 =
    0x1 << DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Pos;
pub const DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP: u32 =
    DBG_APB_FZ1_DBG_I2C1_SMBUS_TIMEOUT_STOP_Msk;
pub const DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos: u32 = 30;
pub const DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_LPTIM2_STOP_Pos;
pub const DBG_APB_FZ1_DBG_LPTIM2_STOP: u32 = DBG_APB_FZ1_DBG_LPTIM2_STOP_Msk;
pub const DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos: u32 = 31;
pub const DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk: u32 = 0x1 << DBG_APB_FZ1_DBG_LPTIM1_STOP_Pos;
pub const DBG_APB_FZ1_DBG_LPTIM1_STOP: u32 = DBG_APB_FZ1_DBG_LPTIM1_STOP_Msk;
pub const DBG_APB_FZ2_DBG_TIM1_STOP_Pos: u32 = 11;
pub const DBG_APB_FZ2_DBG_TIM1_STOP_Msk: u32 = 0x1 << DBG_APB_FZ2_DBG_TIM1_STOP_Pos;
pub const DBG_APB_FZ2_DBG_TIM1_STOP: u32 = DBG_APB_FZ2_DBG_TIM1_STOP_Msk;
pub const DBG_APB_FZ2_DBG_TIM14_STOP_Pos: u32 = 15;
pub const DBG_APB_FZ2_DBG_TIM14_STOP_Msk: u32 = 0x1 << DBG_APB_FZ2_DBG_TIM14_STOP_Pos;
pub const DBG_APB_FZ2_DBG_TIM14_STOP: u32 = DBG_APB_FZ2_DBG_TIM14_STOP_Msk;
pub const DBG_APB_FZ2_DBG_TIM15_STOP_Pos: u32 = 16;
pub const DBG_APB_FZ2_DBG_TIM15_STOP_Msk: u32 = 0x1 << DBG_APB_FZ2_DBG_TIM15_STOP_Pos;
pub const DBG_APB_FZ2_DBG_TIM15_STOP: u32 = DBG_APB_FZ2_DBG_TIM15_STOP_Msk;
pub const DBG_APB_FZ2_DBG_TIM16_STOP_Pos: u32 = 17;
pub const DBG_APB_FZ2_DBG_TIM16_STOP_Msk: u32 = 0x1 << DBG_APB_FZ2_DBG_TIM16_STOP_Pos;
pub const DBG_APB_FZ2_DBG_TIM16_STOP: u32 = DBG_APB_FZ2_DBG_TIM16_STOP_Msk;
pub const DBG_APB_FZ2_DBG_TIM17_STOP_Pos: u32 = 18;
pub const DBG_APB_FZ2_DBG_TIM17_STOP_Msk: u32 = 0x1 << DBG_APB_FZ2_DBG_TIM17_STOP_Pos;
pub const DBG_APB_FZ2_DBG_TIM17_STOP: u32 = DBG_APB_FZ2_DBG_TIM17_STOP_Msk;
