
http://iverilog.wikia.com/wiki/Getting_Started
http://www.asic-world.com/verilog/first1.html
http://www.allaboutcircuits.com/textbook/digital/chpt-8/logic-simplification-karnaugh-maps/


iverilog -o hello hello.v
vvp hello # this should generate a .vcd file
gtkwave hello.vcd

>iverilog -o counter.vvp counter_ut.v

This works, looks like a TB is needed to get a VCD file
http://www.swarthmore.edu/NatSci/mzucker1/e15/iverilog-instructions.html

iverilog -o simple.vvp simple.v simple_tb.v
vvp simple.vvp ==> produces VCD 
gtkwave simple.vcd


