
---------- Begin Simulation Statistics ----------
simSeconds                                   0.157640                       # Number of seconds simulated (Second)
simTicks                                 157639842000                       # Number of ticks simulated (Tick)
finalTick                                157639842000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    201.66                       # Real time elapsed on the host (Second)
hostTickRate                                781702748                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     669752                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100196363                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   495879                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     496852                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        157639842                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           100196363                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     190540                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.576398                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.634357                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       46526151     46.43%     46.43% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         20720      0.02%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu             0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp             0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc           18      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     46.46% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      42691081     42.61%     89.06% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     10958393     10.94%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100196363                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                 4487177                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3735942                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2105050                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2102943                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998999                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   65390                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             700                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              411                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       51593646                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          51593646                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      51600126                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         51600126                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       447612                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          447612                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       449553                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         449553                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  29661253000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  29661253000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  29661253000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  29661253000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     52041258                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      52041258                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     52049679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     52049679                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.008601                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.008601                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.008637                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.008637                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 66265.544713                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 66265.544713                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65979.435128                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 65979.435128                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       429314                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            429314                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4866                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4866                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4866                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4866                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       442746                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       442746                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       443242                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       443242                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  27875755000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  27875755000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  27969885000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  27969885000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008508                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008516                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 62961.054419                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 62961.054419                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63102.966325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63102.966325                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                 442986                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           38                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           38                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           38                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           38                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     40931198                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        40931198                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       160818                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        160818                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7658524000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7658524000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     41092016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     41092016                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.003914                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.003914                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 47622.305961                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 47622.305961                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          638                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          638                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       160180                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       160180                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7239909000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7239909000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.003898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.003898                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 45198.582844                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 45198.582844                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         6480                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          6480                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data         1941                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         1941                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data         8421                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         8421                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.230495                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.230495                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data          496                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total          496                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data     94130000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total     94130000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.058900                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.058900                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 189778.225806                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 189778.225806                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data           38                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total           38                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data           38                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total           38                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data     10662448                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10662448                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       286794                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       286794                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  22002729000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  22002729000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10949242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10949242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.026193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.026193                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 76719.628026                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 76719.628026                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4228                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4228                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       282566                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       282566                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  20635846000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  20635846000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.025807                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.025807                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 73030.180560                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 73030.180560                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.924854                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             52043444                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             443242                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             117.415416                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              449000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.924854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          150                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           97                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          104542752                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         104542752                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            42689126                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           43480388                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          11027308                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst        6559739                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           6559739                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       6559739                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          6559739                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          800                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             800                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          800                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            800                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     67553000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     67553000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     67553000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     67553000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      6560539                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       6560539                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      6560539                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      6560539                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000122                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 84441.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 84441.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 84441.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 84441.250000                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          768                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               768                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          800                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          800                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          800                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          800                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     65953000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     65953000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     65953000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     65953000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 82441.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 82441.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 82441.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 82441.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    768                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      6559739                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         6559739                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          800                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           800                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     67553000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     67553000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      6560539                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      6560539                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 84441.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 84441.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          800                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          800                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     65953000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     65953000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000122                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 82441.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 82441.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            31.998445                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              6560539                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                800                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8200.673750                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              183000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    31.998445                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999951                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           32                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           13121878                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          13121878                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.dtb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.dtb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.dtb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.dtb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.dtb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.dtb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # ITB inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # ITB inst misses (Count)
system.cpu.mmu.itb.readHits                         0                       # DTB read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # DTB read misses (Count)
system.cpu.mmu.itb.writeHits                        0                       # DTB write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # DTB write misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.alignFaults                      0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.itb.prefetchFaults                   0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.itb.domainFaults                     0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.itb.permsFaults                      0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.itb.readAccesses                     0                       # DTB read accesses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # DTB write accesses (Count)
system.cpu.mmu.itb.instAccesses                     0                       # ITB inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_dtb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_dtb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_dtb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_dtb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_dtb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # ITB inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # ITB inst misses (Count)
system.cpu.mmu.stage2_itb.readHits                  0                       # DTB read hits (Count)
system.cpu.mmu.stage2_itb.readMisses                0                       # DTB read misses (Count)
system.cpu.mmu.stage2_itb.writeHits                 0                       # DTB write hits (Count)
system.cpu.mmu.stage2_itb.writeMisses               0                       # DTB write misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.alignFaults               0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu.mmu.stage2_itb.domainFaults              0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu.mmu.stage2_itb.permsFaults               0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu.mmu.stage2_itb.readAccesses              0                       # DTB read accesses (Count)
system.cpu.mmu.stage2_itb.writeAccesses             0                       # DTB write accesses (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # ITB inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    84                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    588                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 395255                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    395843                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   588                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                395255                       # number of overall hits (Count)
system.l2.overallHits::total                   395843                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  212                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                47987                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   48199                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 212                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               47987                       # number of overall misses (Count)
system.l2.overallMisses::total                  48199                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        43660000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     16259015000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        16302675000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       43660000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    16259015000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       16302675000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                800                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             443242                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                444042                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               800                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            443242                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               444042                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.265000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.108264                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.108546                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.265000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.108264                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.108546                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 205943.396226                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 338821.243253                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    338236.789145                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 205943.396226                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 338821.243253                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   338236.789145                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                33148                       # number of writebacks (Count)
system.l2.writebacks::total                     33148                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.data                  4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     4                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    4                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.inst              212                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            47983                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               48195                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             212                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           47983                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              48195                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     39420000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  15298051000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    15337471000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     39420000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  15298051000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   15337471000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.265000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.108255                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.108537                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.265000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.108255                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.108537                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 185943.396226                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 318822.312069                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 318237.804752                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 185943.396226                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 318822.312069                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 318237.804752                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                          44179                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks            1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total              1                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             588                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                588                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           212                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              212                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     43660000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     43660000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          800                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            800                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.265000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.265000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 205943.396226                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 205943.396226                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          212                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          212                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     39420000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     39420000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.265000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.265000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 185943.396226                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 185943.396226                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             245754                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                245754                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            36812                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               36812                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  13958280000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    13958280000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         282566                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            282566                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.130278                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.130278                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 379177.442138                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 379177.442138                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        36812                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           36812                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  13222040000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  13222040000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.130278                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.130278                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 359177.442138                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 359177.442138                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         149501                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            149501                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        11175                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           11175                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   2300735000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   2300735000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       160676                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        160676                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.069550                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.069550                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 205882.326622                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 205882.326622                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        11171                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        11171                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   2076011000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   2076011000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.069525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.069525                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 185839.316086                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 185839.316086                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          697                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              697                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          697                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          697                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       429314                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           429314                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       429314                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       429314                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4089.270927                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       887432                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      48275                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      18.382848                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      162000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      20.117982                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        33.399285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4035.753659                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.004912                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.008154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.985291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998357                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::3                    7                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 4089                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    7147771                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   7147771                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    530368.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      3392.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    767728.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.152156932500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        29895                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        29895                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              814135                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             501647                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       48195                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      33148                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    771120                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   530368                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      16.36                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      37.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                        32                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                    116825                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                771120                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               530368                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   25972                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   29375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   39318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   39395                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   39453                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   39491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   39536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   39569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   39593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   39629                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  39685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  39747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  39881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  39889                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  40030                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                  41338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                  22223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                  18820                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                   8877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                   8800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                   8742                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                   8704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                   8659                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                   8626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                   8602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                   8566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                   8510                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                   8448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                   8314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                   8306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                   8165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                   6857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2839                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2991                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3845                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   4140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   4250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   4257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   4143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   4008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   4085                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   3939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   3793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   3885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   3819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   3726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                   3605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                   3479                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                   3338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                   3396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                   3613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                  18748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  16567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  26613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  26610                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  26602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  26389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  26369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  26363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  26156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  26117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  26116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  26116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  26113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  26108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  25906                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  25553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  10259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  10196                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        29895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      25.793210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     10.520108                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    503.545332                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        29886     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-16383            5      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         29895                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        29895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.739990                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.298167                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      4.740266                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         25874     86.55%     86.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           449      1.50%     88.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21           490      1.64%     89.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            11      0.04%     89.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25           232      0.78%     90.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27            49      0.16%     90.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29            46      0.15%     90.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31            14      0.05%     90.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33          2712      9.07%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             7      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         29895                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                49351680                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             33943552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              313066033.14154553                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              215323433.27266213                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  152956587000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1880390.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       217088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     49134592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     33941568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1377113.788276950829                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 311688919.353268563747                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 215310847.621884822845                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         3392                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       767728                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       530368                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    318462250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 144862202250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2773637822750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     93886.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data    188689.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   5229647.76                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       217088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     49134592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       49351680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       217088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       217088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     33943552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     33943552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          212                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        47983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           48195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        33148                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          33148                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1377114                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      311688919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         313066033                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1377114                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1377114                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    215323433                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        215323433                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    215323433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1377114                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     311688919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        528389466                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               771120                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              530337                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        48000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        48304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        47920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        48672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        48624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        48800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        48256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        48416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        48208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        47984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        47904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        47872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        47952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        47968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        48048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        48192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        33024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        33024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        33024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        33136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        33393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        33424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        33232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        33264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        33216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        33280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        33104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        33088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        33056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        33024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        33024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        33024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            130722164500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3855600000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       145180664500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat               169522.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          188272.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              714048                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             491208                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            92.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        96201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   865.825179                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   708.501161                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   326.009991                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         4961      5.16%      5.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         9154      9.52%     14.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          482      0.50%     15.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          342      0.36%     15.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          558      0.58%     16.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          327      0.34%     16.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3006      3.12%     19.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6382      6.63%     26.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        70989     73.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        96201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              49351680                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten           33941568                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              313.066033                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              215.310848                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.13                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.45                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.68                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       344512140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       183112545                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2763122880                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1386019620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12443386800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5174575140                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  56176162560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   78470891685                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   497.785907                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 145777092000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5263700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6599050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       342363000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       181970250                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2742673920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1382339520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12443386800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5145660750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  56200511520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   78438905760                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   497.583002                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 145841716500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5263700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6534425500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               11383                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         33148                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10913                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              36812                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             36812                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          11383                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       140451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  140451                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     83295232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 83295232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              48227                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    48227    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                48227                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          2373260250                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3153317250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         209113                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       160901                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             161476                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       462462                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          768                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            24703                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            282566                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           282566                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            800                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        160676                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2368                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1329470                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1331838                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1605632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    893497344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               895102976                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           44179                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  33943552                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            488221                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000983                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.031470                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  487743     99.90%     99.90% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     476      0.10%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       2      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              488221                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 157639842000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        14651515823                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          26400000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       14626989996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        888473                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       444431                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             119                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          117                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        25563322                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       132076520                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
