-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

-- DATE "12/01/2015 00:41:35"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	FinalProject IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	VGA_CLK : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_SYNC_N : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(9 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(9 DOWNTO 0)
	);
END FinalProject;

-- Design Ports Information
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF FinalProject IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~22\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~2\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|out_x[0]~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Equal1~2_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \control|presentstate.reset_state~q\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|out_y[1]~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|out_y[7]~0_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|out_y[6]~0_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|title|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector0~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_title~q\ : std_logic;
SIGNAL \data|title|testCountX_Y|out_x[0]~0_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|title|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|clear_screen|Add1~13_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~10\ : std_logic;
SIGNAL \data|clear_screen|Add1~5_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~6\ : std_logic;
SIGNAL \data|clear_screen|Add1~1_sumout\ : std_logic;
SIGNAL \data|clear_screen|out_x[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|clear_screen|Equal1~0_combout\ : std_logic;
SIGNAL \data|clear_screen|Equal1~2_combout\ : std_logic;
SIGNAL \data|clear_screen|out_x[4]~0_combout\ : std_logic;
SIGNAL \data|clear_screen|Add1~14\ : std_logic;
SIGNAL \data|clear_screen|Add1~17_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~18\ : std_logic;
SIGNAL \data|clear_screen|Add1~21_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~22\ : std_logic;
SIGNAL \data|clear_screen|Add1~25_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~26\ : std_logic;
SIGNAL \data|clear_screen|Add1~29_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~30\ : std_logic;
SIGNAL \data|clear_screen|Add1~33_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add1~34\ : std_logic;
SIGNAL \data|clear_screen|Add1~9_sumout\ : std_logic;
SIGNAL \data|clear_screen|out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|clear_screen|Equal1~1_combout\ : std_logic;
SIGNAL \data|clear_screen|Add0~29_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add0~30\ : std_logic;
SIGNAL \data|clear_screen|Add0~25_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add0~26\ : std_logic;
SIGNAL \data|clear_screen|Add0~21_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add0~22\ : std_logic;
SIGNAL \data|clear_screen|Add0~17_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add0~18\ : std_logic;
SIGNAL \data|clear_screen|Add0~5_sumout\ : std_logic;
SIGNAL \data|clear_screen|out_y[6]~0_combout\ : std_logic;
SIGNAL \data|clear_screen|Add0~6\ : std_logic;
SIGNAL \data|clear_screen|Add0~1_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add0~2\ : std_logic;
SIGNAL \data|clear_screen|Add0~13_sumout\ : std_logic;
SIGNAL \data|clear_screen|Add0~14\ : std_logic;
SIGNAL \data|clear_screen|Add0~9_sumout\ : std_logic;
SIGNAL \data|clear_screen|out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|clear_screen|Equal0~0_combout\ : std_logic;
SIGNAL \control|Selector2~0_combout\ : std_logic;
SIGNAL \control|Selector1~0_combout\ : std_logic;
SIGNAL \control|presentstate.white_out~q\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~33_sumout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \data|attack_one|done|counter[0]~1_combout\ : std_logic;
SIGNAL \data|attack_one|done|counter[1]~0_combout\ : std_logic;
SIGNAL \data|attack_one|done|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_one|done|counter[2]~5_combout\ : std_logic;
SIGNAL \data|attack_one|done|Add0~0_combout\ : std_logic;
SIGNAL \data|attack_one|done|counter[3]~2_combout\ : std_logic;
SIGNAL \data|attack_one|done|Add0~1_combout\ : std_logic;
SIGNAL \data|attack_one|done|counter[4]~3_combout\ : std_logic;
SIGNAL \data|attack_one|done|Add0~2_combout\ : std_logic;
SIGNAL \data|attack_one|done|counter[5]~4_combout\ : std_logic;
SIGNAL \data|attack_one|done|Equal0~0_combout\ : std_logic;
SIGNAL \control|Selector37~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_meowth_va~q\ : std_logic;
SIGNAL \control|Selector38~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_va_2~q\ : std_logic;
SIGNAL \control|Selector39~0_combout\ : std_logic;
SIGNAL \control|presentstate.re_draw_pikachu_va~q\ : std_logic;
SIGNAL \control|presentstate.update_HP~q\ : std_logic;
SIGNAL \control|enable_animate_vt~0_combout\ : std_logic;
SIGNAL \control|enable_animate_vt~combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|rate[1]~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~34\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~30\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~26\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~22\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~18\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~14\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~38\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~42\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~46\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~49_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~50\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~53_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~54\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~57_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~58\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~2\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~6\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|counter[0]~4_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|counter[1]~3_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|counter[3]~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|counter[2]~1_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|counter[2]~2_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|counter[0]~3_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|counter[1]~1_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Add0~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|counter[2]~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Add0~1_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|counter[3]~2_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Add0~2_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|counter[4]~4_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Add0~3_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|counter[5]~5_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Equal0~1_combout\ : std_logic;
SIGNAL \control|Selector40~0_combout\ : std_logic;
SIGNAL \control|presentstate.done_va~q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \control|Selector20~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_pikachu_tb~q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector21~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_tb_0~q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector22~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_tb_1~q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \control|Selector23~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_tb_1~q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector24~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_tb_2~q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \control|Selector25~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_tb_2~q\ : std_logic;
SIGNAL \control|Selector26~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_tb_3~q\ : std_logic;
SIGNAL \control|Selector28~0_combout\ : std_logic;
SIGNAL \control|presentstate.erase_tb~q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux7~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux6~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_y[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|y|Mux5~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux4~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux3~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux2~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux1~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|y|Mux0~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|done~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|done~combout\ : std_logic;
SIGNAL \control|Selector27~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_tb_3~q\ : std_logic;
SIGNAL \VGA|writeEn~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \control|enable_draw_pika_vt~0_combout\ : std_logic;
SIGNAL \control|enable_draw_pika_vt~combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|done~combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Equal0~0_combout\ : std_logic;
SIGNAL \control|Selector33~0_combout\ : std_logic;
SIGNAL \control|Selector33~1_combout\ : std_logic;
SIGNAL \control|presentstate.erase_pikachu_va~q\ : std_logic;
SIGNAL \data|attack_two|done|always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|rate[8]~0_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~2\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~38\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~34\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~30\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~26\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~22\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~42\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~46\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~49_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~50\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~53_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~54\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~57_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~58\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~6\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~10\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~14\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|Equal0~3_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|counter[0]~3_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|counter[1]~2_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|counter[2]~1_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|counter[3]~0_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|done|counter[0]~1_combout\ : std_logic;
SIGNAL \data|attack_two|done|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|done|counter[2]~2_combout\ : std_logic;
SIGNAL \data|attack_two|done|counter[1]~0_combout\ : std_logic;
SIGNAL \data|attack_two|done|Equal0~0_combout\ : std_logic;
SIGNAL \control|Selector29~0_combout\ : std_logic;
SIGNAL \control|presentstate.re_draw_pikachu_tb~q\ : std_logic;
SIGNAL \control|Selector30~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_tb_4~q\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \control|Selector10~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|DMG|lut|Decoder0~0_combout\ : std_logic;
SIGNAL \control|WideOr45~combout\ : std_logic;
SIGNAL \data|pika_damage|DMG|lut|out~0_combout\ : std_logic;
SIGNAL \data|pika_damage|DMG|choose_DMG|out[1]~0_combout\ : std_logic;
SIGNAL \data|pika_damage|DMG|lut|Decoder0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~1_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[0]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[7]~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~2\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~3\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~33_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~9_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[1]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~34\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~35\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~29_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~8_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[2]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~30\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~31\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~25_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~7_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[3]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~26\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~27\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~21_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~6_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[4]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~22\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~23\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~17_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~5_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[5]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~18\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~19\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~4_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[6]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[8]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~14\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~15\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~3_combout\ : std_logic;
SIGNAL \data|pika_damage|HP|current_HP[7]~feeder_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|always0~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|LessThan1~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|always0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~10\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~11\ : std_logic;
SIGNAL \data|pika_damage|d_calc|Add0~5_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|DMG_dealt~2_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~30\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~26\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~22\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~18\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~14\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~10\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~6\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~1_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~5_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~17_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~21_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~29_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~25_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~2_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~3_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add1~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~4_combout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|out_y[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|white|Equal0~1_combout\ : std_logic;
SIGNAL \control|Selector14~0_combout\ : std_logic;
SIGNAL \control|presentstate.erase_HP_meowth~q\ : std_logic;
SIGNAL \control|Selector15~0_combout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|Equal0~0_combout\ : std_logic;
SIGNAL \control|presentstate~62_combout\ : std_logic;
SIGNAL \control|presentstate.decrement_HP_pos~q\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|out_x[8]~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~14\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~17_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~18\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~21_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~22\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~25_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~26\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~29_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~30\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~33_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~34\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~10\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~5_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~6\ : std_logic;
SIGNAL \data|pika_damage|d_control|Add0~1_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~6_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|done_decrement~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|done_decrement~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|done_decrement~2_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|done_decrement~3_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~5_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~7_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|LessThan0~8_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|done_decrement~4_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|done_decrement~q\ : std_logic;
SIGNAL \control|Selector15~1_combout\ : std_logic;
SIGNAL \control|presentstate.battle_idle~q\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~33_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~58\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~2\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~6\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~34\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~30\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~26\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~22\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~18\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~14\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~37_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~38\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~41_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~42\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~45_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~46\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~49_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~50\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~53_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~54\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Add0~57_sumout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|counter[0]~3_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|counter[1]~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|counter[3]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[0]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|Add0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|counter[2]~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[0]~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[1]~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[2]~6_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|Add0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[3]~3_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|Add0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[4]~4_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|Add0~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|counter[5]~5_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|Equal0~0_combout\ : std_logic;
SIGNAL \control|Selector18~0_combout\ : std_logic;
SIGNAL \control|presentstate.erase_meowth_qa~q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \control|presentstate~64_combout\ : std_logic;
SIGNAL \control|presentstate.m_qa~q\ : std_logic;
SIGNAL \control|Selector16~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_meowth_qa~q\ : std_logic;
SIGNAL \control|Selector17~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_m_qa~q\ : std_logic;
SIGNAL \control|presentstate~65_combout\ : std_logic;
SIGNAL \control|presentstate.calculate_dmg_m~q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~8_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[1]~feeder_combout\ : std_logic;
SIGNAL \control|presentstate.update_HP_m~q\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[5]~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~7_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[2]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~26\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~6_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[3]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~22\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~5_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[4]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~18\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~4_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[5]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~14\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~3_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[6]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~10\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[7]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~6\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|current_HP[8]~feeder_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|always0~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|game_over~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|game_over~q\ : std_logic;
SIGNAL \control|presentstate~63_combout\ : std_logic;
SIGNAL \control|presentstate.p_qa~q\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \control|Selector41~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|Equal0~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \control|presentstate~61_combout\ : std_logic;
SIGNAL \control|presentstate.decrement_HP_pos_m~q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~30\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~26\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~22\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~18\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~26\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~29_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~30\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~33_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~29_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~3_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~34\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~10\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~14\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~10\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~1_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~4_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~6\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|DMG_dealt[8]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~6\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add1~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|out_x[4]~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~14\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~18\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~22\ : std_logic;
SIGNAL \data|meowth_damage|d_control|Add0~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|done_decrement~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|done_decrement~1_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~6_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|done_decrement~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|done_decrement~3_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~7_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~5_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|LessThan0~8_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|done_decrement~4_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|done_decrement~q\ : std_logic;
SIGNAL \control|Selector19~0_combout\ : std_logic;
SIGNAL \control|presentstate.erase_HP_pikachu~q\ : std_logic;
SIGNAL \control|Selector41~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \control|Selector41~1_combout\ : std_logic;
SIGNAL \control|Selector41~3_combout\ : std_logic;
SIGNAL \control|presentstate.idle~q\ : std_logic;
SIGNAL \control|Selector10~2_combout\ : std_logic;
SIGNAL \control|presentstate.draw_pikachu_qa~q\ : std_logic;
SIGNAL \control|Selector11~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_p_qa~q\ : std_logic;
SIGNAL \control|Selector13~0_combout\ : std_logic;
SIGNAL \control|presentstate.calculate_dmg~q\ : std_logic;
SIGNAL \data|pika_damage|d_calc|game_over~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|game_over~q\ : std_logic;
SIGNAL \control|Selector10~0_combout\ : std_logic;
SIGNAL \control|presentstate~60_combout\ : std_logic;
SIGNAL \control|presentstate.p_vt~q\ : std_logic;
SIGNAL \control|Selector31~0_combout\ : std_logic;
SIGNAL \control|Selector31~1_combout\ : std_logic;
SIGNAL \control|presentstate.draw_pikachu_va~q\ : std_logic;
SIGNAL \control|Selector32~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_p_va~q\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|Equal1~0_combout\ : std_logic;
SIGNAL \control|Selector35~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_hurt_meowth_va~q\ : std_logic;
SIGNAL \control|enable_draw_hurt_meowth~combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector36~0_combout\ : std_logic;
SIGNAL \control|presentstate.idle_va_1~q\ : std_logic;
SIGNAL \data|attack_one|done|always0~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Equal0~3_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|rate[2]~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~34\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~30\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~26\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~22\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~18\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~14\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~38\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~42\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~46\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~49_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~50\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~53_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~54\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~57_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~58\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~2\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~6\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|counter[0]~3_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|counter[1]~2_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|counter[2]~1_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|counter[3]~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|Equal0~0_combout\ : std_logic;
SIGNAL \control|Selector12~0_combout\ : std_logic;
SIGNAL \control|presentstate.erase_pikachu_qa~q\ : std_logic;
SIGNAL \control|WideOr43~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|done~combout\ : std_logic;
SIGNAL \control|Selector2~1_combout\ : std_logic;
SIGNAL \control|presentstate.draw_pikachu~q\ : std_logic;
SIGNAL \control|Selector3~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_hp_meowth~q\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector4~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_hp_pikachu~q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|out_x[6]~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|out_y[5]~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector5~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_team_rocket~q\ : std_logic;
SIGNAL \control|Selector6~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_trainer~q\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|out_x[2]~0_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \control|Selector7~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_menu~q\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|out_x[0]~0_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~2\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|out_y[2]~0_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \control|Selector8~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_meowth~q\ : std_logic;
SIGNAL \control|WideOr59~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~10\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|done~combout\ : std_logic;
SIGNAL \control|Selector9~0_combout\ : std_logic;
SIGNAL \control|presentstate.draw_team~q\ : std_logic;
SIGNAL \control|WideOr60~0_combout\ : std_logic;
SIGNAL \control|Selector42~0_combout\ : std_logic;
SIGNAL \control|presentstate.win_screen~q\ : std_logic;
SIGNAL \control|Selector43~0_combout\ : std_logic;
SIGNAL \control|presentstate.lose_screen~q\ : std_logic;
SIGNAL \control|WideOr62~0_combout\ : std_logic;
SIGNAL \control|WideOr52~0_combout\ : std_logic;
SIGNAL \control|WideOr62~1_combout\ : std_logic;
SIGNAL \control|WideOr60~combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~22\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~26\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~30\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~18\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~6\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~1_sumout\ : std_logic;
SIGNAL \control|WideOr63~2_combout\ : std_logic;
SIGNAL \control|WideOr58~0_combout\ : std_logic;
SIGNAL \control|WideOr63~0_combout\ : std_logic;
SIGNAL \control|WideOr63~combout\ : std_logic;
SIGNAL \data|team_rocket|Add1~18\ : std_logic;
SIGNAL \data|team_rocket|Add1~6\ : std_logic;
SIGNAL \data|team_rocket|Add1~1_sumout\ : std_logic;
SIGNAL \control|WideOr62~4_combout\ : std_logic;
SIGNAL \control|WideOr62~2_combout\ : std_logic;
SIGNAL \control|WideOr62~combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~22\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~26\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~30\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~18\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~6\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~1_sumout\ : std_logic;
SIGNAL \data|y|Mux2~5_combout\ : std_logic;
SIGNAL \control|WideOr57~0_combout\ : std_logic;
SIGNAL \control|WideOr61~combout\ : std_logic;
SIGNAL \data|Menu|Add1~22\ : std_logic;
SIGNAL \data|Menu|Add1~26\ : std_logic;
SIGNAL \data|Menu|Add1~30\ : std_logic;
SIGNAL \data|Menu|Add1~18\ : std_logic;
SIGNAL \data|Menu|Add1~6\ : std_logic;
SIGNAL \data|Menu|Add1~1_sumout\ : std_logic;
SIGNAL \data|trainer|Add1~22\ : std_logic;
SIGNAL \data|trainer|Add1~26\ : std_logic;
SIGNAL \data|trainer|Add1~30\ : std_logic;
SIGNAL \data|trainer|Add1~18\ : std_logic;
SIGNAL \data|trainer|Add1~6\ : std_logic;
SIGNAL \data|trainer|Add1~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~22\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~26\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~18\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~6\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~1_sumout\ : std_logic;
SIGNAL \data|y|Mux2~4_combout\ : std_logic;
SIGNAL \data|y|Mux2~6_combout\ : std_logic;
SIGNAL \control|WideOr63~1_combout\ : std_logic;
SIGNAL \control|WideOr58~1_combout\ : std_logic;
SIGNAL \control|WideOr62~3_combout\ : std_logic;
SIGNAL \data|x|Mux1~3_combout\ : std_logic;
SIGNAL \data|x|Mux1~4_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|out_y[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~22\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~26\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~30\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~18\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~6\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~1_sumout\ : std_logic;
SIGNAL \data|team_menu|Add1~22\ : std_logic;
SIGNAL \data|team_menu|Add1~26\ : std_logic;
SIGNAL \data|team_menu|Add1~30\ : std_logic;
SIGNAL \data|team_menu|Add1~18\ : std_logic;
SIGNAL \data|team_menu|Add1~6\ : std_logic;
SIGNAL \data|team_menu|Add1~1_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \control|enable_lose_scrn~combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|out_x[2]~0_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|out_y[0]~0_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|lose|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~29_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~2\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~13_sumout\ : std_logic;
SIGNAL \control|enable_win_scrn~combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~13_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~14\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~17_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~18\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~21_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~22\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~25_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~26\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~29_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~30\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~33_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~34\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~9_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~10\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~5_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Equal1~0_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~6\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add1~1_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Equal1~1_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|out_x[4]~0_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~14\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~9_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|always0~0_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|out_y[7]~0_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~30\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~21_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~22\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~17_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~18\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~25_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~26\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~5_sumout\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~6\ : std_logic;
SIGNAL \data|win|testCountX_Y|Add0~1_sumout\ : std_logic;
SIGNAL \data|y|Mux2~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~22\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~26\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~30\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~18\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~6\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~1_sumout\ : std_logic;
SIGNAL \data|y|Mux2~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~22\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~26\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~18\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~6\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~22\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~26\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~30\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~18\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~6\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~1_sumout\ : std_logic;
SIGNAL \control|WideOr52~combout\ : std_logic;
SIGNAL \control|choose_vt~combout\ : std_logic;
SIGNAL \data|x|Mux1~2_combout\ : std_logic;
SIGNAL \data|y|Mux2~2_combout\ : std_logic;
SIGNAL \data|y|Mux2~3_combout\ : std_logic;
SIGNAL \data|y|Mux2~7_combout\ : std_logic;
SIGNAL \data|team_rocket|Add1~2\ : std_logic;
SIGNAL \data|team_rocket|Add1~14\ : std_logic;
SIGNAL \data|team_rocket|Add1~9_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_y[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~2\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~14\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~2\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~14\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~9_sumout\ : std_logic;
SIGNAL \data|y|Mux0~5_combout\ : std_logic;
SIGNAL \data|Menu|Add1~2\ : std_logic;
SIGNAL \data|Menu|Add1~14\ : std_logic;
SIGNAL \data|Menu|Add1~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|trainer|Add1~2\ : std_logic;
SIGNAL \data|trainer|Add1~14\ : std_logic;
SIGNAL \data|trainer|Add1~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~2\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~14\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~9_sumout\ : std_logic;
SIGNAL \data|y|Mux0~4_combout\ : std_logic;
SIGNAL \data|y|Mux0~6_combout\ : std_logic;
SIGNAL \data|y|Mux0~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~2\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~14\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~9_sumout\ : std_logic;
SIGNAL \data|team_menu|Add1~2\ : std_logic;
SIGNAL \data|team_menu|Add1~14\ : std_logic;
SIGNAL \data|team_menu|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~2\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~14\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~2\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~14\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~9_sumout\ : std_logic;
SIGNAL \data|y|Mux0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~2\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~14\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~9_sumout\ : std_logic;
SIGNAL \data|y|Mux0~2_combout\ : std_logic;
SIGNAL \data|y|Mux0~3_combout\ : std_logic;
SIGNAL \data|y|Mux0~7_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~5_sumout\ : std_logic;
SIGNAL \data|trainer|Add1~5_sumout\ : std_logic;
SIGNAL \data|Menu|Add1~5_sumout\ : std_logic;
SIGNAL \data|y|Mux3~4_combout\ : std_logic;
SIGNAL \data|team_rocket|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~5_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~5_sumout\ : std_logic;
SIGNAL \data|y|Mux3~5_combout\ : std_logic;
SIGNAL \data|y|Mux3~6_combout\ : std_logic;
SIGNAL \data|y|Mux3~0_combout\ : std_logic;
SIGNAL \data|team_menu|Add1~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~5_sumout\ : std_logic;
SIGNAL \data|y|Mux3~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~5_sumout\ : std_logic;
SIGNAL \data|y|Mux3~2_combout\ : std_logic;
SIGNAL \data|y|Mux3~3_combout\ : std_logic;
SIGNAL \data|y|Mux3~7_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~13_sumout\ : std_logic;
SIGNAL \data|Menu|Add1~13_sumout\ : std_logic;
SIGNAL \data|trainer|Add1~13_sumout\ : std_logic;
SIGNAL \data|y|Mux1~4_combout\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~13_sumout\ : std_logic;
SIGNAL \data|team_rocket|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~13_sumout\ : std_logic;
SIGNAL \data|y|Mux1~5_combout\ : std_logic;
SIGNAL \data|y|Mux1~6_combout\ : std_logic;
SIGNAL \data|team_menu|Add1~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~13_sumout\ : std_logic;
SIGNAL \data|y|Mux1~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~13_sumout\ : std_logic;
SIGNAL \data|y|Mux1~1_combout\ : std_logic;
SIGNAL \data|y|Mux1~2_combout\ : std_logic;
SIGNAL \data|y|Mux1~3_combout\ : std_logic;
SIGNAL \data|y|Mux1~7_combout\ : std_logic;
SIGNAL \data|team_rocket|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~17_sumout\ : std_logic;
SIGNAL \data|y|Mux4~3_combout\ : std_logic;
SIGNAL \data|trainer|Add1~17_sumout\ : std_logic;
SIGNAL \data|Menu|Add1~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~17_sumout\ : std_logic;
SIGNAL \data|y|Mux4~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~17_sumout\ : std_logic;
SIGNAL \data|team_menu|Add1~17_sumout\ : std_logic;
SIGNAL \data|y|Mux4~0_combout\ : std_logic;
SIGNAL \data|y|Mux4~6_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~17_sumout\ : std_logic;
SIGNAL \data|y|Mux4~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~17_sumout\ : std_logic;
SIGNAL \data|y|Mux4~5_combout\ : std_logic;
SIGNAL \data|y|Mux4~7_combout\ : std_logic;
SIGNAL \data|y|Mux4~4_combout\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~29_sumout\ : std_logic;
SIGNAL \data|y|Mux5~3_combout\ : std_logic;
SIGNAL \data|Menu|Add1~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~25_sumout\ : std_logic;
SIGNAL \data|trainer|Add1~29_sumout\ : std_logic;
SIGNAL \data|y|Mux5~2_combout\ : std_logic;
SIGNAL \data|team_menu|Add1~29_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~29_sumout\ : std_logic;
SIGNAL \data|y|Mux5~0_combout\ : std_logic;
SIGNAL \data|y|Mux5~6_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~29_sumout\ : std_logic;
SIGNAL \data|y|Mux5~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~25_sumout\ : std_logic;
SIGNAL \data|y|Mux5~5_combout\ : std_logic;
SIGNAL \data|y|Mux5~7_combout\ : std_logic;
SIGNAL \data|y|Mux5~4_combout\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~25_sumout\ : std_logic;
SIGNAL \data|y|Mux6~3_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~25_sumout\ : std_logic;
SIGNAL \data|team_menu|Add1~25_sumout\ : std_logic;
SIGNAL \data|y|Mux6~0_combout\ : std_logic;
SIGNAL \data|y|Mux6~6_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add1~21_sumout\ : std_logic;
SIGNAL \data|Menu|Add1~25_sumout\ : std_logic;
SIGNAL \data|trainer|Add1~25_sumout\ : std_logic;
SIGNAL \data|y|Mux6~2_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~25_sumout\ : std_logic;
SIGNAL \data|y|Mux6~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add1~21_sumout\ : std_logic;
SIGNAL \data|y|Mux6~5_combout\ : std_logic;
SIGNAL \data|y|Mux6~7_combout\ : std_logic;
SIGNAL \data|y|Mux6~4_combout\ : std_logic;
SIGNAL \data|y|Mux7~7_combout\ : std_logic;
SIGNAL \data|team_menu|Add1~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|Add1~21_sumout\ : std_logic;
SIGNAL \data|y|Mux7~0_combout\ : std_logic;
SIGNAL \data|y|Mux7~6_combout\ : std_logic;
SIGNAL \data|Menu|Add1~21_sumout\ : std_logic;
SIGNAL \data|trainer|Add1~21_sumout\ : std_logic;
SIGNAL \data|y|Mux7~2_combout\ : std_logic;
SIGNAL \data|pikachu_HP|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add1~21_sumout\ : std_logic;
SIGNAL \data|y|Mux7~3_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add1~21_sumout\ : std_logic;
SIGNAL \data|y|Mux7~1_combout\ : std_logic;
SIGNAL \data|y|Mux7~5_combout\ : std_logic;
SIGNAL \data|y|Mux7~4_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~14\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~18\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~22\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~26\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~10\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~6\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~1_sumout\ : std_logic;
SIGNAL \data|team_rocket|Add0~14\ : std_logic;
SIGNAL \data|team_rocket|Add0~18\ : std_logic;
SIGNAL \data|team_rocket|Add0~22\ : std_logic;
SIGNAL \data|team_rocket|Add0~10\ : std_logic;
SIGNAL \data|team_rocket|Add0~6\ : std_logic;
SIGNAL \data|team_rocket|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|writeEn~2_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~14\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~14\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~18\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~22\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~18\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~22\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~26\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~26\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~30\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~34\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~10\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~30\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~34\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~10\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|goRight~0_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|goRight~1_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|goRight~q\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~6\ : std_logic;
SIGNAL \data|attack_one|p_qa|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~6\ : std_logic;
SIGNAL \data|attack_one|add_x|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~14\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~18\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~22\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~26\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~30\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~34\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~10\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~6\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~1_sumout\ : std_logic;
SIGNAL \data|x|Mux0~5_combout\ : std_logic;
SIGNAL \data|Menu|Add0~14\ : std_logic;
SIGNAL \data|Menu|Add0~10\ : std_logic;
SIGNAL \data|Menu|Add0~6\ : std_logic;
SIGNAL \data|Menu|Add0~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|out_x[0]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~2\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~6\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~22\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~26\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~14\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~18\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|goLeft~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~30\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~33_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~34\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~22\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~26\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~18\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~10\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|goLeft~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|goLeft~q\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~14\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|Add1~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~6\ : std_logic;
SIGNAL \data|enemy_attack|add_x|Add0~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~14\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~18\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~22\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~26\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~30\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~34\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~10\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~6\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~1_sumout\ : std_logic;
SIGNAL \data|x|Mux0~4_combout\ : std_logic;
SIGNAL \data|x|Mux0~0_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~14\ : std_logic;
SIGNAL \data|team_menu|Add0~18\ : std_logic;
SIGNAL \data|team_menu|Add0~22\ : std_logic;
SIGNAL \data|team_menu|Add0~26\ : std_logic;
SIGNAL \data|team_menu|Add0~30\ : std_logic;
SIGNAL \data|team_menu|Add0~10\ : std_logic;
SIGNAL \data|team_menu|Add0~6\ : std_logic;
SIGNAL \data|team_menu|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~14\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~18\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~22\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~26\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~10\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~6\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~14\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~18\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~22\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~26\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~10\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~6\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_x[8]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~14\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~18\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~22\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~26\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~30\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~34\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~10\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~6\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~1_sumout\ : std_logic;
SIGNAL \data|x|Mux1~1_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_x[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~14\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~18\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~22\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~26\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~10\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~6\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~1_sumout\ : std_logic;
SIGNAL \data|x|Mux1~0_combout\ : std_logic;
SIGNAL \data|x|Mux0~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_x[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~14\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~18\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~22\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~26\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~10\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~6\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~13_sumout\ : std_logic;
SIGNAL \control|enable_p_vt~combout\ : std_logic;
SIGNAL \data|attack_three|p_qa|always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa|out_x[5]~0_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~14\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~18\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~22\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~14\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~18\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~22\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~26\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~26\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~30\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~34\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~30\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~34\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~10\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~10\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|goRight~0_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|goRight~1_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|goRight~q\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~6\ : std_logic;
SIGNAL \data|attack_three|p_qa|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~6\ : std_logic;
SIGNAL \data|attack_three|add_x|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~14\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~18\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~22\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~26\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~30\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~34\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~10\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~6\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~1_sumout\ : std_logic;
SIGNAL \data|x|Mux0~2_combout\ : std_logic;
SIGNAL \data|x|Mux0~3_combout\ : std_logic;
SIGNAL \data|x|Mux0~6_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|Menu|Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~5_sumout\ : std_logic;
SIGNAL \data|x|Mux1~7_combout\ : std_logic;
SIGNAL \data|team_rocket|Add0~5_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~5_sumout\ : std_logic;
SIGNAL \data|x|Mux1~8_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~5_sumout\ : std_logic;
SIGNAL \data|x|Mux1~10_combout\ : std_logic;
SIGNAL \data|x|Mux1~5_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~5_sumout\ : std_logic;
SIGNAL \data|x|Mux1~11_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~5_sumout\ : std_logic;
SIGNAL \data|x|Mux1~12_combout\ : std_logic;
SIGNAL \data|x|Mux1~6_combout\ : std_logic;
SIGNAL \data|x|Mux1~9_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|Menu|Add0~9_sumout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~9_sumout\ : std_logic;
SIGNAL \data|x|Mux2~2_combout\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~9_sumout\ : std_logic;
SIGNAL \data|team_rocket|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~9_sumout\ : std_logic;
SIGNAL \data|x|Mux2~3_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~9_sumout\ : std_logic;
SIGNAL \data|x|Mux2~5_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|x|Mux2~0_combout\ : std_logic;
SIGNAL \data|x|Mux2~6_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~9_sumout\ : std_logic;
SIGNAL \data|x|Mux2~7_combout\ : std_logic;
SIGNAL \data|x|Mux2~1_combout\ : std_logic;
SIGNAL \data|x|Mux2~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~19\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~23\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~27\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~31\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~35\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~39\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~42\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~43\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|writeEn~3_combout\ : std_logic;
SIGNAL \VGA|writeEn~4_combout\ : std_logic;
SIGNAL \VGA|writeEn~1_combout\ : std_logic;
SIGNAL \VGA|writeEn~5_combout\ : std_logic;
SIGNAL \VGA|LessThan3~1_combout\ : std_logic;
SIGNAL \VGA|LessThan3~0_combout\ : std_logic;
SIGNAL \VGA|writeEn~combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~2\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~3\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~11\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~15\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|yCounter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~42\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~43\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout\ : std_logic;
SIGNAL \control|WideOr58~combout\ : std_logic;
SIGNAL \control|WideOr59~0_combout\ : std_logic;
SIGNAL \control|WideOr59~2_combout\ : std_logic;
SIGNAL \control|WideOr59~3_combout\ : std_logic;
SIGNAL \control|WideOr59~combout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~2\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~6\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~10\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~14\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~18\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~22\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~26\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~30\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~34\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~38\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~42\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~46\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|out[12]~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|out[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_HP|testCount|out[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_HP|testCount|out[9]~DUPLICATE_q\ : std_logic;
SIGNAL \control|WideOr57~combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~2\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~6\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~10\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~14\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~18\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~22\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~26\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~30\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~34\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~38\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~42\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~46\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|out[5]~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~2\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~6\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~10\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~14\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~18\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~22\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~26\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~30\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~34\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~38\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~42\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~46\ : std_logic;
SIGNAL \data|team_rocket|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|team_rocket|testCount|out[10]~0_combout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~2\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~6\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~10\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~14\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~18\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~22\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~26\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~30\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~34\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~38\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~42\ : std_logic;
SIGNAL \data|trainer|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|trainer|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|trainer|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|trainer|testCount|out[7]~0_combout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~2\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~61_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~62\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~57_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|Menu|testCount|Equal0~2_combout\ : std_logic;
SIGNAL \data|Menu|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|Menu|testCount|out[1]~0_combout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~6\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~10\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~14\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~18\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~22\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~26\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~30\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~34\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~38\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~42\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~46\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~50\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~53_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~54\ : std_logic;
SIGNAL \data|Menu|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|Menu|testCount|out[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~2\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~6\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~10\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~14\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~18\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~22\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~26\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~30\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~34\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~38\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~42\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\ : std_logic;
SIGNAL \data|colour|Mux0~1_combout\ : std_logic;
SIGNAL \data|colour|Mux0~2_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~38\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~42\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\ : std_logic;
SIGNAL \data|colour|Mux0~11_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~38\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~42\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~46\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\ : std_logic;
SIGNAL \data|colour|Mux0~12_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|out[1]~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~38\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~42\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|out[2]~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~38\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~42\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|out[3]~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|out[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~38\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~42\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|out[8]~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|out[11]~DUPLICATE_q\ : std_logic;
SIGNAL \data|colour|Mux0~3_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~2\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~57_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~58\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~61_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|Equal0~2_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|out[2]~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~6\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~10\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~14\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~18\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~22\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~26\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~30\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~34\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~38\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~42\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~46\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~50\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~53_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~54\ : std_logic;
SIGNAL \data|team_menu|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~4_combout\ : std_logic;
SIGNAL \data|colour|Mux0~5_combout\ : std_logic;
SIGNAL \data|title|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~6\ : std_logic;
SIGNAL \data|title|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|title|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|title|testCount|Equal0~2_combout\ : std_logic;
SIGNAL \data|title|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|title|testCount|Equal0~3_combout\ : std_logic;
SIGNAL \data|title|testCount|out[9]~0_combout\ : std_logic;
SIGNAL \data|title|testCount|Add0~18\ : std_logic;
SIGNAL \data|title|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~22\ : std_logic;
SIGNAL \data|title|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~26\ : std_logic;
SIGNAL \data|title|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~30\ : std_logic;
SIGNAL \data|title|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~34\ : std_logic;
SIGNAL \data|title|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~38\ : std_logic;
SIGNAL \data|title|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~42\ : std_logic;
SIGNAL \data|title|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~46\ : std_logic;
SIGNAL \data|title|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~50\ : std_logic;
SIGNAL \data|title|testCount|Add0~53_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~54\ : std_logic;
SIGNAL \data|title|testCount|Add0~57_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~58\ : std_logic;
SIGNAL \data|title|testCount|Add0~61_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~62\ : std_logic;
SIGNAL \data|title|testCount|Add0~65_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~66\ : std_logic;
SIGNAL \data|title|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~14\ : std_logic;
SIGNAL \data|title|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|title|testCount|Add0~10\ : std_logic;
SIGNAL \data|title|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~6_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \data|colour|Mux0~7_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~9_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~8_combout\ : std_logic;
SIGNAL \data|colour|Mux0~10_combout\ : std_logic;
SIGNAL \data|colour|Mux0~13_combout\ : std_logic;
SIGNAL \control|WideOr56~combout\ : std_logic;
SIGNAL \data|colour|Mux0~25_combout\ : std_logic;
SIGNAL \data|colour|Mux0~24_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~2\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~6\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~10\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~14\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~18\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~22\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~26\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~30\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~34\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~38\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~42\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|out[3]~0_combout\ : std_logic;
SIGNAL \data|win|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|win|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|win|testCount|Equal0~2_combout\ : std_logic;
SIGNAL \data|win|testCount|Equal0~3_combout\ : std_logic;
SIGNAL \data|win|testCount|Add0~6\ : std_logic;
SIGNAL \data|win|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|win|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|win|testCount|out[3]~0_combout\ : std_logic;
SIGNAL \data|win|testCount|Add0~18\ : std_logic;
SIGNAL \data|win|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~22\ : std_logic;
SIGNAL \data|win|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~26\ : std_logic;
SIGNAL \data|win|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~30\ : std_logic;
SIGNAL \data|win|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~34\ : std_logic;
SIGNAL \data|win|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~38\ : std_logic;
SIGNAL \data|win|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~42\ : std_logic;
SIGNAL \data|win|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~46\ : std_logic;
SIGNAL \data|win|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~50\ : std_logic;
SIGNAL \data|win|testCount|Add0~53_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~54\ : std_logic;
SIGNAL \data|win|testCount|Add0~57_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~58\ : std_logic;
SIGNAL \data|win|testCount|Add0~61_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~62\ : std_logic;
SIGNAL \data|win|testCount|Add0~65_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~66\ : std_logic;
SIGNAL \data|win|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~14\ : std_logic;
SIGNAL \data|win|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|win|testCount|Add0~10\ : std_logic;
SIGNAL \data|win|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \data|colour|Mux0~21_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~15_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~14_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~17_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Equal0~0_combout\ : std_logic;
SIGNAL \data|lose|testCount|Equal0~2_combout\ : std_logic;
SIGNAL \data|lose|testCount|Equal0~1_combout\ : std_logic;
SIGNAL \data|lose|testCount|Equal0~3_combout\ : std_logic;
SIGNAL \data|lose|testCount|out[8]~0_combout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~18\ : std_logic;
SIGNAL \data|lose|testCount|Add0~21_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~22\ : std_logic;
SIGNAL \data|lose|testCount|Add0~25_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~26\ : std_logic;
SIGNAL \data|lose|testCount|Add0~29_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~30\ : std_logic;
SIGNAL \data|lose|testCount|Add0~33_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~34\ : std_logic;
SIGNAL \data|lose|testCount|Add0~37_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~38\ : std_logic;
SIGNAL \data|lose|testCount|Add0~41_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~42\ : std_logic;
SIGNAL \data|lose|testCount|Add0~45_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~46\ : std_logic;
SIGNAL \data|lose|testCount|Add0~49_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~50\ : std_logic;
SIGNAL \data|lose|testCount|Add0~53_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~54\ : std_logic;
SIGNAL \data|lose|testCount|Add0~57_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~58\ : std_logic;
SIGNAL \data|lose|testCount|Add0~61_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~62\ : std_logic;
SIGNAL \data|lose|testCount|Add0~65_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~66\ : std_logic;
SIGNAL \data|lose|testCount|Add0~9_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~10\ : std_logic;
SIGNAL \data|lose|testCount|Add0~13_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~14\ : std_logic;
SIGNAL \data|lose|testCount|Add0~5_sumout\ : std_logic;
SIGNAL \data|lose|testCount|Add0~6\ : std_logic;
SIGNAL \data|lose|testCount|Add0~1_sumout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~19_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~18_combout\ : std_logic;
SIGNAL \data|colour|Mux0~16_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \data|colour|Mux0~17_combout\ : std_logic;
SIGNAL \data|colour|Mux0~20_combout\ : std_logic;
SIGNAL \data|colour|Mux0~22_combout\ : std_logic;
SIGNAL \data|colour|Mux0~23_combout\ : std_logic;
SIGNAL \data|colour|Mux0~26_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~13_sumout\ : std_logic;
SIGNAL \data|x|Mux8~5_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~13_sumout\ : std_logic;
SIGNAL \data|x|Mux8~4_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~13_sumout\ : std_logic;
SIGNAL \data|x|Mux8~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~13_sumout\ : std_logic;
SIGNAL \data|x|Mux8~2_combout\ : std_logic;
SIGNAL \data|x|Mux8~0_combout\ : std_logic;
SIGNAL \data|x|Mux8~3_combout\ : std_logic;
SIGNAL \data|x|Mux8~6_combout\ : std_logic;
SIGNAL \data|x|Mux7~0_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~17_sumout\ : std_logic;
SIGNAL \data|x|Mux7~1_combout\ : std_logic;
SIGNAL \data|x|Mux7~2_combout\ : std_logic;
SIGNAL \data|x|Mux7~3_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~17_sumout\ : std_logic;
SIGNAL \data|x|Mux7~5_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~17_sumout\ : std_logic;
SIGNAL \data|x|Mux7~4_combout\ : std_logic;
SIGNAL \data|x|Mux7~6_combout\ : std_logic;
SIGNAL \data|x|Mux6~0_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~13_sumout\ : std_logic;
SIGNAL \data|x|Mux6~1_combout\ : std_logic;
SIGNAL \data|x|Mux6~2_combout\ : std_logic;
SIGNAL \data|x|Mux6~3_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~21_sumout\ : std_logic;
SIGNAL \data|x|Mux6~5_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~21_sumout\ : std_logic;
SIGNAL \data|x|Mux6~4_combout\ : std_logic;
SIGNAL \data|x|Mux6~6_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~25_sumout\ : std_logic;
SIGNAL \data|x|Mux5~4_combout\ : std_logic;
SIGNAL \data|team_rocket|Add0~13_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~25_sumout\ : std_logic;
SIGNAL \data|x|Mux5~5_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~17_sumout\ : std_logic;
SIGNAL \data|x|Mux5~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~17_sumout\ : std_logic;
SIGNAL \data|x|Mux5~2_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~21_sumout\ : std_logic;
SIGNAL \data|x|Mux5~0_combout\ : std_logic;
SIGNAL \data|x|Mux5~3_combout\ : std_logic;
SIGNAL \data|x|Mux5~6_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~29_sumout\ : std_logic;
SIGNAL \data|x|Mux4~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~29_sumout\ : std_logic;
SIGNAL \data|x|Mux4~2_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~25_sumout\ : std_logic;
SIGNAL \data|x|Mux4~0_combout\ : std_logic;
SIGNAL \data|x|Mux4~3_combout\ : std_logic;
SIGNAL \data|team_rocket|Add0~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~29_sumout\ : std_logic;
SIGNAL \data|x|Mux4~5_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~29_sumout\ : std_logic;
SIGNAL \data|x|Mux4~4_combout\ : std_logic;
SIGNAL \data|x|Mux4~6_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|Add0~25_sumout\ : std_logic;
SIGNAL \data|x|Mux3~1_combout\ : std_logic;
SIGNAL \data|x|Mux3~2_combout\ : std_logic;
SIGNAL \data|team_menu|Add0~29_sumout\ : std_logic;
SIGNAL \data|x|Mux3~0_combout\ : std_logic;
SIGNAL \data|x|Mux3~3_combout\ : std_logic;
SIGNAL \data|Menu|Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|Add0~33_sumout\ : std_logic;
SIGNAL \data|x|Mux3~4_combout\ : std_logic;
SIGNAL \data|team_rocket|Add0~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|Add0~33_sumout\ : std_logic;
SIGNAL \data|x|Mux3~5_combout\ : std_logic;
SIGNAL \data|x|Mux3~6_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~41_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|xCounter[5]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|xCounter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~41_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~3_combout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~4_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~7_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~5_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~6_combout\ : std_logic;
SIGNAL \data|colour|Mux1~8_combout\ : std_logic;
SIGNAL \data|colour|Mux1~9_combout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~0_combout\ : std_logic;
SIGNAL \data|colour|Mux1~1_combout\ : std_logic;
SIGNAL \data|colour|Mux1~2_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~13_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~14_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~12_combout\ : std_logic;
SIGNAL \data|colour|Mux1~15_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~11_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|colour|Mux1~10_combout\ : std_logic;
SIGNAL \data|colour|Mux1~16_combout\ : std_logic;
SIGNAL \data|colour|Mux1~17_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~0_combout\ : std_logic;
SIGNAL \data|colour|Mux2~1_combout\ : std_logic;
SIGNAL \data|colour|Mux2~2_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~11_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~13_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~14_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~12_combout\ : std_logic;
SIGNAL \data|colour|Mux2~15_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~10_combout\ : std_logic;
SIGNAL \data|colour|Mux2~16_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~7_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~6_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~5_combout\ : std_logic;
SIGNAL \data|colour|Mux2~8_combout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|colour|Mux2~3_combout\ : std_logic;
SIGNAL \data|colour|Mux2~4_combout\ : std_logic;
SIGNAL \data|colour|Mux2~9_combout\ : std_logic;
SIGNAL \data|colour|Mux2~17_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|win|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|win|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|lose|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|pika_damage|d_control|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|team_rocket|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|clear_screen|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|title|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|team_rocket|testCount|out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|meowth_damage|d_control|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|meowth_HP|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|trainer|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|testCount|out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|lose|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|team_rocket|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|clear_screen|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|pikachu_HP|testCount|out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|title|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|meowth_damage|white|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|Menu|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|animate|sixty_hz|rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|pika_damage|white|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|meowth_HP|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|team_menu|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode326w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|Menu|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|trainer|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|team_menu|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|pikachu_HP|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|meowth_HP|testCount|out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|trainer|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|testCountX_Y|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|pikachu_HP|testCountX_Y|out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|Menu|testCount|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \data|team_menu|testCount|out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \data|title|testCount|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|testCount|out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|win|testCount|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \data|lose|testCount|out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \data|enemy_attack|m_qa|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|animate|sixty_hz|rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|pika_damage|HP|current_HP\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|meowth_damage|HP|current_HP\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|p_qa|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|meowth_damage|d_calc|DMG_dealt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|pika_damage|d_calc|DMG_dealt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_one|p_qa|out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|enemy_attack|animate|sixty_hz|rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|attack_one|animate|sixty_hz|rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode343w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode353w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode363w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode373w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode383w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode393w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode403w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|attack_three|done_vt_c|counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|attack_one|done|counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|attack_three|animate|done_fifteen|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|attack_two|done|counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|enemy_attack|animate|done_fifteen|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|enemy_attack|done|counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|attack_one|animate|done_fifteen|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|pika_damage|DMG|DMG|out\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|animate|done_fifteen|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|pika_damage|d_control|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|trainer|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|meowth_damage|d_control|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|title|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|clear_screen|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|lose|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|win|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \control|ALT_INV_presentstate.erase_meowth_qa~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.erase_pikachu_qa~q\ : std_logic;
SIGNAL \data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.calculate_dmg~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.update_HP~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.battle_idle~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_p_qa~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_m_qa~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_tb_4~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_tb_3~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_tb_2~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_tb_1~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_tb_0~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.update_HP_m~q\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|trainer|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|title|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|clear_screen|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|lose|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|win|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|Menu|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|pika_damage|d_control|ALT_INV_done_decrement~q\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|meowth_damage|d_control|ALT_INV_done_decrement~q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|meowth_damage|d_calc|ALT_INV_game_over~q\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_game_over~q\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \control|ALT_INV_presentstate.re_draw_pikachu_va~q\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \control|ALT_INV_presentstate.draw_pikachu~q\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|ALT_INV_out_y\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \data|trainer|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|meowth_HP|testCount|ALT_INV_out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \control|ALT_INV_presentstate.draw_pikachu_qa~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.re_draw_pikachu_tb~q\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \data|team_menu|testCount|ALT_INV_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \data|attack_two|S_tb|testCount|ALT_INV_out\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|M_tb|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|pikachu_HP|testCount|ALT_INV_out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|Menu|testCount|ALT_INV_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|team_rocket|testCount|ALT_INV_out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|lose|testCount|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \data|win|testCount|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|testCount|ALT_INV_out\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \data|title|testCount|ALT_INV_out\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|enemy_attack|add_x|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|attack_one|add_x|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_three|add_x|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|trainer|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|ALT_INV_rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|pikachu_HP|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|team_rocket|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|pikachu_HP|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|Menu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|team_menu|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|S_tb|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|M_tb|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_hp_pikachu~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_team_rocket~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_hp_meowth~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_trainer~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_menu~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_meowth_qa~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_meowth~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_meowth_va~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.erase_HP_meowth~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.white_out~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_title~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.erase_HP_pikachu~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.erase_pikachu_va~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.erase_tb~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.win_screen~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_tb_1~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.lose_screen~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_tb_3~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_tb_2~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_pikachu_tb~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_pikachu_va~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_p_va~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_va_2~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.idle_va_1~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.done_va~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_hurt_meowth_va~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.draw_team~q\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a21~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a18~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a15~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a12~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a9~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a24~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a27~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a22~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a19~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a16~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a13~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a10~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a25~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a28~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a23~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a20~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a17~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a14~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a11~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a26~portbdataout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \data|attack_two|done|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|ALT_INV_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \data|pika_damage|DMG|DMG|ALT_INV_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \data|attack_three|animate|done_fifteen|ALT_INV_counter[2]~1_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr43~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Add0~3_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \data|win|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|lose|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|title|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector41~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector41~1_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|ALT_INV_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|enemy_attack|done|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|ALT_INV_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|enemy_attack|done|ALT_INV_counter[0]~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_DMG_dealt\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr52~combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|lose|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|win|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|team_rocket|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|pika_damage|white|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|white|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|title|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector41~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|white|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_done~combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|ALT_INV_done~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_two|done|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|done|ALT_INV_counter\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector33~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|animate|done_fifteen|ALT_INV_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|attack_three|draw_t_pika|ALT_INV_done~combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|attack_one|draw_pika|ALT_INV_done~combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|done_vt_c|ALT_INV_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \data|enemy_attack|draw_meowth|ALT_INV_done~combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_always0~1_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \data|team_menu|testCountX_Y|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~16_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~15_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~14_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~13_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~12_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~11_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~10_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~9_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~8_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~16_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~15_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~14_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~13_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux4~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux4~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux4~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux5~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux5~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux5~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux6~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux6~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux6~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux7~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux7~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux7~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux8~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux8~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux8~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux8~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~25_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~24_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr56~combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~23_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~22_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~21_combout\ : std_logic;
SIGNAL \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n1_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~20_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~19_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~18_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~17_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~16_combout\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|colour|ALT_INV_Mux0~15_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~14_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~13_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~12_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~11_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~10_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~9_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~8_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~7_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data|colour|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \data|colour|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \data|colour|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \control|ALT_INV_WideOr59~combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr59~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr59~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr59~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr59~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr58~combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr57~combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~5_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~4_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.calculate_dmg_m~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.m_qa~q\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.p_qa~q\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.reset_state~q\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.decrement_HP_pos~q\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.decrement_HP_pos_m~q\ : std_logic;
SIGNAL \VGA|ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \data|attack_two|y|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~9_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~8_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~7_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~6_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~6_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~4_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~3_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr58~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~1_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr62~combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr62~3_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr63~combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr63~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr63~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr58~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr61~combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr57~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr62~2_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr60~combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr60~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr62~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr62~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_presentstate.p_vt~q\ : std_logic;
SIGNAL \control|ALT_INV_WideOr52~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|HP|ALT_INV_current_HP\ : std_logic_vector(8 DOWNTO 1);
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|ALT_INV_rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|attack_one|p_qa|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_three|p_qa|ALT_INV_out_x\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|attack_one|animate|sixty_hz|ALT_INV_rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \data|pika_damage|d_calc|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\ : std_logic_vector(8 DOWNTO 1);
SIGNAL \data|pika_damage|HP|ALT_INV_current_HP\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[8]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|done|ALT_INV_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|done|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_one|done|ALT_INV_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pikachu_HP|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[8]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_out_x[5]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_out_x[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_out_x[3]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_out_x[2]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_HP|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|Menu|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_out_x[0]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|title|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_out_y[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_out_x[6]~DUPLICATE_q\ : std_logic;
SIGNAL \data|trainer|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \data|clear_screen|ALT_INV_out_x[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \control|ALT_INV_enable_p_vt~combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_draw_pika_vt~combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_animate_vt~combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_draw_hurt_meowth~combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_lose_scrn~combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_win_scrn~combout\ : std_logic;
SIGNAL \control|ALT_INV_choose_vt~combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~7_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~6_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux2~5_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~12_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~11_combout\ : std_logic;
SIGNAL \data|x|ALT_INV_Mux1~10_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr62~4_combout\ : std_logic;
SIGNAL \control|ALT_INV_WideOr63~2_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux4~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux5~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux6~5_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~7_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~6_combout\ : std_logic;
SIGNAL \data|y|ALT_INV_Mux7~5_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|ALT_INV_goRight~0_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|ALT_INV_goRight~0_combout\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|ALT_INV_goLeft~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|p_qa_control|ALT_INV_goRight~q\ : std_logic;
SIGNAL \data|attack_three|p_qa_control|ALT_INV_goRight~q\ : std_logic;
SIGNAL \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_draw_pika_vt~0_combout\ : std_logic;
SIGNAL \control|ALT_INV_enable_animate_vt~0_combout\ : std_logic;
SIGNAL \data|lose|testCount|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \data|lose|testCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|lose|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|win|testCount|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \data|win|testCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|win|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_three|draw_t_pika|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|title|testCount|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \data|title|testCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|title|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|team_menu|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|S_tb|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|L_tb|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|M_tb|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_two|tb_pika|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|pikachu_HP|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|Menu|testCount|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|Menu|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|Menu|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|draw_meowth|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|team_rocket|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|team_rocket|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|trainer|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|trainer|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|meowth_HP|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|draw_pika|testCount|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \control|ALT_INV_Selector10~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|ALT_INV_Add0~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|ALT_INV_Add0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|done|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_done_decrement~3_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_done_decrement~2_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_done_decrement~1_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_done_decrement~0_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \data|pika_damage|d_control|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_done_decrement~3_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_done_decrement~2_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_done_decrement~1_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_done_decrement~0_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~8_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~7_combout\ : std_logic;
SIGNAL \data|meowth_damage|d_control|ALT_INV_LessThan0~6_combout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA|VideoMemory|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \data|colour|Mux0~26_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\data|colour|Mux0~26_combout\ & \data|colour|Mux1~17_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & \data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & 
\VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a29\ <= \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \data|colour|Mux1~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \data|colour|Mux2~17_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & \data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & 
\VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \data|colour|Mux2~17_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~41_sumout\ & \VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & 
\VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \data|x|Mux3~6_combout\ & \data|x|Mux4~6_combout\ & \data|x|Mux5~6_combout\ & \data|x|Mux6~6_combout\ & 
\data|x|Mux7~6_combout\ & \data|x|Mux8~6_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~41_sumout\ & \VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & 
\VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter[5]~DUPLICATE_q\ & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2) & \VGA|controller|xCounter[1]~DUPLICATE_q\);

\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus\(0);

\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|meowth_HP|testCount|out\(12) & \data|meowth_HP|testCount|out\(11) & \data|meowth_HP|testCount|out\(10) & \data|meowth_HP|testCount|out[9]~DUPLICATE_q\ & 
\data|meowth_HP|testCount|out\(8) & \data|meowth_HP|testCount|out[7]~DUPLICATE_q\ & \data|meowth_HP|testCount|out\(6) & \data|meowth_HP|testCount|out\(5) & \data|meowth_HP|testCount|out[4]~DUPLICATE_q\ & \data|meowth_HP|testCount|out\(3) & 
\data|meowth_HP|testCount|out\(2) & \data|meowth_HP|testCount|out\(1) & \data|meowth_HP|testCount|out\(0));

\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(2) <= \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|team_rocket|testCount|out\(12) & \data|team_rocket|testCount|out\(11) & \data|team_rocket|testCount|out\(10) & \data|team_rocket|testCount|out\(9)
& \data|team_rocket|testCount|out\(8) & \data|team_rocket|testCount|out\(7) & \data|team_rocket|testCount|out\(6) & \data|team_rocket|testCount|out\(5) & \data|team_rocket|testCount|out\(4) & \data|team_rocket|testCount|out\(3) & 
\data|team_rocket|testCount|out\(2) & \data|team_rocket|testCount|out\(1) & \data|team_rocket|testCount|out\(0));

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(2) <= \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\data|Menu|testCount|out\(12) & \data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(10) & \data|Menu|testCount|out\(9) & \data|Menu|testCount|out\(8) & 
\data|Menu|testCount|out[7]~DUPLICATE_q\ & \data|Menu|testCount|out\(6) & \data|Menu|testCount|out\(5) & \data|Menu|testCount|out\(4) & \data|Menu|testCount|out\(3) & \data|Menu|testCount|out\(2) & \data|Menu|testCount|out\(1) & 
\data|Menu|testCount|out\(0));

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|Menu|testCount|out\(12) & \data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(10) & \data|Menu|testCount|out\(9) & \data|Menu|testCount|out\(8) & 
\data|Menu|testCount|out[7]~DUPLICATE_q\ & \data|Menu|testCount|out\(6) & \data|Menu|testCount|out\(5) & \data|Menu|testCount|out\(4) & \data|Menu|testCount|out\(3) & \data|Menu|testCount|out\(2) & \data|Menu|testCount|out\(1) & 
\data|Menu|testCount|out\(0));

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|pikachu_HP|testCount|out\(12) & \data|pikachu_HP|testCount|out\(11) & \data|pikachu_HP|testCount|out\(10) & \data|pikachu_HP|testCount|out\(9) & 
\data|pikachu_HP|testCount|out\(8) & \data|pikachu_HP|testCount|out\(7) & \data|pikachu_HP|testCount|out\(6) & \data|pikachu_HP|testCount|out\(5) & \data|pikachu_HP|testCount|out\(4) & \data|pikachu_HP|testCount|out\(3) & 
\data|pikachu_HP|testCount|out\(2) & \data|pikachu_HP|testCount|out\(1) & \data|pikachu_HP|testCount|out\(0));

\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(2) <= \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|team_menu|testCount|out\(12) & \data|team_menu|testCount|out\(11) & \data|team_menu|testCount|out\(10) & \data|team_menu|testCount|out\(9) & 
\data|team_menu|testCount|out\(8) & \data|team_menu|testCount|out\(7) & \data|team_menu|testCount|out\(6) & \data|team_menu|testCount|out\(5) & \data|team_menu|testCount|out\(4) & \data|team_menu|testCount|out\(3) & 
\data|team_menu|testCount|out\(2) & \data|team_menu|testCount|out[1]~DUPLICATE_q\ & \data|team_menu|testCount|out\(0));

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\data|team_menu|testCount|out\(12) & \data|team_menu|testCount|out\(11) & \data|team_menu|testCount|out\(10) & \data|team_menu|testCount|out\(9) & 
\data|team_menu|testCount|out\(8) & \data|team_menu|testCount|out\(7) & \data|team_menu|testCount|out\(6) & \data|team_menu|testCount|out\(5) & \data|team_menu|testCount|out\(4) & \data|team_menu|testCount|out\(3) & 
\data|team_menu|testCount|out\(2) & \data|team_menu|testCount|out[1]~DUPLICATE_q\ & \data|team_menu|testCount|out\(0));

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|attack_three|draw_hurt_meowth|testCount|out\(12) & \data|attack_three|draw_hurt_meowth|testCount|out\(11) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(10) & \data|attack_three|draw_hurt_meowth|testCount|out\(9) & \data|attack_three|draw_hurt_meowth|testCount|out\(8) & \data|attack_three|draw_hurt_meowth|testCount|out\(7) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(6) & \data|attack_three|draw_hurt_meowth|testCount|out\(5) & \data|attack_three|draw_hurt_meowth|testCount|out\(4) & \data|attack_three|draw_hurt_meowth|testCount|out\(3) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(2) & \data|attack_three|draw_hurt_meowth|testCount|out\(1) & \data|attack_three|draw_hurt_meowth|testCount|out\(0));

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|attack_one|draw_pika|testCount|out\(11) & \data|attack_one|draw_pika|testCount|out\(10) & \data|attack_one|draw_pika|testCount|out\(9) & 
\data|attack_one|draw_pika|testCount|out\(8) & \data|attack_one|draw_pika|testCount|out\(7) & \data|attack_one|draw_pika|testCount|out\(6) & \data|attack_one|draw_pika|testCount|out\(5) & \data|attack_one|draw_pika|testCount|out\(4) & 
\data|attack_one|draw_pika|testCount|out\(3) & \data|attack_one|draw_pika|testCount|out\(2) & \data|attack_one|draw_pika|testCount|out\(1) & \data|attack_one|draw_pika|testCount|out\(0));

\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|meowth_HP|testCount|out\(12) & \data|meowth_HP|testCount|out\(11) & \data|meowth_HP|testCount|out\(10) & \data|meowth_HP|testCount|out\(9) & 
\data|meowth_HP|testCount|out\(8) & \data|meowth_HP|testCount|out\(7) & \data|meowth_HP|testCount|out\(6) & \data|meowth_HP|testCount|out\(5) & \data|meowth_HP|testCount|out\(4) & \data|meowth_HP|testCount|out\(3) & 
\data|meowth_HP|testCount|out\(2) & \data|meowth_HP|testCount|out\(1) & \data|meowth_HP|testCount|out\(0));

\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(1) <= \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|trainer|testCount|out\(11) & \data|trainer|testCount|out\(10) & \data|trainer|testCount|out\(9) & \data|trainer|testCount|out\(8) & 
\data|trainer|testCount|out\(7) & \data|trainer|testCount|out\(6) & \data|trainer|testCount|out\(5) & \data|trainer|testCount|out\(4) & \data|trainer|testCount|out\(3) & \data|trainer|testCount|out\(2) & \data|trainer|testCount|out\(1) & 
\data|trainer|testCount|out\(0));

\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(1) <= \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(2) <= \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|team_rocket|testCount|out\(12) & \data|team_rocket|testCount|out\(11) & \data|team_rocket|testCount|out\(10) & \data|team_rocket|testCount|out\(9)
& \data|team_rocket|testCount|out\(8) & \data|team_rocket|testCount|out\(7) & \data|team_rocket|testCount|out\(6) & \data|team_rocket|testCount|out\(5) & \data|team_rocket|testCount|out\(4) & \data|team_rocket|testCount|out\(3) & 
\data|team_rocket|testCount|out\(2) & \data|team_rocket|testCount|out\(1) & \data|team_rocket|testCount|out\(0));

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(1) <= \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|enemy_attack|draw_meowth|testCount|out\(11) & \data|enemy_attack|draw_meowth|testCount|out\(10) & 
\data|enemy_attack|draw_meowth|testCount|out\(9) & \data|enemy_attack|draw_meowth|testCount|out\(8) & \data|enemy_attack|draw_meowth|testCount|out\(7) & \data|enemy_attack|draw_meowth|testCount|out\(6) & 
\data|enemy_attack|draw_meowth|testCount|out\(5) & \data|enemy_attack|draw_meowth|testCount|out\(4) & \data|enemy_attack|draw_meowth|testCount|out\(3) & \data|enemy_attack|draw_meowth|testCount|out\(2) & 
\data|enemy_attack|draw_meowth|testCount|out\(1) & \data|enemy_attack|draw_meowth|testCount|out\(0));

\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(1) <= \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(2) <= \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\data|Menu|testCount|out\(12) & \data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(10) & \data|Menu|testCount|out\(9) & \data|Menu|testCount|out\(8) & 
\data|Menu|testCount|out[7]~DUPLICATE_q\ & \data|Menu|testCount|out\(6) & \data|Menu|testCount|out\(5) & \data|Menu|testCount|out\(4) & \data|Menu|testCount|out\(3) & \data|Menu|testCount|out\(2) & \data|Menu|testCount|out\(1) & 
\data|Menu|testCount|out\(0));

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|Menu|testCount|out\(12) & \data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(10) & \data|Menu|testCount|out\(9) & \data|Menu|testCount|out\(8) & 
\data|Menu|testCount|out[7]~DUPLICATE_q\ & \data|Menu|testCount|out\(6) & \data|Menu|testCount|out\(5) & \data|Menu|testCount|out\(4) & \data|Menu|testCount|out\(3) & \data|Menu|testCount|out\(2) & \data|Menu|testCount|out\(1) & 
\data|Menu|testCount|out\(0));

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|pikachu_HP|testCount|out\(12) & \data|pikachu_HP|testCount|out\(11) & \data|pikachu_HP|testCount|out\(10) & \data|pikachu_HP|testCount|out\(9) & 
\data|pikachu_HP|testCount|out\(8) & \data|pikachu_HP|testCount|out\(7) & \data|pikachu_HP|testCount|out\(6) & \data|pikachu_HP|testCount|out\(5) & \data|pikachu_HP|testCount|out\(4) & \data|pikachu_HP|testCount|out\(3) & 
\data|pikachu_HP|testCount|out\(2) & \data|pikachu_HP|testCount|out\(1) & \data|pikachu_HP|testCount|out\(0));

\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(1) <= \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|attack_two|tb_pika|testCount|out\(11) & \data|attack_two|tb_pika|testCount|out\(10) & \data|attack_two|tb_pika|testCount|out\(9) & 
\data|attack_two|tb_pika|testCount|out\(8) & \data|attack_two|tb_pika|testCount|out\(7) & \data|attack_two|tb_pika|testCount|out\(6) & \data|attack_two|tb_pika|testCount|out\(5) & \data|attack_two|tb_pika|testCount|out\(4) & 
\data|attack_two|tb_pika|testCount|out\(3) & \data|attack_two|tb_pika|testCount|out\(2) & \data|attack_two|tb_pika|testCount|out\(1) & \data|attack_two|tb_pika|testCount|out\(0));

\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|attack_two|M_tb|testCount|out\(11) & \data|attack_two|M_tb|testCount|out\(10) & \data|attack_two|M_tb|testCount|out\(9) & 
\data|attack_two|M_tb|testCount|out\(8) & \data|attack_two|M_tb|testCount|out\(7) & \data|attack_two|M_tb|testCount|out[6]~DUPLICATE_q\ & \data|attack_two|M_tb|testCount|out\(5) & \data|attack_two|M_tb|testCount|out\(4) & 
\data|attack_two|M_tb|testCount|out\(3) & \data|attack_two|M_tb|testCount|out\(2) & \data|attack_two|M_tb|testCount|out\(1) & \data|attack_two|M_tb|testCount|out\(0));

\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|attack_two|L_tb|testCount|out[11]~DUPLICATE_q\ & \data|attack_two|L_tb|testCount|out\(10) & \data|attack_two|L_tb|testCount|out\(9) & 
\data|attack_two|L_tb|testCount|out\(8) & \data|attack_two|L_tb|testCount|out\(7) & \data|attack_two|L_tb|testCount|out\(6) & \data|attack_two|L_tb|testCount|out\(5) & \data|attack_two|L_tb|testCount|out\(4) & 
\data|attack_two|L_tb|testCount|out\(3) & \data|attack_two|L_tb|testCount|out\(2) & \data|attack_two|L_tb|testCount|out\(1) & \data|attack_two|L_tb|testCount|out\(0));

\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|team_menu|testCount|out\(12) & \data|team_menu|testCount|out\(11) & \data|team_menu|testCount|out\(10) & \data|team_menu|testCount|out\(9) & 
\data|team_menu|testCount|out\(8) & \data|team_menu|testCount|out\(7) & \data|team_menu|testCount|out\(6) & \data|team_menu|testCount|out\(5) & \data|team_menu|testCount|out\(4) & \data|team_menu|testCount|out\(3) & 
\data|team_menu|testCount|out\(2) & \data|team_menu|testCount|out[1]~DUPLICATE_q\ & \data|team_menu|testCount|out\(0));

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\data|team_menu|testCount|out\(12) & \data|team_menu|testCount|out\(11) & \data|team_menu|testCount|out\(10) & \data|team_menu|testCount|out\(9) & 
\data|team_menu|testCount|out\(8) & \data|team_menu|testCount|out\(7) & \data|team_menu|testCount|out\(6) & \data|team_menu|testCount|out\(5) & \data|team_menu|testCount|out\(4) & \data|team_menu|testCount|out\(3) & 
\data|team_menu|testCount|out\(2) & \data|team_menu|testCount|out[1]~DUPLICATE_q\ & \data|team_menu|testCount|out\(0));

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8) & \data|title|testCount|out\(7)
& \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & \data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\data|title|title|altsyncram_component|auto_generated|ram_block1a29\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|attack_three|draw_t_pika|testCount|out\(11) & \data|attack_three|draw_t_pika|testCount|out\(10) & 
\data|attack_three|draw_t_pika|testCount|out\(9) & \data|attack_three|draw_t_pika|testCount|out\(8) & \data|attack_three|draw_t_pika|testCount|out\(7) & \data|attack_three|draw_t_pika|testCount|out\(6) & 
\data|attack_three|draw_t_pika|testCount|out\(5) & \data|attack_three|draw_t_pika|testCount|out\(4) & \data|attack_three|draw_t_pika|testCount|out\(3) & \data|attack_three|draw_t_pika|testCount|out\(2) & 
\data|attack_three|draw_t_pika|testCount|out\(1) & \data|attack_three|draw_t_pika|testCount|out\(0));

\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|attack_three|draw_hurt_meowth|testCount|out\(12) & \data|attack_three|draw_hurt_meowth|testCount|out\(11) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(10) & \data|attack_three|draw_hurt_meowth|testCount|out\(9) & \data|attack_three|draw_hurt_meowth|testCount|out\(8) & \data|attack_three|draw_hurt_meowth|testCount|out\(7) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(6) & \data|attack_three|draw_hurt_meowth|testCount|out\(5) & \data|attack_three|draw_hurt_meowth|testCount|out\(4) & \data|attack_three|draw_hurt_meowth|testCount|out\(3) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(2) & \data|attack_three|draw_hurt_meowth|testCount|out\(1) & \data|attack_three|draw_hurt_meowth|testCount|out\(0));

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & \data|lose|testCount|out\(7) & 
\data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & \data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a29\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & \data|win|testCount|out\(7) & 
\data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\data|win|win|altsyncram_component|auto_generated|ram_block1a29\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_one|draw_pika|testCount|out\(11) & \data|attack_one|draw_pika|testCount|out\(10) & \data|attack_one|draw_pika|testCount|out\(9) & 
\data|attack_one|draw_pika|testCount|out\(8) & \data|attack_one|draw_pika|testCount|out\(7) & \data|attack_one|draw_pika|testCount|out\(6) & \data|attack_one|draw_pika|testCount|out\(5) & \data|attack_one|draw_pika|testCount|out\(4) & 
\data|attack_one|draw_pika|testCount|out\(3) & \data|attack_one|draw_pika|testCount|out\(2) & \data|attack_one|draw_pika|testCount|out\(1) & \data|attack_one|draw_pika|testCount|out\(0));

\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|meowth_HP|testCount|out\(12) & \data|meowth_HP|testCount|out\(11) & \data|meowth_HP|testCount|out\(10) & \data|meowth_HP|testCount|out[9]~DUPLICATE_q\ & 
\data|meowth_HP|testCount|out\(8) & \data|meowth_HP|testCount|out[7]~DUPLICATE_q\ & \data|meowth_HP|testCount|out\(6) & \data|meowth_HP|testCount|out\(5) & \data|meowth_HP|testCount|out[4]~DUPLICATE_q\ & \data|meowth_HP|testCount|out\(3) & 
\data|meowth_HP|testCount|out\(2) & \data|meowth_HP|testCount|out\(1) & \data|meowth_HP|testCount|out\(0));

\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(0) <= \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|trainer|testCount|out\(11) & \data|trainer|testCount|out\(10) & \data|trainer|testCount|out\(9) & \data|trainer|testCount|out\(8) & 
\data|trainer|testCount|out\(7) & \data|trainer|testCount|out\(6) & \data|trainer|testCount|out\(5) & \data|trainer|testCount|out\(4) & \data|trainer|testCount|out\(3) & \data|trainer|testCount|out\(2) & \data|trainer|testCount|out\(1) & 
\data|trainer|testCount|out\(0));

\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(0) <= \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|team_rocket|testCount|out\(12) & \data|team_rocket|testCount|out\(11) & \data|team_rocket|testCount|out\(10) & \data|team_rocket|testCount|out\(9)
& \data|team_rocket|testCount|out\(8) & \data|team_rocket|testCount|out\(7) & \data|team_rocket|testCount|out\(6) & \data|team_rocket|testCount|out\(5) & \data|team_rocket|testCount|out\(4) & \data|team_rocket|testCount|out\(3) & 
\data|team_rocket|testCount|out\(2) & \data|team_rocket|testCount|out\(1) & \data|team_rocket|testCount|out\(0));

\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(0) <= \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|enemy_attack|draw_meowth|testCount|out\(11) & \data|enemy_attack|draw_meowth|testCount|out\(10) & 
\data|enemy_attack|draw_meowth|testCount|out\(9) & \data|enemy_attack|draw_meowth|testCount|out\(8) & \data|enemy_attack|draw_meowth|testCount|out\(7) & \data|enemy_attack|draw_meowth|testCount|out\(6) & 
\data|enemy_attack|draw_meowth|testCount|out\(5) & \data|enemy_attack|draw_meowth|testCount|out\(4) & \data|enemy_attack|draw_meowth|testCount|out\(3) & \data|enemy_attack|draw_meowth|testCount|out\(2) & 
\data|enemy_attack|draw_meowth|testCount|out\(1) & \data|enemy_attack|draw_meowth|testCount|out\(0));

\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(0) <= \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\data|Menu|testCount|out\(12) & \data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(10) & \data|Menu|testCount|out\(9) & \data|Menu|testCount|out\(8) & 
\data|Menu|testCount|out[7]~DUPLICATE_q\ & \data|Menu|testCount|out\(6) & \data|Menu|testCount|out\(5) & \data|Menu|testCount|out\(4) & \data|Menu|testCount|out\(3) & \data|Menu|testCount|out\(2) & \data|Menu|testCount|out\(1) & 
\data|Menu|testCount|out\(0));

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|Menu|testCount|out\(12) & \data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(10) & \data|Menu|testCount|out\(9) & \data|Menu|testCount|out\(8) & 
\data|Menu|testCount|out[7]~DUPLICATE_q\ & \data|Menu|testCount|out\(6) & \data|Menu|testCount|out\(5) & \data|Menu|testCount|out\(4) & \data|Menu|testCount|out\(3) & \data|Menu|testCount|out\(2) & \data|Menu|testCount|out\(1) & 
\data|Menu|testCount|out\(0));

\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|pikachu_HP|testCount|out\(12) & \data|pikachu_HP|testCount|out\(11) & \data|pikachu_HP|testCount|out\(10) & \data|pikachu_HP|testCount|out\(9) & 
\data|pikachu_HP|testCount|out\(8) & \data|pikachu_HP|testCount|out\(7) & \data|pikachu_HP|testCount|out\(6) & \data|pikachu_HP|testCount|out\(5) & \data|pikachu_HP|testCount|out\(4) & \data|pikachu_HP|testCount|out\(3) & 
\data|pikachu_HP|testCount|out\(2) & \data|pikachu_HP|testCount|out\(1) & \data|pikachu_HP|testCount|out\(0));

\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(0) <= \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_two|tb_pika|testCount|out\(11) & \data|attack_two|tb_pika|testCount|out\(10) & \data|attack_two|tb_pika|testCount|out\(9) & 
\data|attack_two|tb_pika|testCount|out\(8) & \data|attack_two|tb_pika|testCount|out\(7) & \data|attack_two|tb_pika|testCount|out\(6) & \data|attack_two|tb_pika|testCount|out\(5) & \data|attack_two|tb_pika|testCount|out\(4) & 
\data|attack_two|tb_pika|testCount|out\(3) & \data|attack_two|tb_pika|testCount|out\(2) & \data|attack_two|tb_pika|testCount|out\(1) & \data|attack_two|tb_pika|testCount|out\(0));

\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_two|M_tb|testCount|out\(11) & \data|attack_two|M_tb|testCount|out\(10) & \data|attack_two|M_tb|testCount|out\(9) & 
\data|attack_two|M_tb|testCount|out\(8) & \data|attack_two|M_tb|testCount|out\(7) & \data|attack_two|M_tb|testCount|out[6]~DUPLICATE_q\ & \data|attack_two|M_tb|testCount|out\(5) & \data|attack_two|M_tb|testCount|out\(4) & 
\data|attack_two|M_tb|testCount|out\(3) & \data|attack_two|M_tb|testCount|out\(2) & \data|attack_two|M_tb|testCount|out\(1) & \data|attack_two|M_tb|testCount|out\(0));

\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_two|L_tb|testCount|out[11]~DUPLICATE_q\ & \data|attack_two|L_tb|testCount|out\(10) & \data|attack_two|L_tb|testCount|out\(9) & 
\data|attack_two|L_tb|testCount|out\(8) & \data|attack_two|L_tb|testCount|out\(7) & \data|attack_two|L_tb|testCount|out\(6) & \data|attack_two|L_tb|testCount|out\(5) & \data|attack_two|L_tb|testCount|out\(4) & 
\data|attack_two|L_tb|testCount|out\(3) & \data|attack_two|L_tb|testCount|out\(2) & \data|attack_two|L_tb|testCount|out\(1) & \data|attack_two|L_tb|testCount|out\(0));

\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_two|S_tb|testCount|out\(9) & \data|attack_two|S_tb|testCount|out\(8) & \data|attack_two|S_tb|testCount|out\(7) & 
\data|attack_two|S_tb|testCount|out\(6) & \data|attack_two|S_tb|testCount|out\(5) & \data|attack_two|S_tb|testCount|out\(4) & \data|attack_two|S_tb|testCount|out\(3) & \data|attack_two|S_tb|testCount|out\(2) & 
\data|attack_two|S_tb|testCount|out[1]~DUPLICATE_q\ & \data|attack_two|S_tb|testCount|out\(0));

\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(1) <= \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(2) <= \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|team_menu|testCount|out\(12) & \data|team_menu|testCount|out\(11) & \data|team_menu|testCount|out\(10) & \data|team_menu|testCount|out\(9) & 
\data|team_menu|testCount|out\(8) & \data|team_menu|testCount|out\(7) & \data|team_menu|testCount|out\(6) & \data|team_menu|testCount|out\(5) & \data|team_menu|testCount|out\(4) & \data|team_menu|testCount|out\(3) & 
\data|team_menu|testCount|out\(2) & \data|team_menu|testCount|out[1]~DUPLICATE_q\ & \data|team_menu|testCount|out\(0));

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\data|team_menu|testCount|out\(12) & \data|team_menu|testCount|out\(11) & \data|team_menu|testCount|out\(10) & \data|team_menu|testCount|out\(9) & 
\data|team_menu|testCount|out\(8) & \data|team_menu|testCount|out\(7) & \data|team_menu|testCount|out\(6) & \data|team_menu|testCount|out\(5) & \data|team_menu|testCount|out\(4) & \data|team_menu|testCount|out\(3) & 
\data|team_menu|testCount|out\(2) & \data|team_menu|testCount|out[1]~DUPLICATE_q\ & \data|team_menu|testCount|out\(0));

\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8) & \data|title|testCount|out\(7)
& \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & \data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\data|title|testCount|out\(12) & \data|title|testCount|out\(11) & \data|title|testCount|out\(10) & \data|title|testCount|out\(9) & \data|title|testCount|out\(8)
& \data|title|testCount|out\(7) & \data|title|testCount|out\(6) & \data|title|testCount|out\(5) & \data|title|testCount|out\(4) & \data|title|testCount|out\(3) & \data|title|testCount|out\(2) & \data|title|testCount|out\(1) & 
\data|title|testCount|out\(0));

\data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_three|draw_t_pika|testCount|out\(11) & \data|attack_three|draw_t_pika|testCount|out\(10) & 
\data|attack_three|draw_t_pika|testCount|out\(9) & \data|attack_three|draw_t_pika|testCount|out\(8) & \data|attack_three|draw_t_pika|testCount|out\(7) & \data|attack_three|draw_t_pika|testCount|out\(6) & 
\data|attack_three|draw_t_pika|testCount|out\(5) & \data|attack_three|draw_t_pika|testCount|out\(4) & \data|attack_three|draw_t_pika|testCount|out\(3) & \data|attack_three|draw_t_pika|testCount|out\(2) & 
\data|attack_three|draw_t_pika|testCount|out\(1) & \data|attack_three|draw_t_pika|testCount|out\(0));

\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|attack_three|draw_hurt_meowth|testCount|out\(12) & \data|attack_three|draw_hurt_meowth|testCount|out\(11) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(10) & \data|attack_three|draw_hurt_meowth|testCount|out\(9) & \data|attack_three|draw_hurt_meowth|testCount|out\(8) & \data|attack_three|draw_hurt_meowth|testCount|out\(7) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(6) & \data|attack_three|draw_hurt_meowth|testCount|out\(5) & \data|attack_three|draw_hurt_meowth|testCount|out\(4) & \data|attack_three|draw_hurt_meowth|testCount|out\(3) & 
\data|attack_three|draw_hurt_meowth|testCount|out\(2) & \data|attack_three|draw_hurt_meowth|testCount|out\(1) & \data|attack_three|draw_hurt_meowth|testCount|out\(0));

\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(0) <= \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & \data|lose|testCount|out\(7) & 
\data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & \data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\data|lose|testCount|out\(12) & \data|lose|testCount|out\(11) & \data|lose|testCount|out\(10) & \data|lose|testCount|out\(9) & \data|lose|testCount|out\(8) & 
\data|lose|testCount|out\(7) & \data|lose|testCount|out\(6) & \data|lose|testCount|out\(5) & \data|lose|testCount|out\(4) & \data|lose|testCount|out\(3) & \data|lose|testCount|out\(2) & \data|lose|testCount|out\(1) & 
\data|lose|testCount|out\(0));

\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & \data|win|testCount|out\(7) & 
\data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \~GND~combout\;

\data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\data|win|testCount|out\(12) & \data|win|testCount|out\(11) & \data|win|testCount|out\(10) & \data|win|testCount|out\(9) & \data|win|testCount|out\(8) & 
\data|win|testCount|out\(7) & \data|win|testCount|out\(6) & \data|win|testCount|out\(5) & \data|win|testCount|out\(4) & \data|win|testCount|out\(3) & \data|win|testCount|out\(2) & \data|win|testCount|out\(1) & \data|win|testCount|out\(0));

\data|win|win|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\data|attack_one|draw_pika|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_one|draw_pika|Add0~13_sumout\;
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|team_rocket|testCountX_Y|out_x\(0);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(0);
\data|pika_damage|d_control|ALT_INV_out_x\(0) <= NOT \data|pika_damage|d_control|out_x\(0);
\data|trainer|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|trainer|testCountX_Y|out_x\(0);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~13_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~13_sumout\;
\data|Menu|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|Menu|testCountX_Y|out_x\(0);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|team_menu|testCountX_Y|out_x\(0);
\data|meowth_damage|d_control|ALT_INV_out_x\(0) <= NOT \data|meowth_damage|d_control|out_x\(0);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0);
\data|attack_three|draw_t_pika|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~13_sumout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(0);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(0);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(0);
\data|attack_two|tb_pika|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_two|tb_pika|Add0~13_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|title|testCountX_Y|out_x\(0);
\data|clear_screen|ALT_INV_out_x\(0) <= NOT \data|clear_screen|out_x\(0);
\data|lose|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|lose|testCountX_Y|out_x\(0);
\data|win|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|win|testCountX_Y|out_x\(0);
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(2);
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(2);
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(2);
\control|ALT_INV_presentstate.erase_meowth_qa~q\ <= NOT \control|presentstate.erase_meowth_qa~q\;
\control|ALT_INV_presentstate.erase_pikachu_qa~q\ <= NOT \control|presentstate.erase_pikachu_qa~q\;
\data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(2);
\VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\ <= NOT \VGA|controller|controller_translator|Add1~13_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\ <= NOT \VGA|controller|controller_translator|Add1~9_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\control|ALT_INV_presentstate.idle~q\ <= NOT \control|presentstate.idle~q\;
\control|ALT_INV_presentstate.calculate_dmg~q\ <= NOT \control|presentstate.calculate_dmg~q\;
\control|ALT_INV_presentstate.update_HP~q\ <= NOT \control|presentstate.update_HP~q\;
\control|ALT_INV_presentstate.battle_idle~q\ <= NOT \control|presentstate.battle_idle~q\;
\control|ALT_INV_presentstate.idle_p_qa~q\ <= NOT \control|presentstate.idle_p_qa~q\;
\control|ALT_INV_presentstate.idle_m_qa~q\ <= NOT \control|presentstate.idle_m_qa~q\;
\control|ALT_INV_presentstate.idle_tb_4~q\ <= NOT \control|presentstate.idle_tb_4~q\;
\control|ALT_INV_presentstate.idle_tb_3~q\ <= NOT \control|presentstate.idle_tb_3~q\;
\control|ALT_INV_presentstate.idle_tb_2~q\ <= NOT \control|presentstate.idle_tb_2~q\;
\control|ALT_INV_presentstate.idle_tb_1~q\ <= NOT \control|presentstate.idle_tb_1~q\;
\control|ALT_INV_presentstate.idle_tb_0~q\ <= NOT \control|presentstate.idle_tb_0~q\;
\control|ALT_INV_presentstate.update_HP_m~q\ <= NOT \control|presentstate.update_HP_m~q\;
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|meowth_HP|testCountX_Y|out_y\(6);
\data|attack_one|draw_pika|ALT_INV_Add1~13_sumout\ <= NOT \data|attack_one|draw_pika|Add1~13_sumout\;
\data|team_rocket|ALT_INV_Add1~13_sumout\ <= NOT \data|team_rocket|Add1~13_sumout\;
\data|pikachu_HP|ALT_INV_Add1~13_sumout\ <= NOT \data|pikachu_HP|Add1~13_sumout\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(6);
\data|trainer|ALT_INV_Add1~13_sumout\ <= NOT \data|trainer|Add1~13_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~13_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~13_sumout\;
\data|Menu|ALT_INV_Add1~13_sumout\ <= NOT \data|Menu|Add1~13_sumout\;
\data|team_menu|ALT_INV_Add1~13_sumout\ <= NOT \data|team_menu|Add1~13_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~13_sumout\ <= NOT \data|meowth_damage|white|Add1~13_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~13_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~13_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~13_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~13_sumout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(6);
\data|attack_two|tb_pika|ALT_INV_Add1~13_sumout\ <= NOT \data|attack_two|tb_pika|Add1~13_sumout\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(6);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(6);
\data|title|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|title|testCountX_Y|out_y\(6);
\data|clear_screen|ALT_INV_out_y\(6) <= NOT \data|clear_screen|out_y\(6);
\data|lose|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|lose|testCountX_Y|out_y\(6);
\data|win|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|win|testCountX_Y|out_y\(6);
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|meowth_HP|testCountX_Y|out_y\(7);
\data|attack_one|draw_pika|ALT_INV_Add1~9_sumout\ <= NOT \data|attack_one|draw_pika|Add1~9_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_two|L_tb|Add0~25_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_two|M_tb|Add0~25_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~33_sumout\ <= NOT \data|attack_two|tb_pika|Add0~33_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|title|testCountX_Y|out_x\(5);
\data|clear_screen|ALT_INV_out_x\(5) <= NOT \data|clear_screen|out_x\(5);
\data|lose|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|lose|testCountX_Y|out_x\(5);
\data|win|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|win|testCountX_Y|out_x\(5);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|meowth_HP|testCountX_Y|out_x\(4);
\data|attack_one|draw_pika|ALT_INV_Add0~29_sumout\ <= NOT \data|attack_one|draw_pika|Add0~29_sumout\;
\data|team_rocket|ALT_INV_Add0~17_sumout\ <= NOT \data|team_rocket|Add0~17_sumout\;
\data|pikachu_HP|ALT_INV_Add0~21_sumout\ <= NOT \data|pikachu_HP|Add0~21_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(4) <= NOT \data|pika_damage|d_control|out_x\(4);
\data|trainer|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|trainer|testCountX_Y|out_x\(4);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~29_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~29_sumout\;
\data|Menu|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|Menu|testCountX_Y|out_x\(4);
\data|team_menu|ALT_INV_Add0~25_sumout\ <= NOT \data|team_menu|Add0~25_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(4) <= NOT \data|meowth_damage|d_control|out_x\(4);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~21_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~29_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~29_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_two|S_tb|Add0~21_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_two|L_tb|Add0~21_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_two|M_tb|Add0~21_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~29_sumout\ <= NOT \data|attack_two|tb_pika|Add0~29_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|title|testCountX_Y|out_x\(4);
\data|clear_screen|ALT_INV_out_x\(4) <= NOT \data|clear_screen|out_x\(4);
\data|lose|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|lose|testCountX_Y|out_x\(4);
\data|win|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|win|testCountX_Y|out_x\(4);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|meowth_HP|testCountX_Y|out_x\(3);
\data|attack_one|draw_pika|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_one|draw_pika|Add0~25_sumout\;
\data|team_rocket|ALT_INV_Add0~13_sumout\ <= NOT \data|team_rocket|Add0~13_sumout\;
\data|pikachu_HP|ALT_INV_Add0~17_sumout\ <= NOT \data|pikachu_HP|Add0~17_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(3) <= NOT \data|pika_damage|d_control|out_x\(3);
\data|trainer|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|trainer|testCountX_Y|out_x\(3);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~25_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~25_sumout\;
\data|Menu|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|Menu|testCountX_Y|out_x\(3);
\data|team_menu|ALT_INV_Add0~21_sumout\ <= NOT \data|team_menu|Add0~21_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(3) <= NOT \data|meowth_damage|d_control|out_x\(3);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~17_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~25_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_two|S_tb|Add0~17_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_two|L_tb|Add0~17_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_two|M_tb|Add0~17_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_two|tb_pika|Add0~25_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|title|testCountX_Y|out_x\(3);
\data|clear_screen|ALT_INV_out_x\(3) <= NOT \data|clear_screen|out_x\(3);
\data|lose|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|lose|testCountX_Y|out_x\(3);
\data|win|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|win|testCountX_Y|out_x\(3);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|meowth_HP|testCountX_Y|out_x\(2);
\data|attack_one|draw_pika|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_one|draw_pika|Add0~21_sumout\;
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|team_rocket|testCountX_Y|out_x\(2);
\data|pikachu_HP|ALT_INV_Add0~13_sumout\ <= NOT \data|pikachu_HP|Add0~13_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(2) <= NOT \data|pika_damage|d_control|out_x\(2);
\data|trainer|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|trainer|testCountX_Y|out_x\(2);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~21_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~21_sumout\;
\data|Menu|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|Menu|testCountX_Y|out_x\(2);
\data|team_menu|ALT_INV_Add0~17_sumout\ <= NOT \data|team_menu|Add0~17_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(2) <= NOT \data|meowth_damage|d_control|out_x\(2);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~13_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~21_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_two|S_tb|Add0~13_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_two|L_tb|Add0~13_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_two|M_tb|Add0~13_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_two|tb_pika|Add0~21_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|title|testCountX_Y|out_x\(2);
\data|clear_screen|ALT_INV_out_x\(2) <= NOT \data|clear_screen|out_x\(2);
\data|lose|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|lose|testCountX_Y|out_x\(2);
\data|win|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|win|testCountX_Y|out_x\(2);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|meowth_HP|testCountX_Y|out_x\(1);
\data|attack_one|draw_pika|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_one|draw_pika|Add0~17_sumout\;
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|team_rocket|testCountX_Y|out_x\(1);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(1);
\data|pika_damage|d_control|ALT_INV_out_x\(1) <= NOT \data|pika_damage|d_control|out_x\(1);
\data|trainer|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|trainer|testCountX_Y|out_x\(1);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~17_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~17_sumout\;
\data|Menu|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|Menu|testCountX_Y|out_x\(1);
\data|team_menu|ALT_INV_Add0~13_sumout\ <= NOT \data|team_menu|Add0~13_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(1) <= NOT \data|meowth_damage|d_control|out_x\(1);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1);
\data|attack_three|draw_t_pika|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~17_sumout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(1);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(1);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(1);
\data|attack_two|tb_pika|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_two|tb_pika|Add0~17_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|title|testCountX_Y|out_x\(1);
\data|clear_screen|ALT_INV_out_x\(1) <= NOT \data|clear_screen|out_x\(1);
\data|lose|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|lose|testCountX_Y|out_x\(1);
\data|win|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|win|testCountX_Y|out_x\(1);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|meowth_HP|testCountX_Y|out_x\(0);
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a29\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(1);
\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2);
\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1);
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a29\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(2);
\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(1);
\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(2);
\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2);
\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1);
\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(1);
\data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(1);
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(2);
\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(1);
\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(1);
\data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|trainer|trainer|altsyncram_component|auto_generated|q_a\(2);
\data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|trainer|trainer|altsyncram_component|auto_generated|q_a\(1);
\data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(1);
\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(2);
\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(1);
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|meowth_HP|testCountX_Y|out_x\(5);
\data|attack_one|draw_pika|ALT_INV_Add0~33_sumout\ <= NOT \data|attack_one|draw_pika|Add0~33_sumout\;
\data|team_rocket|ALT_INV_Add0~21_sumout\ <= NOT \data|team_rocket|Add0~21_sumout\;
\data|pikachu_HP|ALT_INV_Add0~25_sumout\ <= NOT \data|pikachu_HP|Add0~25_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(5) <= NOT \data|pika_damage|d_control|out_x\(5);
\data|trainer|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|trainer|testCountX_Y|out_x\(5);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~33_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~33_sumout\;
\data|Menu|ALT_INV_Add0~13_sumout\ <= NOT \data|Menu|Add0~13_sumout\;
\data|team_menu|ALT_INV_Add0~29_sumout\ <= NOT \data|team_menu|Add0~29_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(5) <= NOT \data|meowth_damage|d_control|out_x\(5);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~25_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~33_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~33_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_two|S_tb|Add0~25_sumout\;
\data|team_rocket|ALT_INV_Add1~9_sumout\ <= NOT \data|team_rocket|Add1~9_sumout\;
\data|pikachu_HP|ALT_INV_Add1~9_sumout\ <= NOT \data|pikachu_HP|Add1~9_sumout\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(7);
\data|trainer|ALT_INV_Add1~9_sumout\ <= NOT \data|trainer|Add1~9_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~9_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~9_sumout\;
\data|Menu|ALT_INV_Add1~9_sumout\ <= NOT \data|Menu|Add1~9_sumout\;
\data|team_menu|ALT_INV_Add1~9_sumout\ <= NOT \data|team_menu|Add1~9_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~9_sumout\ <= NOT \data|meowth_damage|white|Add1~9_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~9_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~9_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~9_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~9_sumout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(7);
\data|attack_two|tb_pika|ALT_INV_Add1~9_sumout\ <= NOT \data|attack_two|tb_pika|Add1~9_sumout\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(7);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(7);
\data|title|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|title|testCountX_Y|out_y\(7);
\data|clear_screen|ALT_INV_out_y\(7) <= NOT \data|clear_screen|out_y\(7);
\data|lose|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|lose|testCountX_Y|out_y\(7);
\data|win|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|win|testCountX_Y|out_y\(7);
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|meowth_HP|testCountX_Y|out_y\(4);
\data|attack_one|draw_pika|ALT_INV_Add1~5_sumout\ <= NOT \data|attack_one|draw_pika|Add1~5_sumout\;
\data|team_rocket|ALT_INV_Add1~5_sumout\ <= NOT \data|team_rocket|Add1~5_sumout\;
\data|pikachu_HP|ALT_INV_Add1~5_sumout\ <= NOT \data|pikachu_HP|Add1~5_sumout\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(4);
\data|trainer|ALT_INV_Add1~5_sumout\ <= NOT \data|trainer|Add1~5_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~5_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~5_sumout\;
\data|Menu|ALT_INV_Add1~5_sumout\ <= NOT \data|Menu|Add1~5_sumout\;
\data|team_menu|ALT_INV_Add1~5_sumout\ <= NOT \data|team_menu|Add1~5_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~5_sumout\ <= NOT \data|meowth_damage|white|Add1~5_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~5_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~5_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~5_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~5_sumout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(4);
\data|attack_two|tb_pika|ALT_INV_Add1~5_sumout\ <= NOT \data|attack_two|tb_pika|Add1~5_sumout\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(4);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(4);
\data|title|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|title|testCountX_Y|out_y\(4);
\data|clear_screen|ALT_INV_out_y\(4) <= NOT \data|clear_screen|out_y\(4);
\data|lose|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|lose|testCountX_Y|out_y\(4);
\data|win|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|win|testCountX_Y|out_y\(4);
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|meowth_HP|testCountX_Y|out_y\(5);
\data|attack_one|draw_pika|ALT_INV_Add1~1_sumout\ <= NOT \data|attack_one|draw_pika|Add1~1_sumout\;
\data|team_rocket|ALT_INV_Add1~1_sumout\ <= NOT \data|team_rocket|Add1~1_sumout\;
\data|pikachu_HP|ALT_INV_Add1~1_sumout\ <= NOT \data|pikachu_HP|Add1~1_sumout\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(5);
\data|trainer|ALT_INV_Add1~1_sumout\ <= NOT \data|trainer|Add1~1_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~1_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~1_sumout\;
\data|Menu|ALT_INV_Add1~1_sumout\ <= NOT \data|Menu|Add1~1_sumout\;
\data|team_menu|ALT_INV_Add1~1_sumout\ <= NOT \data|team_menu|Add1~1_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~1_sumout\ <= NOT \data|meowth_damage|white|Add1~1_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~1_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~1_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~1_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~1_sumout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(5);
\data|attack_two|tb_pika|ALT_INV_Add1~1_sumout\ <= NOT \data|attack_two|tb_pika|Add1~1_sumout\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(5);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(5);
\data|title|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|title|testCountX_Y|out_y\(5);
\data|clear_screen|ALT_INV_out_y\(5) <= NOT \data|clear_screen|out_y\(5);
\data|lose|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|lose|testCountX_Y|out_y\(5);
\data|win|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|win|testCountX_Y|out_y\(5);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|meowth_HP|testCountX_Y|out_x\(6);
\data|attack_one|draw_pika|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_one|draw_pika|Add0~9_sumout\;
\data|team_rocket|ALT_INV_Add0~9_sumout\ <= NOT \data|team_rocket|Add0~9_sumout\;
\data|pikachu_HP|ALT_INV_Add0~9_sumout\ <= NOT \data|pikachu_HP|Add0~9_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(6) <= NOT \data|pika_damage|d_control|out_x\(6);
\data|trainer|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|trainer|testCountX_Y|out_x\(6);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~9_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~9_sumout\;
\data|Menu|ALT_INV_Add0~9_sumout\ <= NOT \data|Menu|Add0~9_sumout\;
\data|team_menu|ALT_INV_Add0~9_sumout\ <= NOT \data|team_menu|Add0~9_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(6) <= NOT \data|meowth_damage|d_control|out_x\(6);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~9_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~9_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_two|S_tb|Add0~9_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_two|L_tb|Add0~9_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_two|M_tb|Add0~9_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_two|tb_pika|Add0~9_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|title|testCountX_Y|out_x\(6);
\data|clear_screen|ALT_INV_out_x\(6) <= NOT \data|clear_screen|out_x\(6);
\data|lose|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|lose|testCountX_Y|out_x\(6);
\data|win|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|win|testCountX_Y|out_x\(6);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|meowth_HP|testCountX_Y|out_x\(7);
\data|attack_one|draw_pika|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_one|draw_pika|Add0~5_sumout\;
\data|team_rocket|ALT_INV_Add0~5_sumout\ <= NOT \data|team_rocket|Add0~5_sumout\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(6);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(7);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(8);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(7);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7);
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(8);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(4);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(5);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(7);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(3);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(7);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(8);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(3);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5);
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(6);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|team_menu|testCountX_Y|out_y\(0);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|team_menu|testCountX_Y|out_y\(1);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|team_menu|testCountX_Y|out_y\(2);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|team_menu|testCountX_Y|out_y\(3);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|team_menu|testCountX_Y|out_y\(4);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|team_menu|testCountX_Y|out_y\(5);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|team_menu|testCountX_Y|out_y\(6);
\data|team_menu|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|team_menu|testCountX_Y|out_y\(7);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|team_menu|testCountX_Y|out_x\(1);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|team_menu|testCountX_Y|out_x\(2);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|team_menu|testCountX_Y|out_x\(8);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|team_menu|testCountX_Y|out_x\(3);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|team_menu|testCountX_Y|out_x\(4);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|team_menu|testCountX_Y|out_x\(5);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|team_menu|testCountX_Y|out_x\(6);
\data|team_menu|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|team_menu|testCountX_Y|out_x\(7);
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(0);
\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0);
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \data|title|title|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(1);
\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(2);
\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(0);
\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(0);
\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0);
\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(0);
\data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(0);
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(0);
\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(0);
\data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|trainer|trainer|altsyncram_component|auto_generated|q_a\(0);
\data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(0);
\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(0);
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a29\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \data|win|win|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\data|trainer|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|trainer|testCountX_Y|out_y\(3);
\data|Menu|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|Menu|testCountX_Y|out_y\(0);
\data|Menu|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|Menu|testCountX_Y|out_y\(1);
\data|Menu|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|Menu|testCountX_Y|out_y\(2);
\data|Menu|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|Menu|testCountX_Y|out_y\(4);
\data|Menu|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|Menu|testCountX_Y|out_y\(6);
\data|Menu|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|Menu|testCountX_Y|out_y\(7);
\data|Menu|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|Menu|testCountX_Y|out_y\(3);
\data|Menu|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|Menu|testCountX_Y|out_y\(5);
\data|Menu|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|Menu|testCountX_Y|out_x\(5);
\data|Menu|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|Menu|testCountX_Y|out_x\(6);
\data|Menu|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|Menu|testCountX_Y|out_x\(7);
\data|Menu|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|Menu|testCountX_Y|out_x\(8);
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(3);
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(0);
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(1);
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|pika_damage|white|testCountX_Y|out_y\(2);
\data|pika_damage|d_control|ALT_INV_done_decrement~q\ <= NOT \data|pika_damage|d_control|done_decrement~q\;
\data|clear_screen|ALT_INV_out_y\(0) <= NOT \data|clear_screen|out_y\(0);
\data|clear_screen|ALT_INV_out_y\(1) <= NOT \data|clear_screen|out_y\(1);
\data|clear_screen|ALT_INV_out_y\(2) <= NOT \data|clear_screen|out_y\(2);
\data|clear_screen|ALT_INV_out_y\(3) <= NOT \data|clear_screen|out_y\(3);
\data|title|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|title|testCountX_Y|out_y\(1);
\data|title|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|title|testCountX_Y|out_y\(2);
\data|title|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|title|testCountX_Y|out_y\(0);
\data|title|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|title|testCountX_Y|out_y\(3);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(6);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(7);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(0);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(1);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(2);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(3);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(4);
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|meowth_damage|white|testCountX_Y|out_y\(5);
\data|meowth_damage|d_control|ALT_INV_done_decrement~q\ <= NOT \data|meowth_damage|d_control|done_decrement~q\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(3);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(0);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(1);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_two|S_tb|testCountX_Y|out_y\(2);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(3);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(4);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(5);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(6);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(7);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(2);
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_two|S_tb|testCountX_Y|out_x\(8);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(0);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(1);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(2);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(4);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(5);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(6);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(2);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(3);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(7);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_two|L_tb|testCountX_Y|out_x\(8);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_two|L_tb|testCountX_Y|out_y\(3);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(3);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(0);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(1);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_two|M_tb|testCountX_Y|out_y\(2);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(2);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(7);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(8);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(3);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(4);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(5);
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_two|M_tb|testCountX_Y|out_x\(6);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(0);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(1);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(2);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(3);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(6);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(7);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(4);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_y\(5);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(1);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(2);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(3);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(4);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(7);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(0);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(5);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(6);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x\(8);
\data|meowth_damage|d_calc|ALT_INV_game_over~q\ <= NOT \data|meowth_damage|d_calc|game_over~q\;
\data|pika_damage|d_calc|ALT_INV_game_over~q\ <= NOT \data|pika_damage|d_calc|game_over~q\;
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(0);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(1);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(6);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(7);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(2);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(3);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(6);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(8);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(0);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(1);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(2);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(3);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5);
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|attack_three|draw_t_pika|testCountX_Y|out_x\(7);
\control|ALT_INV_presentstate.re_draw_pikachu_va~q\ <= NOT \control|presentstate.re_draw_pikachu_va~q\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(6);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(7);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(0);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(1);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(2);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(3);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(4);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_y\(5);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(0) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(0);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(4);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(5);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(1) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(1);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(2);
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|attack_one|draw_pika|testCountX_Y|out_x\(3);
\data|attack_one|add_x|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_one|add_x|Add0~9_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~9_sumout\ <= NOT \data|enemy_attack|add_x|Add0~9_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~9_sumout\ <= NOT \data|attack_three|add_x|Add0~9_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_one|add_x|Add0~5_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~5_sumout\ <= NOT \data|enemy_attack|add_x|Add0~5_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_three|add_x|Add0~5_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_one|add_x|Add0~1_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~29_sumout\ <= NOT \data|pika_damage|d_control|Add1~29_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~25_sumout\ <= NOT \data|pika_damage|d_control|Add1~25_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~21_sumout\ <= NOT \data|pika_damage|d_control|Add1~21_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~17_sumout\ <= NOT \data|pika_damage|d_control|Add1~17_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~13_sumout\ <= NOT \data|pika_damage|d_control|Add1~13_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~9_sumout\ <= NOT \data|pika_damage|d_control|Add1~9_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~5_sumout\ <= NOT \data|pika_damage|d_control|Add1~5_sumout\;
\data|pika_damage|d_control|ALT_INV_Add1~1_sumout\ <= NOT \data|pika_damage|d_control|Add1~1_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~1_sumout\ <= NOT \data|enemy_attack|add_x|Add0~1_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~29_sumout\ <= NOT \data|meowth_damage|d_control|Add1~29_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~25_sumout\ <= NOT \data|meowth_damage|d_control|Add1~25_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~21_sumout\ <= NOT \data|meowth_damage|d_control|Add1~21_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~17_sumout\ <= NOT \data|meowth_damage|d_control|Add1~17_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~13_sumout\ <= NOT \data|meowth_damage|d_control|Add1~13_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~9_sumout\ <= NOT \data|meowth_damage|d_control|Add1~9_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~5_sumout\ <= NOT \data|meowth_damage|d_control|Add1~5_sumout\;
\data|meowth_damage|d_control|ALT_INV_Add1~1_sumout\ <= NOT \data|meowth_damage|d_control|Add1~1_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_three|add_x|Add0~1_sumout\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(6);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(2);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(4);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(5);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(7);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(0);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(1);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|pikachu_HP|testCountX_Y|out_y\(3);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(2) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(2);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(3);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(5);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(6);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(7);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(4);
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|pikachu_HP|testCountX_Y|out_x\(8);
\control|ALT_INV_presentstate.draw_pikachu~q\ <= NOT \control|presentstate.draw_pikachu~q\;
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|meowth_HP|testCountX_Y|out_y\(2);
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|meowth_HP|testCountX_Y|out_y\(0);
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|meowth_HP|testCountX_Y|out_y\(1);
\data|meowth_HP|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|meowth_HP|testCountX_Y|out_y\(3);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|team_rocket|testCountX_Y|out_y\(2);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|team_rocket|testCountX_Y|out_y\(3);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|team_rocket|testCountX_Y|out_y\(4);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|team_rocket|testCountX_Y|out_y\(5);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|team_rocket|testCountX_Y|out_y\(0);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|team_rocket|testCountX_Y|out_y\(1);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|team_rocket|testCountX_Y|out_y\(6);
\data|team_rocket|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|team_rocket|testCountX_Y|out_y\(7);
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(6) <= NOT \data|team_rocket|testCountX_Y|out_x\(6);
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|team_rocket|testCountX_Y|out_x\(7);
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|team_rocket|testCountX_Y|out_x\(8);
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(3) <= NOT \data|team_rocket|testCountX_Y|out_x\(3);
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(4) <= NOT \data|team_rocket|testCountX_Y|out_x\(4);
\data|team_rocket|testCountX_Y|ALT_INV_out_x\(5) <= NOT \data|team_rocket|testCountX_Y|out_x\(5);
\data|trainer|testCountX_Y|ALT_INV_out_y\(6) <= NOT \data|trainer|testCountX_Y|out_y\(6);
\data|trainer|testCountX_Y|ALT_INV_out_y\(7) <= NOT \data|trainer|testCountX_Y|out_y\(7);
\data|trainer|testCountX_Y|ALT_INV_out_y\(4) <= NOT \data|trainer|testCountX_Y|out_y\(4);
\data|trainer|testCountX_Y|ALT_INV_out_y\(5) <= NOT \data|trainer|testCountX_Y|out_y\(5);
\data|trainer|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|trainer|testCountX_Y|out_y\(0);
\data|trainer|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|trainer|testCountX_Y|out_y\(1);
\data|trainer|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|trainer|testCountX_Y|out_y\(2);
\data|trainer|testCount|ALT_INV_out\(2) <= NOT \data|trainer|testCount|out\(2);
\data|trainer|testCount|ALT_INV_out\(1) <= NOT \data|trainer|testCount|out\(1);
\data|trainer|testCount|ALT_INV_out\(0) <= NOT \data|trainer|testCount|out\(0);
\data|meowth_HP|testCount|ALT_INV_out\(12) <= NOT \data|meowth_HP|testCount|out\(12);
\data|meowth_HP|testCount|ALT_INV_out\(11) <= NOT \data|meowth_HP|testCount|out\(11);
\data|meowth_HP|testCount|ALT_INV_out\(10) <= NOT \data|meowth_HP|testCount|out\(10);
\data|meowth_HP|testCount|ALT_INV_out\(9) <= NOT \data|meowth_HP|testCount|out\(9);
\data|meowth_HP|testCount|ALT_INV_out\(8) <= NOT \data|meowth_HP|testCount|out\(8);
\data|meowth_HP|testCount|ALT_INV_out\(7) <= NOT \data|meowth_HP|testCount|out\(7);
\data|meowth_HP|testCount|ALT_INV_out\(6) <= NOT \data|meowth_HP|testCount|out\(6);
\data|meowth_HP|testCount|ALT_INV_out\(5) <= NOT \data|meowth_HP|testCount|out\(5);
\data|meowth_HP|testCount|ALT_INV_out\(4) <= NOT \data|meowth_HP|testCount|out\(4);
\data|meowth_HP|testCount|ALT_INV_out\(3) <= NOT \data|meowth_HP|testCount|out\(3);
\data|meowth_HP|testCount|ALT_INV_out\(2) <= NOT \data|meowth_HP|testCount|out\(2);
\data|meowth_HP|testCount|ALT_INV_out\(1) <= NOT \data|meowth_HP|testCount|out\(1);
\data|meowth_HP|testCount|ALT_INV_out\(0) <= NOT \data|meowth_HP|testCount|out\(0);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(11) <= NOT \data|attack_one|draw_pika|testCount|out\(11);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(10) <= NOT \data|attack_one|draw_pika|testCount|out\(10);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(9) <= NOT \data|attack_one|draw_pika|testCount|out\(9);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(8) <= NOT \data|attack_one|draw_pika|testCount|out\(8);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(7) <= NOT \data|attack_one|draw_pika|testCount|out\(7);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(6) <= NOT \data|attack_one|draw_pika|testCount|out\(6);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(5) <= NOT \data|attack_one|draw_pika|testCount|out\(5);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(4) <= NOT \data|attack_one|draw_pika|testCount|out\(4);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(3) <= NOT \data|attack_one|draw_pika|testCount|out\(3);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(2) <= NOT \data|attack_one|draw_pika|testCount|out\(2);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(1) <= NOT \data|attack_one|draw_pika|testCount|out\(1);
\data|attack_one|draw_pika|testCount|ALT_INV_out\(0) <= NOT \data|attack_one|draw_pika|testCount|out\(0);
\control|ALT_INV_presentstate.draw_pikachu_qa~q\ <= NOT \control|presentstate.draw_pikachu_qa~q\;
\control|ALT_INV_presentstate.re_draw_pikachu_tb~q\ <= NOT \control|presentstate.re_draw_pikachu_tb~q\;
\data|attack_one|draw_pika|ALT_INV_Add1~17_sumout\ <= NOT \data|attack_one|draw_pika|Add1~17_sumout\;
\data|team_rocket|ALT_INV_Add1~17_sumout\ <= NOT \data|team_rocket|Add1~17_sumout\;
\data|pikachu_HP|ALT_INV_Add1~17_sumout\ <= NOT \data|pikachu_HP|Add1~17_sumout\;
\data|trainer|ALT_INV_Add1~17_sumout\ <= NOT \data|trainer|Add1~17_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~17_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~17_sumout\;
\data|Menu|ALT_INV_Add1~17_sumout\ <= NOT \data|Menu|Add1~17_sumout\;
\data|team_menu|ALT_INV_Add1~17_sumout\ <= NOT \data|team_menu|Add1~17_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~17_sumout\ <= NOT \data|meowth_damage|white|Add1~17_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~17_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~17_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~17_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~17_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add1~17_sumout\ <= NOT \data|attack_two|tb_pika|Add1~17_sumout\;
\data|lose|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|lose|testCountX_Y|out_y\(0);
\data|lose|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|lose|testCountX_Y|out_y\(1);
\data|lose|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|lose|testCountX_Y|out_y\(2);
\data|lose|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|lose|testCountX_Y|out_y\(3);
\data|win|testCountX_Y|ALT_INV_out_y\(0) <= NOT \data|win|testCountX_Y|out_y\(0);
\data|win|testCountX_Y|ALT_INV_out_y\(3) <= NOT \data|win|testCountX_Y|out_y\(3);
\data|win|testCountX_Y|ALT_INV_out_y\(1) <= NOT \data|win|testCountX_Y|out_y\(1);
\data|win|testCountX_Y|ALT_INV_out_y\(2) <= NOT \data|win|testCountX_Y|out_y\(2);
\data|team_menu|testCount|ALT_INV_out\(9) <= NOT \data|team_menu|testCount|out\(9);
\data|team_menu|testCount|ALT_INV_out\(8) <= NOT \data|team_menu|testCount|out\(8);
\data|team_menu|testCount|ALT_INV_out\(7) <= NOT \data|team_menu|testCount|out\(7);
\data|team_menu|testCount|ALT_INV_out\(6) <= NOT \data|team_menu|testCount|out\(6);
\data|team_menu|testCount|ALT_INV_out\(5) <= NOT \data|team_menu|testCount|out\(5);
\data|team_menu|testCount|ALT_INV_out\(4) <= NOT \data|team_menu|testCount|out\(4);
\data|team_menu|testCount|ALT_INV_out\(3) <= NOT \data|team_menu|testCount|out\(3);
\data|team_menu|testCount|ALT_INV_out\(2) <= NOT \data|team_menu|testCount|out\(2);
\data|team_menu|testCount|ALT_INV_out\(1) <= NOT \data|team_menu|testCount|out\(1);
\data|team_menu|testCount|ALT_INV_out\(0) <= NOT \data|team_menu|testCount|out\(0);
\data|team_menu|testCount|ALT_INV_out\(13) <= NOT \data|team_menu|testCount|out\(13);
\data|attack_two|S_tb|testCount|ALT_INV_out\(9) <= NOT \data|attack_two|S_tb|testCount|out\(9);
\data|attack_two|S_tb|testCount|ALT_INV_out\(8) <= NOT \data|attack_two|S_tb|testCount|out\(8);
\data|attack_two|S_tb|testCount|ALT_INV_out\(7) <= NOT \data|attack_two|S_tb|testCount|out\(7);
\data|attack_two|S_tb|testCount|ALT_INV_out\(6) <= NOT \data|attack_two|S_tb|testCount|out\(6);
\data|attack_two|S_tb|testCount|ALT_INV_out\(5) <= NOT \data|attack_two|S_tb|testCount|out\(5);
\data|attack_two|S_tb|testCount|ALT_INV_out\(4) <= NOT \data|attack_two|S_tb|testCount|out\(4);
\data|attack_two|S_tb|testCount|ALT_INV_out\(3) <= NOT \data|attack_two|S_tb|testCount|out\(3);
\data|attack_two|S_tb|testCount|ALT_INV_out\(2) <= NOT \data|attack_two|S_tb|testCount|out\(2);
\data|attack_two|S_tb|testCount|ALT_INV_out\(1) <= NOT \data|attack_two|S_tb|testCount|out\(1);
\data|attack_two|S_tb|testCount|ALT_INV_out\(0) <= NOT \data|attack_two|S_tb|testCount|out\(0);
\data|attack_two|L_tb|testCount|ALT_INV_out\(11) <= NOT \data|attack_two|L_tb|testCount|out\(11);
\data|attack_two|L_tb|testCount|ALT_INV_out\(10) <= NOT \data|attack_two|L_tb|testCount|out\(10);
\data|attack_two|L_tb|testCount|ALT_INV_out\(9) <= NOT \data|attack_two|L_tb|testCount|out\(9);
\data|attack_two|L_tb|testCount|ALT_INV_out\(8) <= NOT \data|attack_two|L_tb|testCount|out\(8);
\data|attack_two|L_tb|testCount|ALT_INV_out\(7) <= NOT \data|attack_two|L_tb|testCount|out\(7);
\data|attack_two|L_tb|testCount|ALT_INV_out\(6) <= NOT \data|attack_two|L_tb|testCount|out\(6);
\data|attack_two|L_tb|testCount|ALT_INV_out\(5) <= NOT \data|attack_two|L_tb|testCount|out\(5);
\data|attack_two|L_tb|testCount|ALT_INV_out\(4) <= NOT \data|attack_two|L_tb|testCount|out\(4);
\data|attack_two|L_tb|testCount|ALT_INV_out\(3) <= NOT \data|attack_two|L_tb|testCount|out\(3);
\data|attack_two|L_tb|testCount|ALT_INV_out\(2) <= NOT \data|attack_two|L_tb|testCount|out\(2);
\data|attack_two|L_tb|testCount|ALT_INV_out\(1) <= NOT \data|attack_two|L_tb|testCount|out\(1);
\data|attack_two|L_tb|testCount|ALT_INV_out\(0) <= NOT \data|attack_two|L_tb|testCount|out\(0);
\data|attack_two|M_tb|testCount|ALT_INV_out\(11) <= NOT \data|attack_two|M_tb|testCount|out\(11);
\data|attack_two|M_tb|testCount|ALT_INV_out\(10) <= NOT \data|attack_two|M_tb|testCount|out\(10);
\data|attack_two|M_tb|testCount|ALT_INV_out\(9) <= NOT \data|attack_two|M_tb|testCount|out\(9);
\data|attack_two|M_tb|testCount|ALT_INV_out\(8) <= NOT \data|attack_two|M_tb|testCount|out\(8);
\data|attack_two|M_tb|testCount|ALT_INV_out\(7) <= NOT \data|attack_two|M_tb|testCount|out\(7);
\data|attack_two|M_tb|testCount|ALT_INV_out\(6) <= NOT \data|attack_two|M_tb|testCount|out\(6);
\data|attack_two|M_tb|testCount|ALT_INV_out\(5) <= NOT \data|attack_two|M_tb|testCount|out\(5);
\data|attack_two|M_tb|testCount|ALT_INV_out\(4) <= NOT \data|attack_two|M_tb|testCount|out\(4);
\data|attack_two|M_tb|testCount|ALT_INV_out\(3) <= NOT \data|attack_two|M_tb|testCount|out\(3);
\data|attack_two|M_tb|testCount|ALT_INV_out\(2) <= NOT \data|attack_two|M_tb|testCount|out\(2);
\data|attack_two|M_tb|testCount|ALT_INV_out\(1) <= NOT \data|attack_two|M_tb|testCount|out\(1);
\data|attack_two|M_tb|testCount|ALT_INV_out\(0) <= NOT \data|attack_two|M_tb|testCount|out\(0);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(11) <= NOT \data|attack_two|tb_pika|testCount|out\(11);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(10) <= NOT \data|attack_two|tb_pika|testCount|out\(10);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(9) <= NOT \data|attack_two|tb_pika|testCount|out\(9);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(8) <= NOT \data|attack_two|tb_pika|testCount|out\(8);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(7) <= NOT \data|attack_two|tb_pika|testCount|out\(7);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(6) <= NOT \data|attack_two|tb_pika|testCount|out\(6);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(5) <= NOT \data|attack_two|tb_pika|testCount|out\(5);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(4) <= NOT \data|attack_two|tb_pika|testCount|out\(4);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(3) <= NOT \data|attack_two|tb_pika|testCount|out\(3);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(2) <= NOT \data|attack_two|tb_pika|testCount|out\(2);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(1) <= NOT \data|attack_two|tb_pika|testCount|out\(1);
\data|attack_two|tb_pika|testCount|ALT_INV_out\(0) <= NOT \data|attack_two|tb_pika|testCount|out\(0);
\data|pikachu_HP|testCount|ALT_INV_out\(12) <= NOT \data|pikachu_HP|testCount|out\(12);
\data|pikachu_HP|testCount|ALT_INV_out\(11) <= NOT \data|pikachu_HP|testCount|out\(11);
\data|pikachu_HP|testCount|ALT_INV_out\(10) <= NOT \data|pikachu_HP|testCount|out\(10);
\data|pikachu_HP|testCount|ALT_INV_out\(9) <= NOT \data|pikachu_HP|testCount|out\(9);
\data|pikachu_HP|testCount|ALT_INV_out\(8) <= NOT \data|pikachu_HP|testCount|out\(8);
\data|pikachu_HP|testCount|ALT_INV_out\(7) <= NOT \data|pikachu_HP|testCount|out\(7);
\data|pikachu_HP|testCount|ALT_INV_out\(6) <= NOT \data|pikachu_HP|testCount|out\(6);
\data|pikachu_HP|testCount|ALT_INV_out\(5) <= NOT \data|pikachu_HP|testCount|out\(5);
\data|pikachu_HP|testCount|ALT_INV_out\(4) <= NOT \data|pikachu_HP|testCount|out\(4);
\data|pikachu_HP|testCount|ALT_INV_out\(3) <= NOT \data|pikachu_HP|testCount|out\(3);
\data|pikachu_HP|testCount|ALT_INV_out\(2) <= NOT \data|pikachu_HP|testCount|out\(2);
\data|pikachu_HP|testCount|ALT_INV_out\(1) <= NOT \data|pikachu_HP|testCount|out\(1);
\data|pikachu_HP|testCount|ALT_INV_out\(0) <= NOT \data|pikachu_HP|testCount|out\(0);
\data|Menu|testCount|ALT_INV_out\(12) <= NOT \data|Menu|testCount|out\(12);
\data|Menu|testCount|ALT_INV_out\(11) <= NOT \data|Menu|testCount|out\(11);
\data|Menu|testCount|ALT_INV_out\(10) <= NOT \data|Menu|testCount|out\(10);
\data|Menu|testCount|ALT_INV_out\(9) <= NOT \data|Menu|testCount|out\(9);
\data|Menu|testCount|ALT_INV_out\(8) <= NOT \data|Menu|testCount|out\(8);
\data|Menu|testCount|ALT_INV_out\(7) <= NOT \data|Menu|testCount|out\(7);
\data|Menu|testCount|ALT_INV_out\(6) <= NOT \data|Menu|testCount|out\(6);
\data|Menu|testCount|ALT_INV_out\(5) <= NOT \data|Menu|testCount|out\(5);
\data|Menu|testCount|ALT_INV_out\(4) <= NOT \data|Menu|testCount|out\(4);
\data|Menu|testCount|ALT_INV_out\(3) <= NOT \data|Menu|testCount|out\(3);
\data|Menu|testCount|ALT_INV_out\(2) <= NOT \data|Menu|testCount|out\(2);
\data|Menu|testCount|ALT_INV_out\(1) <= NOT \data|Menu|testCount|out\(1);
\data|Menu|testCount|ALT_INV_out\(0) <= NOT \data|Menu|testCount|out\(0);
\data|Menu|testCount|ALT_INV_out\(13) <= NOT \data|Menu|testCount|out\(13);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(11) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(11);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(10) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(10);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(9) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(9);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(8) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(8);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(7) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(7);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(6) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(6);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(5) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(5);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(4) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(4);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(3) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(3);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(2) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(2);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(1) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(1);
\data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(0) <= NOT \data|enemy_attack|draw_meowth|testCount|out\(0);
\data|team_rocket|testCount|ALT_INV_out\(12) <= NOT \data|team_rocket|testCount|out\(12);
\data|team_rocket|testCount|ALT_INV_out\(11) <= NOT \data|team_rocket|testCount|out\(11);
\data|team_rocket|testCount|ALT_INV_out\(10) <= NOT \data|team_rocket|testCount|out\(10);
\data|team_rocket|testCount|ALT_INV_out\(9) <= NOT \data|team_rocket|testCount|out\(9);
\data|team_rocket|testCount|ALT_INV_out\(8) <= NOT \data|team_rocket|testCount|out\(8);
\data|team_rocket|testCount|ALT_INV_out\(7) <= NOT \data|team_rocket|testCount|out\(7);
\data|team_rocket|testCount|ALT_INV_out\(6) <= NOT \data|team_rocket|testCount|out\(6);
\data|team_rocket|testCount|ALT_INV_out\(5) <= NOT \data|team_rocket|testCount|out\(5);
\data|team_rocket|testCount|ALT_INV_out\(4) <= NOT \data|team_rocket|testCount|out\(4);
\data|team_rocket|testCount|ALT_INV_out\(3) <= NOT \data|team_rocket|testCount|out\(3);
\data|team_rocket|testCount|ALT_INV_out\(2) <= NOT \data|team_rocket|testCount|out\(2);
\data|team_rocket|testCount|ALT_INV_out\(1) <= NOT \data|team_rocket|testCount|out\(1);
\data|team_rocket|testCount|ALT_INV_out\(0) <= NOT \data|team_rocket|testCount|out\(0);
\data|trainer|testCount|ALT_INV_out\(11) <= NOT \data|trainer|testCount|out\(11);
\data|trainer|testCount|ALT_INV_out\(10) <= NOT \data|trainer|testCount|out\(10);
\data|trainer|testCount|ALT_INV_out\(9) <= NOT \data|trainer|testCount|out\(9);
\data|trainer|testCount|ALT_INV_out\(8) <= NOT \data|trainer|testCount|out\(8);
\data|trainer|testCount|ALT_INV_out\(7) <= NOT \data|trainer|testCount|out\(7);
\data|trainer|testCount|ALT_INV_out\(6) <= NOT \data|trainer|testCount|out\(6);
\data|trainer|testCount|ALT_INV_out\(5) <= NOT \data|trainer|testCount|out\(5);
\data|trainer|testCount|ALT_INV_out\(4) <= NOT \data|trainer|testCount|out\(4);
\data|trainer|testCount|ALT_INV_out\(3) <= NOT \data|trainer|testCount|out\(3);
\data|attack_one|add_x|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_one|add_x|Add0~13_sumout\;
\data|enemy_attack|m_qa|ALT_INV_out_x\(0) <= NOT \data|enemy_attack|m_qa|out_x\(0);
\data|attack_three|add_x|ALT_INV_Add0~13_sumout\ <= NOT \data|attack_three|add_x|Add0~13_sumout\;
\data|lose|testCount|ALT_INV_out\(12) <= NOT \data|lose|testCount|out\(12);
\data|lose|testCount|ALT_INV_out\(11) <= NOT \data|lose|testCount|out\(11);
\data|lose|testCount|ALT_INV_out\(10) <= NOT \data|lose|testCount|out\(10);
\data|lose|testCount|ALT_INV_out\(9) <= NOT \data|lose|testCount|out\(9);
\data|lose|testCount|ALT_INV_out\(8) <= NOT \data|lose|testCount|out\(8);
\data|lose|testCount|ALT_INV_out\(7) <= NOT \data|lose|testCount|out\(7);
\data|lose|testCount|ALT_INV_out\(6) <= NOT \data|lose|testCount|out\(6);
\data|lose|testCount|ALT_INV_out\(5) <= NOT \data|lose|testCount|out\(5);
\data|lose|testCount|ALT_INV_out\(4) <= NOT \data|lose|testCount|out\(4);
\data|lose|testCount|ALT_INV_out\(3) <= NOT \data|lose|testCount|out\(3);
\data|lose|testCount|ALT_INV_out\(2) <= NOT \data|lose|testCount|out\(2);
\data|lose|testCount|ALT_INV_out\(1) <= NOT \data|lose|testCount|out\(1);
\data|lose|testCount|ALT_INV_out\(0) <= NOT \data|lose|testCount|out\(0);
\data|lose|testCount|ALT_INV_out\(14) <= NOT \data|lose|testCount|out\(14);
\data|lose|testCount|ALT_INV_out\(13) <= NOT \data|lose|testCount|out\(13);
\data|lose|testCount|ALT_INV_out\(15) <= NOT \data|lose|testCount|out\(15);
\data|lose|testCount|ALT_INV_out\(16) <= NOT \data|lose|testCount|out\(16);
\data|win|testCount|ALT_INV_out\(12) <= NOT \data|win|testCount|out\(12);
\data|win|testCount|ALT_INV_out\(11) <= NOT \data|win|testCount|out\(11);
\data|win|testCount|ALT_INV_out\(10) <= NOT \data|win|testCount|out\(10);
\data|win|testCount|ALT_INV_out\(9) <= NOT \data|win|testCount|out\(9);
\data|win|testCount|ALT_INV_out\(8) <= NOT \data|win|testCount|out\(8);
\data|win|testCount|ALT_INV_out\(7) <= NOT \data|win|testCount|out\(7);
\data|win|testCount|ALT_INV_out\(6) <= NOT \data|win|testCount|out\(6);
\data|win|testCount|ALT_INV_out\(5) <= NOT \data|win|testCount|out\(5);
\data|win|testCount|ALT_INV_out\(4) <= NOT \data|win|testCount|out\(4);
\data|win|testCount|ALT_INV_out\(3) <= NOT \data|win|testCount|out\(3);
\data|win|testCount|ALT_INV_out\(2) <= NOT \data|win|testCount|out\(2);
\data|win|testCount|ALT_INV_out\(1) <= NOT \data|win|testCount|out\(1);
\data|win|testCount|ALT_INV_out\(0) <= NOT \data|win|testCount|out\(0);
\data|win|testCount|ALT_INV_out\(13) <= NOT \data|win|testCount|out\(13);
\data|win|testCount|ALT_INV_out\(14) <= NOT \data|win|testCount|out\(14);
\data|win|testCount|ALT_INV_out\(15) <= NOT \data|win|testCount|out\(15);
\data|win|testCount|ALT_INV_out\(16) <= NOT \data|win|testCount|out\(16);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(12) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(12);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(11) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(11);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(10) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(10);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(9) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(9);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(8) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(8);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(7) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(7);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(6) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(6);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(5) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(5);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(4) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(4);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(3) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(3);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(2) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(2);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(1) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(1);
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(0) <= NOT \data|attack_three|draw_hurt_meowth|testCount|out\(0);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(11) <= NOT \data|attack_three|draw_t_pika|testCount|out\(11);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(10) <= NOT \data|attack_three|draw_t_pika|testCount|out\(10);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(9) <= NOT \data|attack_three|draw_t_pika|testCount|out\(9);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(8) <= NOT \data|attack_three|draw_t_pika|testCount|out\(8);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(7) <= NOT \data|attack_three|draw_t_pika|testCount|out\(7);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(6) <= NOT \data|attack_three|draw_t_pika|testCount|out\(6);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(5) <= NOT \data|attack_three|draw_t_pika|testCount|out\(5);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(4) <= NOT \data|attack_three|draw_t_pika|testCount|out\(4);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(3) <= NOT \data|attack_three|draw_t_pika|testCount|out\(3);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(2) <= NOT \data|attack_three|draw_t_pika|testCount|out\(2);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(1) <= NOT \data|attack_three|draw_t_pika|testCount|out\(1);
\data|attack_three|draw_t_pika|testCount|ALT_INV_out\(0) <= NOT \data|attack_three|draw_t_pika|testCount|out\(0);
\data|title|testCount|ALT_INV_out\(12) <= NOT \data|title|testCount|out\(12);
\data|title|testCount|ALT_INV_out\(11) <= NOT \data|title|testCount|out\(11);
\data|title|testCount|ALT_INV_out\(10) <= NOT \data|title|testCount|out\(10);
\data|title|testCount|ALT_INV_out\(9) <= NOT \data|title|testCount|out\(9);
\data|title|testCount|ALT_INV_out\(8) <= NOT \data|title|testCount|out\(8);
\data|title|testCount|ALT_INV_out\(7) <= NOT \data|title|testCount|out\(7);
\data|title|testCount|ALT_INV_out\(6) <= NOT \data|title|testCount|out\(6);
\data|title|testCount|ALT_INV_out\(5) <= NOT \data|title|testCount|out\(5);
\data|title|testCount|ALT_INV_out\(4) <= NOT \data|title|testCount|out\(4);
\data|title|testCount|ALT_INV_out\(3) <= NOT \data|title|testCount|out\(3);
\data|title|testCount|ALT_INV_out\(2) <= NOT \data|title|testCount|out\(2);
\data|title|testCount|ALT_INV_out\(1) <= NOT \data|title|testCount|out\(1);
\data|title|testCount|ALT_INV_out\(0) <= NOT \data|title|testCount|out\(0);
\data|title|testCount|ALT_INV_out\(13) <= NOT \data|title|testCount|out\(13);
\data|title|testCount|ALT_INV_out\(14) <= NOT \data|title|testCount|out\(14);
\data|title|testCount|ALT_INV_out\(15) <= NOT \data|title|testCount|out\(15);
\data|title|testCount|ALT_INV_out\(16) <= NOT \data|title|testCount|out\(16);
\data|team_menu|testCount|ALT_INV_out\(12) <= NOT \data|team_menu|testCount|out\(12);
\data|team_menu|testCount|ALT_INV_out\(11) <= NOT \data|team_menu|testCount|out\(11);
\data|team_menu|testCount|ALT_INV_out\(10) <= NOT \data|team_menu|testCount|out\(10);
\data|attack_two|tb_pika|ALT_INV_Add1~21_sumout\ <= NOT \data|attack_two|tb_pika|Add1~21_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~33_sumout\ <= NOT \data|attack_one|add_x|Add0~33_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~25_sumout\ <= NOT \data|enemy_attack|add_x|Add0~25_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~33_sumout\ <= NOT \data|attack_three|add_x|Add0~33_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~29_sumout\ <= NOT \data|attack_one|add_x|Add0~29_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~21_sumout\ <= NOT \data|enemy_attack|add_x|Add0~21_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~29_sumout\ <= NOT \data|attack_three|add_x|Add0~29_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_one|add_x|Add0~25_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~17_sumout\ <= NOT \data|enemy_attack|add_x|Add0~17_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~25_sumout\ <= NOT \data|attack_three|add_x|Add0~25_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_one|add_x|Add0~21_sumout\;
\data|enemy_attack|add_x|ALT_INV_Add0~13_sumout\ <= NOT \data|enemy_attack|add_x|Add0~13_sumout\;
\data|attack_three|add_x|ALT_INV_Add0~21_sumout\ <= NOT \data|attack_three|add_x|Add0~21_sumout\;
\data|attack_one|add_x|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_one|add_x|Add0~17_sumout\;
\data|enemy_attack|m_qa|ALT_INV_out_x\(1) <= NOT \data|enemy_attack|m_qa|out_x\(1);
\data|attack_three|add_x|ALT_INV_Add0~17_sumout\ <= NOT \data|attack_three|add_x|Add0~17_sumout\;
\data|attack_one|draw_pika|ALT_INV_Add1~29_sumout\ <= NOT \data|attack_one|draw_pika|Add1~29_sumout\;
\data|pikachu_HP|ALT_INV_Add1~29_sumout\ <= NOT \data|pikachu_HP|Add1~29_sumout\;
\data|trainer|ALT_INV_Add1~29_sumout\ <= NOT \data|trainer|Add1~29_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~25_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~25_sumout\;
\data|Menu|ALT_INV_Add1~29_sumout\ <= NOT \data|Menu|Add1~29_sumout\;
\data|team_menu|ALT_INV_Add1~29_sumout\ <= NOT \data|team_menu|Add1~29_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~29_sumout\ <= NOT \data|meowth_damage|white|Add1~29_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~25_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~25_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~29_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~29_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add1~29_sumout\ <= NOT \data|attack_two|tb_pika|Add1~29_sumout\;
\data|attack_one|draw_pika|ALT_INV_Add1~25_sumout\ <= NOT \data|attack_one|draw_pika|Add1~25_sumout\;
\data|pikachu_HP|ALT_INV_Add1~25_sumout\ <= NOT \data|pikachu_HP|Add1~25_sumout\;
\data|trainer|ALT_INV_Add1~25_sumout\ <= NOT \data|trainer|Add1~25_sumout\;
\data|enemy_attack|draw_meowth|ALT_INV_Add1~21_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add1~21_sumout\;
\data|Menu|ALT_INV_Add1~25_sumout\ <= NOT \data|Menu|Add1~25_sumout\;
\data|team_menu|ALT_INV_Add1~25_sumout\ <= NOT \data|team_menu|Add1~25_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~25_sumout\ <= NOT \data|meowth_damage|white|Add1~25_sumout\;
\data|attack_three|draw_hurt_meowth|ALT_INV_Add1~21_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add1~21_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~25_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~25_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add1~25_sumout\ <= NOT \data|attack_two|tb_pika|Add1~25_sumout\;
\data|attack_one|draw_pika|ALT_INV_Add1~21_sumout\ <= NOT \data|attack_one|draw_pika|Add1~21_sumout\;
\data|pikachu_HP|ALT_INV_Add1~21_sumout\ <= NOT \data|pikachu_HP|Add1~21_sumout\;
\data|trainer|ALT_INV_Add1~21_sumout\ <= NOT \data|trainer|Add1~21_sumout\;
\data|Menu|ALT_INV_Add1~21_sumout\ <= NOT \data|Menu|Add1~21_sumout\;
\data|team_menu|ALT_INV_Add1~21_sumout\ <= NOT \data|team_menu|Add1~21_sumout\;
\data|meowth_damage|white|ALT_INV_Add1~21_sumout\ <= NOT \data|meowth_damage|white|Add1~21_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add1~21_sumout\ <= NOT \data|attack_three|draw_t_pika|Add1~21_sumout\;
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(3) <= NOT \data|attack_three|animate|sixty_hz|rate\(3);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(4) <= NOT \data|attack_three|animate|sixty_hz|rate\(4);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(5) <= NOT \data|attack_three|animate|sixty_hz|rate\(5);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(14) <= NOT \data|attack_three|animate|sixty_hz|rate\(14);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(13) <= NOT \data|attack_three|animate|sixty_hz|rate\(13);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(12) <= NOT \data|attack_three|animate|sixty_hz|rate\(12);
\data|pikachu_HP|ALT_INV_Add0~5_sumout\ <= NOT \data|pikachu_HP|Add0~5_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(7) <= NOT \data|pika_damage|d_control|out_x\(7);
\data|trainer|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|trainer|testCountX_Y|out_x\(7);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~5_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~5_sumout\;
\data|Menu|ALT_INV_Add0~5_sumout\ <= NOT \data|Menu|Add0~5_sumout\;
\data|team_menu|ALT_INV_Add0~5_sumout\ <= NOT \data|team_menu|Add0~5_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(7) <= NOT \data|meowth_damage|d_control|out_x\(7);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~5_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~5_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_two|S_tb|Add0~5_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_two|L_tb|Add0~5_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_two|M_tb|Add0~5_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~5_sumout\ <= NOT \data|attack_two|tb_pika|Add0~5_sumout\;
\data|title|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|title|testCountX_Y|out_x\(7);
\data|clear_screen|ALT_INV_out_x\(7) <= NOT \data|clear_screen|out_x\(7);
\data|lose|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|lose|testCountX_Y|out_x\(7);
\data|win|testCountX_Y|ALT_INV_out_x\(7) <= NOT \data|win|testCountX_Y|out_x\(7);
\data|meowth_HP|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|meowth_HP|testCountX_Y|out_x\(8);
\data|attack_one|draw_pika|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_one|draw_pika|Add0~1_sumout\;
\data|team_rocket|ALT_INV_Add0~1_sumout\ <= NOT \data|team_rocket|Add0~1_sumout\;
\data|pikachu_HP|ALT_INV_Add0~1_sumout\ <= NOT \data|pikachu_HP|Add0~1_sumout\;
\data|pika_damage|d_control|ALT_INV_out_x\(8) <= NOT \data|pika_damage|d_control|out_x\(8);
\data|trainer|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|trainer|testCountX_Y|out_x\(8);
\data|enemy_attack|draw_meowth|ALT_INV_Add0~1_sumout\ <= NOT \data|enemy_attack|draw_meowth|Add0~1_sumout\;
\data|Menu|ALT_INV_Add0~1_sumout\ <= NOT \data|Menu|Add0~1_sumout\;
\data|team_menu|ALT_INV_Add0~1_sumout\ <= NOT \data|team_menu|Add0~1_sumout\;
\data|meowth_damage|d_control|ALT_INV_out_x\(8) <= NOT \data|meowth_damage|d_control|out_x\(8);
\data|attack_three|draw_hurt_meowth|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_three|draw_hurt_meowth|Add0~1_sumout\;
\data|attack_three|draw_t_pika|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_three|draw_t_pika|Add0~1_sumout\;
\data|attack_two|S_tb|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_two|S_tb|Add0~1_sumout\;
\data|attack_two|L_tb|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_two|L_tb|Add0~1_sumout\;
\data|attack_two|M_tb|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_two|M_tb|Add0~1_sumout\;
\data|attack_two|tb_pika|ALT_INV_Add0~1_sumout\ <= NOT \data|attack_two|tb_pika|Add0~1_sumout\;
\control|ALT_INV_presentstate.draw_hp_pikachu~q\ <= NOT \control|presentstate.draw_hp_pikachu~q\;
\control|ALT_INV_presentstate.draw_team_rocket~q\ <= NOT \control|presentstate.draw_team_rocket~q\;
\control|ALT_INV_presentstate.draw_hp_meowth~q\ <= NOT \control|presentstate.draw_hp_meowth~q\;
\data|title|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|title|testCountX_Y|out_x\(8);
\data|clear_screen|ALT_INV_out_x\(8) <= NOT \data|clear_screen|out_x\(8);
\data|lose|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|lose|testCountX_Y|out_x\(8);
\data|win|testCountX_Y|ALT_INV_out_x\(8) <= NOT \data|win|testCountX_Y|out_x\(8);
\control|ALT_INV_presentstate.draw_trainer~q\ <= NOT \control|presentstate.draw_trainer~q\;
\control|ALT_INV_presentstate.draw_menu~q\ <= NOT \control|presentstate.draw_menu~q\;
\control|ALT_INV_presentstate.draw_meowth_qa~q\ <= NOT \control|presentstate.draw_meowth_qa~q\;
\control|ALT_INV_presentstate.draw_meowth~q\ <= NOT \control|presentstate.draw_meowth~q\;
\control|ALT_INV_presentstate.draw_meowth_va~q\ <= NOT \control|presentstate.draw_meowth_va~q\;
\control|ALT_INV_presentstate.erase_HP_meowth~q\ <= NOT \control|presentstate.erase_HP_meowth~q\;
\control|ALT_INV_presentstate.white_out~q\ <= NOT \control|presentstate.white_out~q\;
\control|ALT_INV_presentstate.draw_title~q\ <= NOT \control|presentstate.draw_title~q\;
\control|ALT_INV_presentstate.erase_HP_pikachu~q\ <= NOT \control|presentstate.erase_HP_pikachu~q\;
\control|ALT_INV_presentstate.erase_pikachu_va~q\ <= NOT \control|presentstate.erase_pikachu_va~q\;
\control|ALT_INV_presentstate.erase_tb~q\ <= NOT \control|presentstate.erase_tb~q\;
\control|ALT_INV_presentstate.win_screen~q\ <= NOT \control|presentstate.win_screen~q\;
\control|ALT_INV_presentstate.draw_tb_1~q\ <= NOT \control|presentstate.draw_tb_1~q\;
\control|ALT_INV_presentstate.lose_screen~q\ <= NOT \control|presentstate.lose_screen~q\;
\control|ALT_INV_presentstate.draw_tb_3~q\ <= NOT \control|presentstate.draw_tb_3~q\;
\control|ALT_INV_presentstate.draw_tb_2~q\ <= NOT \control|presentstate.draw_tb_2~q\;
\control|ALT_INV_presentstate.draw_pikachu_tb~q\ <= NOT \control|presentstate.draw_pikachu_tb~q\;
\control|ALT_INV_presentstate.draw_pikachu_va~q\ <= NOT \control|presentstate.draw_pikachu_va~q\;
\control|ALT_INV_presentstate.idle_p_va~q\ <= NOT \control|presentstate.idle_p_va~q\;
\control|ALT_INV_presentstate.idle_va_2~q\ <= NOT \control|presentstate.idle_va_2~q\;
\control|ALT_INV_presentstate.idle_va_1~q\ <= NOT \control|presentstate.idle_va_1~q\;
\control|ALT_INV_presentstate.done_va~q\ <= NOT \control|presentstate.done_va~q\;
\control|ALT_INV_presentstate.draw_hurt_meowth_va~q\ <= NOT \control|presentstate.draw_hurt_meowth_va~q\;
\control|ALT_INV_presentstate.draw_team~q\ <= NOT \control|presentstate.draw_team~q\;
\VGA|user_input_translator|ALT_INV_Add1~13_sumout\ <= NOT \VGA|user_input_translator|Add1~13_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~9_sumout\ <= NOT \VGA|user_input_translator|Add1~9_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|user_input_translator|Add1~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|user_input_translator|Add1~1_sumout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a21~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a18~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a15~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a12~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a9~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a24~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a27~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a22~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a19~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a16~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a13~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a10~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a25~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a29\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a29\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a28~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a23~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a20~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a17~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a14~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a11~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a26~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~5_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~5_combout\;
\data|attack_two|done|ALT_INV_always0~0_combout\ <= NOT \data|attack_two|done|always0~0_combout\;
\data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|animate|done_fifteen|Equal0~0_combout\;
\data|attack_two|animate|done_fifteen|ALT_INV_counter\(0) <= NOT \data|attack_two|animate|done_fifteen|counter\(0);
\data|attack_two|animate|done_fifteen|ALT_INV_counter\(1) <= NOT \data|attack_two|animate|done_fifteen|counter\(1);
\data|attack_two|animate|done_fifteen|ALT_INV_counter\(2) <= NOT \data|attack_two|animate|done_fifteen|counter\(2);
\data|attack_two|animate|done_fifteen|ALT_INV_counter\(3) <= NOT \data|attack_two|animate|done_fifteen|counter\(3);
\data|meowth_damage|d_calc|ALT_INV_always0~0_combout\ <= NOT \data|meowth_damage|d_calc|always0~0_combout\;
\data|pika_damage|d_calc|ALT_INV_always0~1_combout\ <= NOT \data|pika_damage|d_calc|always0~1_combout\;
\data|pika_damage|d_calc|ALT_INV_always0~0_combout\ <= NOT \data|pika_damage|d_calc|always0~0_combout\;
\data|pika_damage|d_calc|ALT_INV_LessThan1~0_combout\ <= NOT \data|pika_damage|d_calc|LessThan1~0_combout\;
\data|pika_damage|DMG|DMG|ALT_INV_out\(0) <= NOT \data|pika_damage|DMG|DMG|out\(0);
\data|pika_damage|DMG|DMG|ALT_INV_out\(2) <= NOT \data|pika_damage|DMG|DMG|out\(2);
\data|pika_damage|DMG|DMG|ALT_INV_out\(1) <= NOT \data|pika_damage|DMG|DMG|out\(1);
\data|pika_damage|DMG|DMG|ALT_INV_out\(4) <= NOT \data|pika_damage|DMG|DMG|out\(4);
\data|attack_three|animate|done_fifteen|ALT_INV_counter[2]~1_combout\ <= NOT \data|attack_three|animate|done_fifteen|counter[2]~1_combout\;
\data|attack_three|animate|done_fifteen|ALT_INV_Equal0~2_combout\ <= NOT \data|attack_three|animate|done_fifteen|Equal0~2_combout\;
\data|attack_three|animate|sixty_hz|ALT_INV_always0~0_combout\ <= NOT \data|attack_three|animate|sixty_hz|always0~0_combout\;
\data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\ <= NOT \data|attack_three|animate|sixty_hz|Equal0~2_combout\;
\data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_three|animate|sixty_hz|Equal0~1_combout\;
\data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_three|animate|sixty_hz|Equal0~0_combout\;
\data|attack_three|animate|done_fifteen|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_three|animate|done_fifteen|Equal0~1_combout\;
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~2_combout\ <= NOT \data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\;
\data|attack_one|done|ALT_INV_Add0~2_combout\ <= NOT \data|attack_one|done|Add0~2_combout\;
\data|attack_one|done|ALT_INV_Add0~1_combout\ <= NOT \data|attack_one|done|Add0~1_combout\;
\data|attack_one|done|ALT_INV_Add0~0_combout\ <= NOT \data|attack_one|done|Add0~0_combout\;
\data|attack_one|done|ALT_INV_always0~0_combout\ <= NOT \data|attack_one|done|always0~0_combout\;
\control|ALT_INV_WideOr43~0_combout\ <= NOT \control|WideOr43~0_combout\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~2_combout\ <= NOT \data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\;
\data|attack_three|done_vt_c|ALT_INV_Add0~3_combout\ <= NOT \data|attack_three|done_vt_c|Add0~3_combout\;
\data|attack_three|done_vt_c|ALT_INV_Add0~2_combout\ <= NOT \data|attack_three|done_vt_c|Add0~2_combout\;
\data|attack_three|done_vt_c|ALT_INV_Add0~1_combout\ <= NOT \data|attack_three|done_vt_c|Add0~1_combout\;
\data|attack_three|done_vt_c|ALT_INV_Add0~0_combout\ <= NOT \data|attack_three|done_vt_c|Add0~0_combout\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~2_combout\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\;
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\data|y|ALT_INV_Mux3~7_combout\ <= NOT \data|y|Mux3~7_combout\;
\data|y|ALT_INV_Mux4~4_combout\ <= NOT \data|y|Mux4~4_combout\;
\data|y|ALT_INV_Mux4~3_combout\ <= NOT \data|y|Mux4~3_combout\;
\data|y|ALT_INV_Mux4~2_combout\ <= NOT \data|y|Mux4~2_combout\;
\data|y|ALT_INV_Mux4~1_combout\ <= NOT \data|y|Mux4~1_combout\;
\data|attack_two|y|ALT_INV_Mux4~0_combout\ <= NOT \data|attack_two|y|Mux4~0_combout\;
\data|y|ALT_INV_Mux4~0_combout\ <= NOT \data|y|Mux4~0_combout\;
\data|y|ALT_INV_Mux5~4_combout\ <= NOT \data|y|Mux5~4_combout\;
\data|y|ALT_INV_Mux5~3_combout\ <= NOT \data|y|Mux5~3_combout\;
\data|y|ALT_INV_Mux5~2_combout\ <= NOT \data|y|Mux5~2_combout\;
\data|y|ALT_INV_Mux5~1_combout\ <= NOT \data|y|Mux5~1_combout\;
\data|attack_two|y|ALT_INV_Mux5~0_combout\ <= NOT \data|attack_two|y|Mux5~0_combout\;
\data|y|ALT_INV_Mux5~0_combout\ <= NOT \data|y|Mux5~0_combout\;
\data|y|ALT_INV_Mux6~4_combout\ <= NOT \data|y|Mux6~4_combout\;
\data|y|ALT_INV_Mux6~3_combout\ <= NOT \data|y|Mux6~3_combout\;
\data|y|ALT_INV_Mux6~2_combout\ <= NOT \data|y|Mux6~2_combout\;
\data|y|ALT_INV_Mux6~1_combout\ <= NOT \data|y|Mux6~1_combout\;
\data|attack_two|y|ALT_INV_Mux6~0_combout\ <= NOT \data|attack_two|y|Mux6~0_combout\;
\data|y|ALT_INV_Mux6~0_combout\ <= NOT \data|y|Mux6~0_combout\;
\data|y|ALT_INV_Mux7~4_combout\ <= NOT \data|y|Mux7~4_combout\;
\data|y|ALT_INV_Mux7~3_combout\ <= NOT \data|y|Mux7~3_combout\;
\data|y|ALT_INV_Mux7~2_combout\ <= NOT \data|y|Mux7~2_combout\;
\data|y|ALT_INV_Mux7~1_combout\ <= NOT \data|y|Mux7~1_combout\;
\data|attack_two|y|ALT_INV_Mux7~0_combout\ <= NOT \data|attack_two|y|Mux7~0_combout\;
\data|y|ALT_INV_Mux7~0_combout\ <= NOT \data|y|Mux7~0_combout\;
\data|win|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|win|testCount|Equal0~0_combout\;
\data|lose|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|lose|testCount|Equal0~0_combout\;
\data|title|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|title|testCount|Equal0~0_combout\;
\data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\ <= NOT \data|enemy_attack|animate|done_fifteen|Equal0~0_combout\;
\control|ALT_INV_Selector41~2_combout\ <= NOT \control|Selector41~2_combout\;
\control|ALT_INV_Selector41~1_combout\ <= NOT \control|Selector41~1_combout\;
\data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_one|animate|done_fifteen|Equal0~0_combout\;
\data|attack_one|animate|done_fifteen|ALT_INV_counter\(0) <= NOT \data|attack_one|animate|done_fifteen|counter\(0);
\data|attack_one|animate|done_fifteen|ALT_INV_counter\(1) <= NOT \data|attack_one|animate|done_fifteen|counter\(1);
\data|attack_one|animate|done_fifteen|ALT_INV_counter\(2) <= NOT \data|attack_one|animate|done_fifteen|counter\(2);
\data|attack_one|animate|done_fifteen|ALT_INV_counter\(3) <= NOT \data|attack_one|animate|done_fifteen|counter\(3);
\data|enemy_attack|done|ALT_INV_Equal0~0_combout\ <= NOT \data|enemy_attack|done|Equal0~0_combout\;
\data|enemy_attack|done|ALT_INV_counter\(5) <= NOT \data|enemy_attack|done|counter\(5);
\data|enemy_attack|done|ALT_INV_counter\(4) <= NOT \data|enemy_attack|done|counter\(4);
\data|enemy_attack|done|ALT_INV_counter\(3) <= NOT \data|enemy_attack|done|counter\(3);
\data|enemy_attack|done|ALT_INV_counter\(2) <= NOT \data|enemy_attack|done|counter\(2);
\data|enemy_attack|done|ALT_INV_counter\(0) <= NOT \data|enemy_attack|done|counter\(0);
\data|enemy_attack|done|ALT_INV_counter\(1) <= NOT \data|enemy_attack|done|counter\(1);
\data|enemy_attack|done|ALT_INV_counter[0]~0_combout\ <= NOT \data|enemy_attack|done|counter[0]~0_combout\;
\data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(0) <= NOT \data|enemy_attack|animate|done_fifteen|counter\(0);
\data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(1) <= NOT \data|enemy_attack|animate|done_fifteen|counter\(1);
\data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(2) <= NOT \data|enemy_attack|animate|done_fifteen|counter\(2);
\data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(3) <= NOT \data|enemy_attack|animate|done_fifteen|counter\(3);
\data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~2_combout\ <= NOT \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\;
\data|lose|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|lose|testCountX_Y|always0~0_combout\;
\data|win|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|win|testCountX_Y|always0~0_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~4_combout\ <= NOT \data|pika_damage|d_control|LessThan0~4_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~3_combout\ <= NOT \data|pika_damage|d_control|LessThan0~3_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~2_combout\ <= NOT \data|pika_damage|d_control|LessThan0~2_combout\;
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(0) <= NOT \data|pika_damage|d_calc|DMG_dealt\(0);
\data|pika_damage|d_control|ALT_INV_LessThan0~1_combout\ <= NOT \data|pika_damage|d_control|LessThan0~1_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~0_combout\ <= NOT \data|pika_damage|d_control|LessThan0~0_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~4_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~4_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~3_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~3_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~2_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~2_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~1_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~1_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~0_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~0_combout\;
\control|ALT_INV_WideOr52~combout\ <= NOT \control|WideOr52~combout\;
\data|pikachu_HP|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|pikachu_HP|testCountX_Y|always0~1_combout\;
\data|pikachu_HP|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|pikachu_HP|testCountX_Y|always0~0_combout\;
\data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|pikachu_HP|testCountX_Y|Equal1~1_combout\;
\data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|pikachu_HP|testCountX_Y|Equal1~0_combout\;
\data|meowth_HP|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|meowth_HP|testCountX_Y|always0~1_combout\;
\data|meowth_HP|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|meowth_HP|testCountX_Y|always0~0_combout\;
\data|meowth_HP|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|meowth_HP|testCountX_Y|Equal1~1_combout\;
\data|meowth_HP|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|meowth_HP|testCountX_Y|Equal1~0_combout\;
\data|clear_screen|ALT_INV_Equal1~2_combout\ <= NOT \data|clear_screen|Equal1~2_combout\;
\data|lose|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|lose|testCountX_Y|Equal1~1_combout\;
\data|lose|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|lose|testCountX_Y|Equal1~0_combout\;
\data|win|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|win|testCountX_Y|Equal1~1_combout\;
\data|win|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|win|testCountX_Y|Equal1~0_combout\;
\data|team_rocket|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|team_rocket|testCountX_Y|always0~1_combout\;
\data|team_rocket|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|team_rocket|testCountX_Y|always0~0_combout\;
\data|team_rocket|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|team_rocket|testCountX_Y|Equal1~1_combout\;
\data|team_rocket|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|team_rocket|testCountX_Y|Equal1~0_combout\;
\data|trainer|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|trainer|testCountX_Y|always0~1_combout\;
\data|trainer|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|trainer|testCountX_Y|always0~0_combout\;
\data|trainer|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|trainer|testCountX_Y|Equal1~1_combout\;
\data|trainer|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|trainer|testCountX_Y|Equal1~0_combout\;
\data|Menu|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|Menu|testCountX_Y|always0~1_combout\;
\data|Menu|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|Menu|testCountX_Y|always0~0_combout\;
\data|Menu|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|Menu|testCountX_Y|Equal1~1_combout\;
\data|Menu|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|Menu|testCountX_Y|Equal1~0_combout\;
\data|pika_damage|white|ALT_INV_Equal0~1_combout\ <= NOT \data|pika_damage|white|Equal0~1_combout\;
\data|pika_damage|white|ALT_INV_Equal0~0_combout\ <= NOT \data|pika_damage|white|Equal0~0_combout\;
\control|ALT_INV_Selector2~0_combout\ <= NOT \control|Selector2~0_combout\;
\data|clear_screen|ALT_INV_Equal1~1_combout\ <= NOT \data|clear_screen|Equal1~1_combout\;
\data|clear_screen|ALT_INV_Equal1~0_combout\ <= NOT \data|clear_screen|Equal1~0_combout\;
\data|clear_screen|ALT_INV_Equal0~0_combout\ <= NOT \data|clear_screen|Equal0~0_combout\;
\data|title|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|title|testCountX_Y|Equal1~1_combout\;
\data|title|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|title|testCountX_Y|Equal1~0_combout\;
\data|title|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|title|testCountX_Y|always0~1_combout\;
\data|title|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|title|testCountX_Y|always0~0_combout\;
\control|ALT_INV_Selector41~0_combout\ <= NOT \control|Selector41~0_combout\;
\data|meowth_damage|white|ALT_INV_Equal0~0_combout\ <= NOT \data|meowth_damage|white|Equal0~0_combout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|attack_two|S_tb|testCountX_Y|always0~1_combout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|attack_two|S_tb|testCountX_Y|always0~0_combout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_two|S_tb|testCountX_Y|Equal1~0_combout\;
\data|attack_two|L_tb|ALT_INV_done~combout\ <= NOT \data|attack_two|L_tb|done~combout\;
\data|attack_two|L_tb|ALT_INV_done~0_combout\ <= NOT \data|attack_two|L_tb|done~0_combout\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_two|L_tb|testCountX_Y|Equal1~0_combout\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|attack_two|M_tb|testCountX_Y|always0~1_combout\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|attack_two|M_tb|testCountX_Y|always0~0_combout\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_two|M_tb|testCountX_Y|Equal1~0_combout\;
\data|attack_two|done|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|done|Equal0~0_combout\;
\data|attack_two|done|ALT_INV_counter\(2) <= NOT \data|attack_two|done|counter\(2);
\data|attack_two|done|ALT_INV_counter\(0) <= NOT \data|attack_two|done|counter\(0);
\data|attack_two|done|ALT_INV_counter\(1) <= NOT \data|attack_two|done|counter\(1);
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|attack_two|tb_pika|testCountX_Y|always0~1_combout\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|attack_two|tb_pika|testCountX_Y|always0~0_combout\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_two|tb_pika|testCountX_Y|Equal1~0_combout\;
\control|ALT_INV_Selector10~0_combout\ <= NOT \control|Selector10~0_combout\;
\control|ALT_INV_Selector31~0_combout\ <= NOT \control|Selector31~0_combout\;
\control|ALT_INV_Selector33~0_combout\ <= NOT \control|Selector33~0_combout\;
\data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_three|animate|done_fifteen|Equal0~0_combout\;
\data|attack_three|animate|done_fifteen|ALT_INV_counter\(0) <= NOT \data|attack_three|animate|done_fifteen|counter\(0);
\data|attack_three|animate|done_fifteen|ALT_INV_counter\(1) <= NOT \data|attack_three|animate|done_fifteen|counter\(1);
\data|attack_three|animate|done_fifteen|ALT_INV_counter\(2) <= NOT \data|attack_three|animate|done_fifteen|counter\(2);
\data|attack_three|animate|done_fifteen|ALT_INV_counter\(3) <= NOT \data|attack_three|animate|done_fifteen|counter\(3);
\data|attack_three|draw_t_pika|ALT_INV_done~combout\ <= NOT \data|attack_three|draw_t_pika|done~combout\;
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\;
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\;
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\;
\data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\;
\data|attack_one|done|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_one|done|Equal0~0_combout\;
\data|attack_one|done|ALT_INV_counter\(5) <= NOT \data|attack_one|done|counter\(5);
\data|attack_one|done|ALT_INV_counter\(4) <= NOT \data|attack_one|done|counter\(4);
\data|attack_one|done|ALT_INV_counter\(3) <= NOT \data|attack_one|done|counter\(3);
\data|attack_one|done|ALT_INV_counter\(2) <= NOT \data|attack_one|done|counter\(2);
\data|attack_one|done|ALT_INV_counter\(0) <= NOT \data|attack_one|done|counter\(0);
\data|attack_one|done|ALT_INV_counter\(1) <= NOT \data|attack_one|done|counter\(1);
\data|attack_one|draw_pika|ALT_INV_done~combout\ <= NOT \data|attack_one|draw_pika|done~combout\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\;
\data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\;
\data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_three|done_vt_c|Equal0~1_combout\;
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\;
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~0_combout\;
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\;
\data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~0_combout\;
\data|attack_three|done_vt_c|ALT_INV_Equal1~0_combout\ <= NOT \data|attack_three|done_vt_c|Equal1~0_combout\;
\data|attack_three|done_vt_c|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_three|done_vt_c|Equal0~0_combout\;
\data|attack_three|done_vt_c|ALT_INV_counter\(5) <= NOT \data|attack_three|done_vt_c|counter\(5);
\data|attack_three|done_vt_c|ALT_INV_counter\(4) <= NOT \data|attack_three|done_vt_c|counter\(4);
\data|attack_three|done_vt_c|ALT_INV_counter\(0) <= NOT \data|attack_three|done_vt_c|counter\(0);
\data|attack_three|done_vt_c|ALT_INV_counter\(3) <= NOT \data|attack_three|done_vt_c|counter\(3);
\data|attack_three|done_vt_c|ALT_INV_counter\(1) <= NOT \data|attack_three|done_vt_c|counter\(1);
\data|attack_three|done_vt_c|ALT_INV_counter\(2) <= NOT \data|attack_three|done_vt_c|counter\(2);
\data|enemy_attack|draw_meowth|ALT_INV_done~combout\ <= NOT \data|enemy_attack|draw_meowth|done~combout\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\;
\data|team_menu|testCountX_Y|ALT_INV_always0~1_combout\ <= NOT \data|team_menu|testCountX_Y|always0~1_combout\;
\data|team_menu|testCountX_Y|ALT_INV_always0~0_combout\ <= NOT \data|team_menu|testCountX_Y|always0~0_combout\;
\data|team_menu|testCountX_Y|ALT_INV_Equal1~2_combout\ <= NOT \data|team_menu|testCountX_Y|Equal1~2_combout\;
\data|team_menu|testCountX_Y|ALT_INV_Equal1~1_combout\ <= NOT \data|team_menu|testCountX_Y|Equal1~1_combout\;
\data|team_menu|testCountX_Y|ALT_INV_Equal1~0_combout\ <= NOT \data|team_menu|testCountX_Y|Equal1~0_combout\;
\data|y|ALT_INV_Mux1~7_combout\ <= NOT \data|y|Mux1~7_combout\;
\data|y|ALT_INV_Mux0~7_combout\ <= NOT \data|y|Mux0~7_combout\;
\data|y|ALT_INV_Mux2~7_combout\ <= NOT \data|y|Mux2~7_combout\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_VGA_VS1~0_combout\ <= NOT \VGA|controller|VGA_VS1~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\data|colour|ALT_INV_Mux2~16_combout\ <= NOT \data|colour|Mux2~16_combout\;
\data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n1_mux_dataout~0_combout\ <= NOT \data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\;
\data|colour|ALT_INV_Mux2~15_combout\ <= NOT \data|colour|Mux2~15_combout\;
\data|colour|ALT_INV_Mux2~14_combout\ <= NOT \data|colour|Mux2~14_combout\;
\data|colour|ALT_INV_Mux2~13_combout\ <= NOT \data|colour|Mux2~13_combout\;
\data|colour|ALT_INV_Mux2~12_combout\ <= NOT \data|colour|Mux2~12_combout\;
\data|colour|ALT_INV_Mux2~11_combout\ <= NOT \data|colour|Mux2~11_combout\;
\data|colour|ALT_INV_Mux2~10_combout\ <= NOT \data|colour|Mux2~10_combout\;
\data|colour|ALT_INV_Mux2~9_combout\ <= NOT \data|colour|Mux2~9_combout\;
\data|colour|ALT_INV_Mux2~8_combout\ <= NOT \data|colour|Mux2~8_combout\;
\data|colour|ALT_INV_Mux2~7_combout\ <= NOT \data|colour|Mux2~7_combout\;
\data|colour|ALT_INV_Mux2~6_combout\ <= NOT \data|colour|Mux2~6_combout\;
\data|colour|ALT_INV_Mux2~5_combout\ <= NOT \data|colour|Mux2~5_combout\;
\data|colour|ALT_INV_Mux2~4_combout\ <= NOT \data|colour|Mux2~4_combout\;
\data|colour|ALT_INV_Mux2~3_combout\ <= NOT \data|colour|Mux2~3_combout\;
\data|colour|ALT_INV_Mux2~2_combout\ <= NOT \data|colour|Mux2~2_combout\;
\data|colour|ALT_INV_Mux2~1_combout\ <= NOT \data|colour|Mux2~1_combout\;
\data|colour|ALT_INV_Mux2~0_combout\ <= NOT \data|colour|Mux2~0_combout\;
\data|colour|ALT_INV_Mux1~16_combout\ <= NOT \data|colour|Mux1~16_combout\;
\data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n1_mux_dataout~0_combout\ <= NOT \data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\;
\data|colour|ALT_INV_Mux1~15_combout\ <= NOT \data|colour|Mux1~15_combout\;
\data|colour|ALT_INV_Mux1~14_combout\ <= NOT \data|colour|Mux1~14_combout\;
\data|colour|ALT_INV_Mux1~13_combout\ <= NOT \data|colour|Mux1~13_combout\;
\data|colour|ALT_INV_Mux1~12_combout\ <= NOT \data|colour|Mux1~12_combout\;
\data|colour|ALT_INV_Mux1~11_combout\ <= NOT \data|colour|Mux1~11_combout\;
\data|colour|ALT_INV_Mux1~10_combout\ <= NOT \data|colour|Mux1~10_combout\;
\data|colour|ALT_INV_Mux1~9_combout\ <= NOT \data|colour|Mux1~9_combout\;
\data|colour|ALT_INV_Mux1~8_combout\ <= NOT \data|colour|Mux1~8_combout\;
\data|colour|ALT_INV_Mux1~7_combout\ <= NOT \data|colour|Mux1~7_combout\;
\data|colour|ALT_INV_Mux1~6_combout\ <= NOT \data|colour|Mux1~6_combout\;
\data|colour|ALT_INV_Mux1~5_combout\ <= NOT \data|colour|Mux1~5_combout\;
\data|colour|ALT_INV_Mux1~4_combout\ <= NOT \data|colour|Mux1~4_combout\;
\data|colour|ALT_INV_Mux1~3_combout\ <= NOT \data|colour|Mux1~3_combout\;
\data|colour|ALT_INV_Mux1~2_combout\ <= NOT \data|colour|Mux1~2_combout\;
\data|colour|ALT_INV_Mux1~1_combout\ <= NOT \data|colour|Mux1~1_combout\;
\data|colour|ALT_INV_Mux1~0_combout\ <= NOT \data|colour|Mux1~0_combout\;
\data|x|ALT_INV_Mux3~5_combout\ <= NOT \data|x|Mux3~5_combout\;
\data|x|ALT_INV_Mux3~4_combout\ <= NOT \data|x|Mux3~4_combout\;
\data|x|ALT_INV_Mux3~3_combout\ <= NOT \data|x|Mux3~3_combout\;
\data|x|ALT_INV_Mux3~2_combout\ <= NOT \data|x|Mux3~2_combout\;
\data|x|ALT_INV_Mux3~1_combout\ <= NOT \data|x|Mux3~1_combout\;
\data|x|ALT_INV_Mux3~0_combout\ <= NOT \data|x|Mux3~0_combout\;
\data|x|ALT_INV_Mux4~5_combout\ <= NOT \data|x|Mux4~5_combout\;
\data|x|ALT_INV_Mux4~4_combout\ <= NOT \data|x|Mux4~4_combout\;
\data|x|ALT_INV_Mux4~3_combout\ <= NOT \data|x|Mux4~3_combout\;
\data|x|ALT_INV_Mux4~2_combout\ <= NOT \data|x|Mux4~2_combout\;
\data|x|ALT_INV_Mux4~1_combout\ <= NOT \data|x|Mux4~1_combout\;
\data|x|ALT_INV_Mux4~0_combout\ <= NOT \data|x|Mux4~0_combout\;
\data|x|ALT_INV_Mux5~5_combout\ <= NOT \data|x|Mux5~5_combout\;
\data|x|ALT_INV_Mux5~4_combout\ <= NOT \data|x|Mux5~4_combout\;
\data|x|ALT_INV_Mux5~3_combout\ <= NOT \data|x|Mux5~3_combout\;
\data|x|ALT_INV_Mux5~2_combout\ <= NOT \data|x|Mux5~2_combout\;
\data|x|ALT_INV_Mux5~1_combout\ <= NOT \data|x|Mux5~1_combout\;
\data|x|ALT_INV_Mux5~0_combout\ <= NOT \data|x|Mux5~0_combout\;
\data|x|ALT_INV_Mux6~5_combout\ <= NOT \data|x|Mux6~5_combout\;
\data|x|ALT_INV_Mux6~4_combout\ <= NOT \data|x|Mux6~4_combout\;
\data|x|ALT_INV_Mux6~3_combout\ <= NOT \data|x|Mux6~3_combout\;
\data|x|ALT_INV_Mux6~2_combout\ <= NOT \data|x|Mux6~2_combout\;
\data|x|ALT_INV_Mux6~1_combout\ <= NOT \data|x|Mux6~1_combout\;
\data|x|ALT_INV_Mux6~0_combout\ <= NOT \data|x|Mux6~0_combout\;
\data|x|ALT_INV_Mux7~5_combout\ <= NOT \data|x|Mux7~5_combout\;
\data|x|ALT_INV_Mux7~4_combout\ <= NOT \data|x|Mux7~4_combout\;
\data|x|ALT_INV_Mux7~3_combout\ <= NOT \data|x|Mux7~3_combout\;
\data|x|ALT_INV_Mux7~2_combout\ <= NOT \data|x|Mux7~2_combout\;
\data|x|ALT_INV_Mux7~1_combout\ <= NOT \data|x|Mux7~1_combout\;
\data|x|ALT_INV_Mux7~0_combout\ <= NOT \data|x|Mux7~0_combout\;
\data|x|ALT_INV_Mux8~5_combout\ <= NOT \data|x|Mux8~5_combout\;
\data|x|ALT_INV_Mux8~4_combout\ <= NOT \data|x|Mux8~4_combout\;
\data|x|ALT_INV_Mux8~3_combout\ <= NOT \data|x|Mux8~3_combout\;
\data|x|ALT_INV_Mux8~2_combout\ <= NOT \data|x|Mux8~2_combout\;
\data|x|ALT_INV_Mux8~1_combout\ <= NOT \data|x|Mux8~1_combout\;
\data|x|ALT_INV_Mux8~0_combout\ <= NOT \data|x|Mux8~0_combout\;
\data|colour|ALT_INV_Mux0~25_combout\ <= NOT \data|colour|Mux0~25_combout\;
\data|colour|ALT_INV_Mux0~24_combout\ <= NOT \data|colour|Mux0~24_combout\;
\control|ALT_INV_WideOr56~combout\ <= NOT \control|WideOr56~combout\;
\data|colour|ALT_INV_Mux0~23_combout\ <= NOT \data|colour|Mux0~23_combout\;
\data|colour|ALT_INV_Mux0~22_combout\ <= NOT \data|colour|Mux0~22_combout\;
\data|colour|ALT_INV_Mux0~21_combout\ <= NOT \data|colour|Mux0~21_combout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \data|win|win|altsyncram_component|auto_generated|address_reg_a\(3);
\data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n1_mux_dataout~0_combout\ <= NOT \data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \data|win|win|altsyncram_component|auto_generated|address_reg_a\(2);
\data|colour|ALT_INV_Mux0~20_combout\ <= NOT \data|colour|Mux0~20_combout\;
\data|colour|ALT_INV_Mux0~19_combout\ <= NOT \data|colour|Mux0~19_combout\;
\data|colour|ALT_INV_Mux0~18_combout\ <= NOT \data|colour|Mux0~18_combout\;
\data|colour|ALT_INV_Mux0~17_combout\ <= NOT \data|colour|Mux0~17_combout\;
\data|colour|ALT_INV_Mux0~16_combout\ <= NOT \data|colour|Mux0~16_combout\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1);
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0);
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2);
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3);
\data|colour|ALT_INV_Mux0~15_combout\ <= NOT \data|colour|Mux0~15_combout\;
\data|colour|ALT_INV_Mux0~14_combout\ <= NOT \data|colour|Mux0~14_combout\;
\data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \data|win|win|altsyncram_component|auto_generated|address_reg_a\(1);
\data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \data|win|win|altsyncram_component|auto_generated|address_reg_a\(0);
\data|colour|ALT_INV_Mux0~13_combout\ <= NOT \data|colour|Mux0~13_combout\;
\data|colour|ALT_INV_Mux0~12_combout\ <= NOT \data|colour|Mux0~12_combout\;
\data|colour|ALT_INV_Mux0~11_combout\ <= NOT \data|colour|Mux0~11_combout\;
\data|colour|ALT_INV_Mux0~10_combout\ <= NOT \data|colour|Mux0~10_combout\;
\data|colour|ALT_INV_Mux0~9_combout\ <= NOT \data|colour|Mux0~9_combout\;
\data|colour|ALT_INV_Mux0~8_combout\ <= NOT \data|colour|Mux0~8_combout\;
\data|colour|ALT_INV_Mux0~7_combout\ <= NOT \data|colour|Mux0~7_combout\;
\data|colour|ALT_INV_Mux0~6_combout\ <= NOT \data|colour|Mux0~6_combout\;
\data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1);
\data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \data|title|title|altsyncram_component|auto_generated|address_reg_a\(0);
\data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \data|title|title|altsyncram_component|auto_generated|address_reg_a\(2);
\data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \data|title|title|altsyncram_component|auto_generated|address_reg_a\(3);
\data|colour|ALT_INV_Mux0~5_combout\ <= NOT \data|colour|Mux0~5_combout\;
\data|colour|ALT_INV_Mux0~4_combout\ <= NOT \data|colour|Mux0~4_combout\;
\data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \data|team_menu|team|altsyncram_component|auto_generated|address_reg_a\(0);
\data|colour|ALT_INV_Mux0~3_combout\ <= NOT \data|colour|Mux0~3_combout\;
\data|colour|ALT_INV_Mux0~2_combout\ <= NOT \data|colour|Mux0~2_combout\;
\data|colour|ALT_INV_Mux0~1_combout\ <= NOT \data|colour|Mux0~1_combout\;
\data|colour|ALT_INV_Mux0~0_combout\ <= NOT \data|colour|Mux0~0_combout\;
\data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0);
\control|ALT_INV_WideOr59~combout\ <= NOT \control|WideOr59~combout\;
\control|ALT_INV_WideOr59~3_combout\ <= NOT \control|WideOr59~3_combout\;
\control|ALT_INV_WideOr59~2_combout\ <= NOT \control|WideOr59~2_combout\;
\control|ALT_INV_WideOr59~1_combout\ <= NOT \control|WideOr59~1_combout\;
\control|ALT_INV_WideOr59~0_combout\ <= NOT \control|WideOr59~0_combout\;
\control|ALT_INV_WideOr58~combout\ <= NOT \control|WideOr58~combout\;
\control|ALT_INV_WideOr57~combout\ <= NOT \control|WideOr57~combout\;
\VGA|ALT_INV_writeEn~combout\ <= NOT \VGA|writeEn~combout\;
\VGA|ALT_INV_writeEn~5_combout\ <= NOT \VGA|writeEn~5_combout\;
\VGA|ALT_INV_writeEn~4_combout\ <= NOT \VGA|writeEn~4_combout\;
\VGA|ALT_INV_writeEn~3_combout\ <= NOT \VGA|writeEn~3_combout\;
\control|ALT_INV_presentstate.calculate_dmg_m~q\ <= NOT \control|presentstate.calculate_dmg_m~q\;
\control|ALT_INV_presentstate.m_qa~q\ <= NOT \control|presentstate.m_qa~q\;
\VGA|ALT_INV_writeEn~2_combout\ <= NOT \VGA|writeEn~2_combout\;
\control|ALT_INV_presentstate.p_qa~q\ <= NOT \control|presentstate.p_qa~q\;
\control|ALT_INV_presentstate.reset_state~q\ <= NOT \control|presentstate.reset_state~q\;
\VGA|ALT_INV_writeEn~1_combout\ <= NOT \VGA|writeEn~1_combout\;
\control|ALT_INV_presentstate.decrement_HP_pos~q\ <= NOT \control|presentstate.decrement_HP_pos~q\;
\VGA|ALT_INV_writeEn~0_combout\ <= NOT \VGA|writeEn~0_combout\;
\control|ALT_INV_presentstate.decrement_HP_pos_m~q\ <= NOT \control|presentstate.decrement_HP_pos_m~q\;
\VGA|ALT_INV_LessThan3~1_combout\ <= NOT \VGA|LessThan3~1_combout\;
\data|y|ALT_INV_Mux1~6_combout\ <= NOT \data|y|Mux1~6_combout\;
\data|y|ALT_INV_Mux1~5_combout\ <= NOT \data|y|Mux1~5_combout\;
\data|y|ALT_INV_Mux1~4_combout\ <= NOT \data|y|Mux1~4_combout\;
\data|y|ALT_INV_Mux1~3_combout\ <= NOT \data|y|Mux1~3_combout\;
\data|y|ALT_INV_Mux1~2_combout\ <= NOT \data|y|Mux1~2_combout\;
\data|y|ALT_INV_Mux1~1_combout\ <= NOT \data|y|Mux1~1_combout\;
\data|attack_two|y|ALT_INV_Mux1~0_combout\ <= NOT \data|attack_two|y|Mux1~0_combout\;
\data|y|ALT_INV_Mux1~0_combout\ <= NOT \data|y|Mux1~0_combout\;
\data|y|ALT_INV_Mux0~6_combout\ <= NOT \data|y|Mux0~6_combout\;
\data|y|ALT_INV_Mux0~5_combout\ <= NOT \data|y|Mux0~5_combout\;
\data|y|ALT_INV_Mux0~4_combout\ <= NOT \data|y|Mux0~4_combout\;
\data|y|ALT_INV_Mux0~3_combout\ <= NOT \data|y|Mux0~3_combout\;
\data|y|ALT_INV_Mux0~2_combout\ <= NOT \data|y|Mux0~2_combout\;
\data|y|ALT_INV_Mux0~1_combout\ <= NOT \data|y|Mux0~1_combout\;
\data|attack_two|y|ALT_INV_Mux0~0_combout\ <= NOT \data|attack_two|y|Mux0~0_combout\;
\data|y|ALT_INV_Mux0~0_combout\ <= NOT \data|y|Mux0~0_combout\;
\VGA|ALT_INV_LessThan3~0_combout\ <= NOT \VGA|LessThan3~0_combout\;
\data|y|ALT_INV_Mux3~6_combout\ <= NOT \data|y|Mux3~6_combout\;
\data|y|ALT_INV_Mux3~5_combout\ <= NOT \data|y|Mux3~5_combout\;
\data|y|ALT_INV_Mux3~4_combout\ <= NOT \data|y|Mux3~4_combout\;
\data|y|ALT_INV_Mux3~3_combout\ <= NOT \data|y|Mux3~3_combout\;
\data|y|ALT_INV_Mux3~2_combout\ <= NOT \data|y|Mux3~2_combout\;
\data|y|ALT_INV_Mux3~1_combout\ <= NOT \data|y|Mux3~1_combout\;
\data|attack_two|y|ALT_INV_Mux3~0_combout\ <= NOT \data|attack_two|y|Mux3~0_combout\;
\data|y|ALT_INV_Mux3~0_combout\ <= NOT \data|y|Mux3~0_combout\;
\data|y|ALT_INV_Mux2~6_combout\ <= NOT \data|y|Mux2~6_combout\;
\data|y|ALT_INV_Mux2~5_combout\ <= NOT \data|y|Mux2~5_combout\;
\data|y|ALT_INV_Mux2~4_combout\ <= NOT \data|y|Mux2~4_combout\;
\data|y|ALT_INV_Mux2~3_combout\ <= NOT \data|y|Mux2~3_combout\;
\data|y|ALT_INV_Mux2~2_combout\ <= NOT \data|y|Mux2~2_combout\;
\data|y|ALT_INV_Mux2~1_combout\ <= NOT \data|y|Mux2~1_combout\;
\data|attack_two|y|ALT_INV_Mux2~0_combout\ <= NOT \data|attack_two|y|Mux2~0_combout\;
\data|y|ALT_INV_Mux2~0_combout\ <= NOT \data|y|Mux2~0_combout\;
\data|x|ALT_INV_Mux2~4_combout\ <= NOT \data|x|Mux2~4_combout\;
\data|x|ALT_INV_Mux2~3_combout\ <= NOT \data|x|Mux2~3_combout\;
\data|x|ALT_INV_Mux2~2_combout\ <= NOT \data|x|Mux2~2_combout\;
\data|x|ALT_INV_Mux2~1_combout\ <= NOT \data|x|Mux2~1_combout\;
\data|x|ALT_INV_Mux2~0_combout\ <= NOT \data|x|Mux2~0_combout\;
\data|x|ALT_INV_Mux1~9_combout\ <= NOT \data|x|Mux1~9_combout\;
\data|x|ALT_INV_Mux1~8_combout\ <= NOT \data|x|Mux1~8_combout\;
\data|x|ALT_INV_Mux1~7_combout\ <= NOT \data|x|Mux1~7_combout\;
\data|x|ALT_INV_Mux1~6_combout\ <= NOT \data|x|Mux1~6_combout\;
\data|x|ALT_INV_Mux1~5_combout\ <= NOT \data|x|Mux1~5_combout\;
\data|x|ALT_INV_Mux0~6_combout\ <= NOT \data|x|Mux0~6_combout\;
\data|x|ALT_INV_Mux0~5_combout\ <= NOT \data|x|Mux0~5_combout\;
\data|x|ALT_INV_Mux0~4_combout\ <= NOT \data|x|Mux0~4_combout\;
\data|x|ALT_INV_Mux0~3_combout\ <= NOT \data|x|Mux0~3_combout\;
\data|x|ALT_INV_Mux1~4_combout\ <= NOT \data|x|Mux1~4_combout\;
\data|x|ALT_INV_Mux1~3_combout\ <= NOT \data|x|Mux1~3_combout\;
\data|x|ALT_INV_Mux0~2_combout\ <= NOT \data|x|Mux0~2_combout\;
\data|x|ALT_INV_Mux1~2_combout\ <= NOT \data|x|Mux1~2_combout\;
\control|ALT_INV_WideOr58~1_combout\ <= NOT \control|WideOr58~1_combout\;
\data|x|ALT_INV_Mux0~1_combout\ <= NOT \data|x|Mux0~1_combout\;
\data|x|ALT_INV_Mux1~1_combout\ <= NOT \data|x|Mux1~1_combout\;
\data|x|ALT_INV_Mux1~0_combout\ <= NOT \data|x|Mux1~0_combout\;
\data|x|ALT_INV_Mux0~0_combout\ <= NOT \data|x|Mux0~0_combout\;
\control|ALT_INV_WideOr62~combout\ <= NOT \control|WideOr62~combout\;
\control|ALT_INV_WideOr62~3_combout\ <= NOT \control|WideOr62~3_combout\;
\control|ALT_INV_WideOr63~combout\ <= NOT \control|WideOr63~combout\;
\control|ALT_INV_WideOr63~1_combout\ <= NOT \control|WideOr63~1_combout\;
\control|ALT_INV_WideOr63~0_combout\ <= NOT \control|WideOr63~0_combout\;
\control|ALT_INV_WideOr58~0_combout\ <= NOT \control|WideOr58~0_combout\;
\control|ALT_INV_WideOr61~combout\ <= NOT \control|WideOr61~combout\;
\control|ALT_INV_WideOr57~0_combout\ <= NOT \control|WideOr57~0_combout\;
\control|ALT_INV_WideOr62~2_combout\ <= NOT \control|WideOr62~2_combout\;
\control|ALT_INV_WideOr60~combout\ <= NOT \control|WideOr60~combout\;
\control|ALT_INV_WideOr60~0_combout\ <= NOT \control|WideOr60~0_combout\;
\control|ALT_INV_WideOr62~1_combout\ <= NOT \control|WideOr62~1_combout\;
\control|ALT_INV_WideOr62~0_combout\ <= NOT \control|WideOr62~0_combout\;
\control|ALT_INV_presentstate.p_vt~q\ <= NOT \control|presentstate.p_vt~q\;
\control|ALT_INV_WideOr52~0_combout\ <= NOT \control|WideOr52~0_combout\;
\VGA|controller|ALT_INV_VGA_VS1~q\ <= NOT \VGA|controller|VGA_VS1~q\;
\VGA|controller|ALT_INV_VGA_HS1~q\ <= NOT \VGA|controller|VGA_HS1~q\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\;
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(2);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(3);
\VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ <= NOT \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\data|meowth_damage|HP|ALT_INV_current_HP\(2) <= NOT \data|meowth_damage|HP|current_HP\(2);
\data|meowth_damage|HP|ALT_INV_current_HP\(3) <= NOT \data|meowth_damage|HP|current_HP\(3);
\data|pika_damage|d_calc|ALT_INV_Add0~33_sumout\ <= NOT \data|pika_damage|d_calc|Add0~33_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~29_sumout\ <= NOT \data|pika_damage|d_calc|Add0~29_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~25_sumout\ <= NOT \data|pika_damage|d_calc|Add0~25_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~21_sumout\ <= NOT \data|pika_damage|d_calc|Add0~21_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~17_sumout\ <= NOT \data|pika_damage|d_calc|Add0~17_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~13_sumout\ <= NOT \data|pika_damage|d_calc|Add0~13_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~9_sumout\ <= NOT \data|pika_damage|d_calc|Add0~9_sumout\;
\data|pika_damage|d_calc|ALT_INV_Add0~5_sumout\ <= NOT \data|pika_damage|d_calc|Add0~5_sumout\;
\data|meowth_damage|HP|ALT_INV_current_HP\(1) <= NOT \data|meowth_damage|HP|current_HP\(1);
\data|meowth_damage|d_calc|ALT_INV_Add0~25_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~25_sumout\;
\data|meowth_damage|d_calc|ALT_INV_Add0~21_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~21_sumout\;
\data|meowth_damage|d_calc|ALT_INV_Add0~17_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~17_sumout\;
\data|meowth_damage|d_calc|ALT_INV_Add0~13_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~13_sumout\;
\data|meowth_damage|d_calc|ALT_INV_Add0~9_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~9_sumout\;
\data|meowth_damage|d_calc|ALT_INV_Add0~5_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~5_sumout\;
\data|meowth_damage|d_calc|ALT_INV_Add0~1_sumout\ <= NOT \data|meowth_damage|d_calc|Add0~1_sumout\;
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(10) <= NOT \data|attack_two|animate|sixty_hz|rate\(10);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(9) <= NOT \data|attack_two|animate|sixty_hz|rate\(9);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(8) <= NOT \data|attack_two|animate|sixty_hz|rate\(8);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(7) <= NOT \data|attack_two|animate|sixty_hz|rate\(7);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(6) <= NOT \data|attack_two|animate|sixty_hz|rate\(6);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(1) <= NOT \data|attack_two|animate|sixty_hz|rate\(1);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(2) <= NOT \data|attack_two|animate|sixty_hz|rate\(2);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(3) <= NOT \data|attack_two|animate|sixty_hz|rate\(3);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(4) <= NOT \data|attack_two|animate|sixty_hz|rate\(4);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(5) <= NOT \data|attack_two|animate|sixty_hz|rate\(5);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(14) <= NOT \data|attack_two|animate|sixty_hz|rate\(14);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(13) <= NOT \data|attack_two|animate|sixty_hz|rate\(13);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(12) <= NOT \data|attack_two|animate|sixty_hz|rate\(12);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(11) <= NOT \data|attack_two|animate|sixty_hz|rate\(11);
\data|attack_two|animate|sixty_hz|ALT_INV_rate\(0) <= NOT \data|attack_two|animate|sixty_hz|rate\(0);
\data|attack_one|p_qa|ALT_INV_out_x\(5) <= NOT \data|attack_one|p_qa|out_x\(5);
\data|enemy_attack|m_qa|ALT_INV_out_x\(5) <= NOT \data|enemy_attack|m_qa|out_x\(5);
\data|attack_three|p_qa|ALT_INV_out_x\(5) <= NOT \data|attack_three|p_qa|out_x\(5);
\data|attack_one|p_qa|ALT_INV_out_x\(4) <= NOT \data|attack_one|p_qa|out_x\(4);
\data|enemy_attack|m_qa|ALT_INV_out_x\(4) <= NOT \data|enemy_attack|m_qa|out_x\(4);
\data|attack_three|p_qa|ALT_INV_out_x\(4) <= NOT \data|attack_three|p_qa|out_x\(4);
\data|attack_one|p_qa|ALT_INV_out_x\(3) <= NOT \data|attack_one|p_qa|out_x\(3);
\data|enemy_attack|m_qa|ALT_INV_out_x\(3) <= NOT \data|enemy_attack|m_qa|out_x\(3);
\data|attack_three|p_qa|ALT_INV_out_x\(3) <= NOT \data|attack_three|p_qa|out_x\(3);
\data|attack_one|p_qa|ALT_INV_out_x\(2) <= NOT \data|attack_one|p_qa|out_x\(2);
\data|enemy_attack|m_qa|ALT_INV_out_x\(2) <= NOT \data|enemy_attack|m_qa|out_x\(2);
\data|attack_three|p_qa|ALT_INV_out_x\(2) <= NOT \data|attack_three|p_qa|out_x\(2);
\data|attack_one|p_qa|ALT_INV_out_x\(1) <= NOT \data|attack_one|p_qa|out_x\(1);
\data|attack_three|p_qa|ALT_INV_out_x\(1) <= NOT \data|attack_three|p_qa|out_x\(1);
\data|attack_one|p_qa|ALT_INV_out_x\(0) <= NOT \data|attack_one|p_qa|out_x\(0);
\data|attack_three|p_qa|ALT_INV_out_x\(0) <= NOT \data|attack_three|p_qa|out_x\(0);
\data|team_menu|testCount|ALT_INV_out\(15) <= NOT \data|team_menu|testCount|out\(15);
\data|team_menu|testCount|ALT_INV_out\(14) <= NOT \data|team_menu|testCount|out\(14);
\data|Menu|testCount|ALT_INV_out\(14) <= NOT \data|Menu|testCount|out\(14);
\data|Menu|testCount|ALT_INV_out\(15) <= NOT \data|Menu|testCount|out\(15);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(11) <= NOT \data|attack_one|animate|sixty_hz|rate\(11);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(10) <= NOT \data|attack_one|animate|sixty_hz|rate\(10);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(9) <= NOT \data|attack_one|animate|sixty_hz|rate\(9);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(8) <= NOT \data|attack_one|animate|sixty_hz|rate\(8);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(7) <= NOT \data|attack_one|animate|sixty_hz|rate\(7);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(6) <= NOT \data|attack_one|animate|sixty_hz|rate\(6);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(0) <= NOT \data|attack_one|animate|sixty_hz|rate\(0);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(1) <= NOT \data|attack_one|animate|sixty_hz|rate\(1);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(2) <= NOT \data|attack_one|animate|sixty_hz|rate\(2);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(3) <= NOT \data|attack_one|animate|sixty_hz|rate\(3);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(4) <= NOT \data|attack_one|animate|sixty_hz|rate\(4);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(5) <= NOT \data|attack_one|animate|sixty_hz|rate\(5);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(14) <= NOT \data|attack_one|animate|sixty_hz|rate\(14);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(13) <= NOT \data|attack_one|animate|sixty_hz|rate\(13);
\data|attack_one|animate|sixty_hz|ALT_INV_rate\(12) <= NOT \data|attack_one|animate|sixty_hz|rate\(12);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(11) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(11);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(10) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(10);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(9) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(9);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(8) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(8);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(7) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(7);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(6) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(6);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(0) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(0);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(1) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(1);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(2) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(2);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(3) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(3);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(4) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(4);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(5) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(5);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(14) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(14);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(13) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(13);
\data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(12) <= NOT \data|enemy_attack|animate|sixty_hz|rate\(12);
\data|attack_one|p_qa|ALT_INV_out_x\(6) <= NOT \data|attack_one|p_qa|out_x\(6);
\data|enemy_attack|m_qa|ALT_INV_out_x\(6) <= NOT \data|enemy_attack|m_qa|out_x\(6);
\data|attack_three|p_qa|ALT_INV_out_x\(6) <= NOT \data|attack_three|p_qa|out_x\(6);
\data|attack_one|p_qa|ALT_INV_out_x\(7) <= NOT \data|attack_one|p_qa|out_x\(7);
\data|enemy_attack|m_qa|ALT_INV_out_x\(7) <= NOT \data|enemy_attack|m_qa|out_x\(7);
\data|attack_three|p_qa|ALT_INV_out_x\(7) <= NOT \data|attack_three|p_qa|out_x\(7);
\data|attack_one|p_qa|ALT_INV_out_x\(8) <= NOT \data|attack_one|p_qa|out_x\(8);
\data|pika_damage|d_calc|ALT_INV_Add0~1_sumout\ <= NOT \data|pika_damage|d_calc|Add0~1_sumout\;
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(1) <= NOT \data|pika_damage|d_calc|DMG_dealt\(1);
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(4) <= NOT \data|pika_damage|d_calc|DMG_dealt\(4);
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(6) <= NOT \data|pika_damage|d_calc|DMG_dealt\(6);
\data|enemy_attack|m_qa|ALT_INV_out_x\(8) <= NOT \data|enemy_attack|m_qa|out_x\(8);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(1) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(1);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(4) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(4);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(6) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(6);
\data|attack_three|p_qa|ALT_INV_out_x\(8) <= NOT \data|attack_three|p_qa|out_x\(8);
\data|meowth_damage|HP|ALT_INV_current_HP\(5) <= NOT \data|meowth_damage|HP|current_HP\(5);
\data|meowth_damage|HP|ALT_INV_current_HP\(4) <= NOT \data|meowth_damage|HP|current_HP\(4);
\data|meowth_damage|HP|ALT_INV_current_HP\(6) <= NOT \data|meowth_damage|HP|current_HP\(6);
\data|meowth_damage|HP|ALT_INV_current_HP\(7) <= NOT \data|meowth_damage|HP|current_HP\(7);
\data|meowth_damage|HP|ALT_INV_current_HP\(8) <= NOT \data|meowth_damage|HP|current_HP\(8);
\data|pika_damage|HP|ALT_INV_current_HP\(5) <= NOT \data|pika_damage|HP|current_HP\(5);
\data|pika_damage|HP|ALT_INV_current_HP\(6) <= NOT \data|pika_damage|HP|current_HP\(6);
\data|pika_damage|HP|ALT_INV_current_HP\(7) <= NOT \data|pika_damage|HP|current_HP\(7);
\data|pika_damage|HP|ALT_INV_current_HP\(8) <= NOT \data|pika_damage|HP|current_HP\(8);
\data|pika_damage|HP|ALT_INV_current_HP\(0) <= NOT \data|pika_damage|HP|current_HP\(0);
\data|pika_damage|HP|ALT_INV_current_HP\(1) <= NOT \data|pika_damage|HP|current_HP\(1);
\data|pika_damage|HP|ALT_INV_current_HP\(2) <= NOT \data|pika_damage|HP|current_HP\(2);
\data|pika_damage|HP|ALT_INV_current_HP\(3) <= NOT \data|pika_damage|HP|current_HP\(3);
\data|pika_damage|HP|ALT_INV_current_HP\(4) <= NOT \data|pika_damage|HP|current_HP\(4);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(11) <= NOT \data|attack_three|animate|sixty_hz|rate\(11);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(10) <= NOT \data|attack_three|animate|sixty_hz|rate\(10);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(9) <= NOT \data|attack_three|animate|sixty_hz|rate\(9);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(8) <= NOT \data|attack_three|animate|sixty_hz|rate\(8);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(7) <= NOT \data|attack_three|animate|sixty_hz|rate\(7);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(6) <= NOT \data|attack_three|animate|sixty_hz|rate\(6);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(0) <= NOT \data|attack_three|animate|sixty_hz|rate\(0);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(1) <= NOT \data|attack_three|animate|sixty_hz|rate\(1);
\data|attack_three|animate|sixty_hz|ALT_INV_rate\(2) <= NOT \data|attack_three|animate|sixty_hz|rate\(2);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt[2]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_calc|DMG_dealt[2]~DUPLICATE_q\;
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt[5]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_calc|DMG_dealt[5]~DUPLICATE_q\;
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt[7]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_calc|DMG_dealt[7]~DUPLICATE_q\;
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt[8]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_calc|DMG_dealt[8]~DUPLICATE_q\;
\data|attack_two|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\ <= NOT \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\;
\data|attack_one|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\ <= NOT \data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\;
\data|enemy_attack|done|ALT_INV_counter[1]~DUPLICATE_q\ <= NOT \data|enemy_attack|done|counter[1]~DUPLICATE_q\;
\data|enemy_attack|animate|done_fifteen|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\;
\data|enemy_attack|animate|done_fifteen|ALT_INV_counter[2]~DUPLICATE_q\ <= NOT \data|enemy_attack|animate|done_fifteen|counter[2]~DUPLICATE_q\;
\data|attack_two|done|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \data|attack_two|done|counter[0]~DUPLICATE_q\;
\data|attack_one|done|ALT_INV_counter[0]~DUPLICATE_q\ <= NOT \data|attack_one|done|counter[0]~DUPLICATE_q\;
\data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\ <= NOT \data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\ <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\;
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt[6]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_calc|DMG_dealt[6]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y[6]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_y[6]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_y[2]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y[5]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_y[5]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_y[7]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_y[0]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_y[1]~DUPLICATE_q\;
\data|pikachu_HP|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\ <= NOT \data|pikachu_HP|testCountX_Y|out_x[4]~DUPLICATE_q\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\ <= NOT \data|pika_damage|white|testCountX_Y|out_y[0]~DUPLICATE_q\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\ <= NOT \data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\;
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\ <= NOT \data|meowth_damage|white|testCountX_Y|out_y[2]~DUPLICATE_q\;
\data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\ <= NOT \data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE_q\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[3]~DUPLICATE_q\ <= NOT \data|attack_two|S_tb|testCountX_Y|out_x[3]~DUPLICATE_q\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\ <= NOT \data|attack_two|S_tb|testCountX_Y|out_x[2]~DUPLICATE_q\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\ <= NOT \data|attack_two|L_tb|testCountX_Y|out_y[2]~DUPLICATE_q\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\ <= NOT \data|attack_two|L_tb|testCountX_Y|out_x[4]~DUPLICATE_q\;
\data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ <= NOT \data|attack_two|L_tb|testCountX_Y|out_x[6]~DUPLICATE_q\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[5]~DUPLICATE_q\ <= NOT \data|attack_two|M_tb|testCountX_Y|out_x[5]~DUPLICATE_q\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ <= NOT \data|attack_two|M_tb|testCountX_Y|out_x[6]~DUPLICATE_q\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x[1]~DUPLICATE_q\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\ <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x[2]~DUPLICATE_q\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\ <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x[4]~DUPLICATE_q\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\ <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x[7]~DUPLICATE_q\;
\data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[8]~DUPLICATE_q\ <= NOT \data|attack_two|tb_pika|testCountX_Y|out_x[8]~DUPLICATE_q\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]~DUPLICATE_q\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[5]~DUPLICATE_q\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]~DUPLICATE_q\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[3]~DUPLICATE_q\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]~DUPLICATE_q\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]~DUPLICATE_q\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[3]~DUPLICATE_q\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~DUPLICATE_q\;
\data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ <= NOT \data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[3]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[3]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[8]~DUPLICATE_q\;
\VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\ <= NOT \VGA|controller|xCounter[4]~DUPLICATE_q\;
\data|meowth_damage|d_control|ALT_INV_out_x[5]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\;
\data|pika_damage|d_control|ALT_INV_out_x[4]~DUPLICATE_q\ <= NOT \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\;
\data|clear_screen|ALT_INV_out_x[3]~DUPLICATE_q\ <= NOT \data|clear_screen|out_x[3]~DUPLICATE_q\;
\data|meowth_HP|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\ <= NOT \data|meowth_HP|testCountX_Y|out_x[2]~DUPLICATE_q\;
\data|meowth_damage|d_control|ALT_INV_out_x[2]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\;
\data|meowth_HP|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ <= NOT \data|meowth_HP|testCountX_Y|out_x[1]~DUPLICATE_q\;
\data|Menu|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ <= NOT \data|Menu|testCountX_Y|out_x[1]~DUPLICATE_q\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ <= NOT \data|attack_two|S_tb|testCountX_Y|out_x[1]~DUPLICATE_q\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\ <= NOT \data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\;
\data|pika_damage|d_control|ALT_INV_out_x[0]~DUPLICATE_q\ <= NOT \data|pika_damage|d_control|out_x[0]~DUPLICATE_q\;
\data|pika_damage|white|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ <= NOT \data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ <= NOT \data|attack_two|S_tb|testCountX_Y|out_y[7]~DUPLICATE_q\;
\data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ <= NOT \data|attack_two|M_tb|testCountX_Y|out_y[7]~DUPLICATE_q\;
\data|title|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\ <= NOT \data|title|testCountX_Y|out_y[7]~DUPLICATE_q\;
\data|clear_screen|ALT_INV_out_y[7]~DUPLICATE_q\ <= NOT \data|clear_screen|out_y[7]~DUPLICATE_q\;
\data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\ <= NOT \data|attack_two|S_tb|testCountX_Y|out_y[4]~DUPLICATE_q\;
\data|pika_damage|d_control|ALT_INV_out_x[6]~DUPLICATE_q\ <= NOT \data|pika_damage|d_control|out_x[6]~DUPLICATE_q\;
\data|trainer|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\ <= NOT \data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\;
\data|meowth_damage|d_control|ALT_INV_out_x[6]~DUPLICATE_q\ <= NOT \data|meowth_damage|d_control|out_x[6]~DUPLICATE_q\;
\data|trainer|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\ <= NOT \data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\;
\data|clear_screen|ALT_INV_out_x[7]~DUPLICATE_q\ <= NOT \data|clear_screen|out_x[7]~DUPLICATE_q\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\control|ALT_INV_enable_p_vt~combout\ <= NOT \control|enable_p_vt~combout\;
\control|ALT_INV_enable_draw_pika_vt~combout\ <= NOT \control|enable_draw_pika_vt~combout\;
\control|ALT_INV_enable_animate_vt~combout\ <= NOT \control|enable_animate_vt~combout\;
\control|ALT_INV_enable_draw_hurt_meowth~combout\ <= NOT \control|enable_draw_hurt_meowth~combout\;
\control|ALT_INV_enable_lose_scrn~combout\ <= NOT \control|enable_lose_scrn~combout\;
\control|ALT_INV_enable_win_scrn~combout\ <= NOT \control|enable_win_scrn~combout\;
\control|ALT_INV_choose_vt~combout\ <= NOT \control|choose_vt~combout\;
\data|x|ALT_INV_Mux2~7_combout\ <= NOT \data|x|Mux2~7_combout\;
\data|x|ALT_INV_Mux2~6_combout\ <= NOT \data|x|Mux2~6_combout\;
\data|x|ALT_INV_Mux2~5_combout\ <= NOT \data|x|Mux2~5_combout\;
\data|x|ALT_INV_Mux1~12_combout\ <= NOT \data|x|Mux1~12_combout\;
\data|x|ALT_INV_Mux1~11_combout\ <= NOT \data|x|Mux1~11_combout\;
\data|x|ALT_INV_Mux1~10_combout\ <= NOT \data|x|Mux1~10_combout\;
\control|ALT_INV_WideOr62~4_combout\ <= NOT \control|WideOr62~4_combout\;
\control|ALT_INV_WideOr63~2_combout\ <= NOT \control|WideOr63~2_combout\;
\data|y|ALT_INV_Mux4~7_combout\ <= NOT \data|y|Mux4~7_combout\;
\data|y|ALT_INV_Mux4~6_combout\ <= NOT \data|y|Mux4~6_combout\;
\data|y|ALT_INV_Mux4~5_combout\ <= NOT \data|y|Mux4~5_combout\;
\data|y|ALT_INV_Mux5~7_combout\ <= NOT \data|y|Mux5~7_combout\;
\data|y|ALT_INV_Mux5~6_combout\ <= NOT \data|y|Mux5~6_combout\;
\data|y|ALT_INV_Mux5~5_combout\ <= NOT \data|y|Mux5~5_combout\;
\data|y|ALT_INV_Mux6~7_combout\ <= NOT \data|y|Mux6~7_combout\;
\data|y|ALT_INV_Mux6~6_combout\ <= NOT \data|y|Mux6~6_combout\;
\data|y|ALT_INV_Mux6~5_combout\ <= NOT \data|y|Mux6~5_combout\;
\data|y|ALT_INV_Mux7~7_combout\ <= NOT \data|y|Mux7~7_combout\;
\data|y|ALT_INV_Mux7~6_combout\ <= NOT \data|y|Mux7~6_combout\;
\data|y|ALT_INV_Mux7~5_combout\ <= NOT \data|y|Mux7~5_combout\;
\data|attack_one|p_qa_control|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_one|p_qa_control|Equal0~1_combout\;
\data|attack_one|p_qa_control|ALT_INV_goRight~0_combout\ <= NOT \data|attack_one|p_qa_control|goRight~0_combout\;
\data|attack_one|p_qa_control|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_one|p_qa_control|Equal0~0_combout\;
\data|attack_three|p_qa_control|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_three|p_qa_control|Equal0~1_combout\;
\data|attack_three|p_qa_control|ALT_INV_goRight~0_combout\ <= NOT \data|attack_three|p_qa_control|goRight~0_combout\;
\data|attack_three|p_qa_control|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_three|p_qa_control|Equal0~0_combout\;
\data|enemy_attack|m_qa_control|ALT_INV_Equal0~1_combout\ <= NOT \data|enemy_attack|m_qa_control|Equal0~1_combout\;
\data|enemy_attack|m_qa_control|ALT_INV_goLeft~0_combout\ <= NOT \data|enemy_attack|m_qa_control|goLeft~0_combout\;
\data|enemy_attack|m_qa_control|ALT_INV_Equal0~0_combout\ <= NOT \data|enemy_attack|m_qa_control|Equal0~0_combout\;
\data|attack_one|p_qa_control|ALT_INV_goRight~q\ <= NOT \data|attack_one|p_qa_control|goRight~q\;
\data|attack_three|p_qa_control|ALT_INV_goRight~q\ <= NOT \data|attack_three|p_qa_control|goRight~q\;
\data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\ <= NOT \data|enemy_attack|m_qa_control|goLeft~q\;
\data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\ <= NOT \data|attack_two|animate|sixty_hz|Equal0~3_combout\;
\data|attack_two|animate|sixty_hz|ALT_INV_Equal0~2_combout\ <= NOT \data|attack_two|animate|sixty_hz|Equal0~2_combout\;
\data|attack_two|animate|sixty_hz|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_two|animate|sixty_hz|Equal0~1_combout\;
\data|attack_two|animate|sixty_hz|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|animate|sixty_hz|Equal0~0_combout\;
\control|ALT_INV_enable_draw_pika_vt~0_combout\ <= NOT \control|enable_draw_pika_vt~0_combout\;
\control|ALT_INV_enable_animate_vt~0_combout\ <= NOT \control|enable_animate_vt~0_combout\;
\data|lose|testCount|ALT_INV_Equal0~3_combout\ <= NOT \data|lose|testCount|Equal0~3_combout\;
\data|lose|testCount|ALT_INV_Equal0~2_combout\ <= NOT \data|lose|testCount|Equal0~2_combout\;
\data|lose|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|lose|testCount|Equal0~1_combout\;
\data|win|testCount|ALT_INV_Equal0~3_combout\ <= NOT \data|win|testCount|Equal0~3_combout\;
\data|win|testCount|ALT_INV_Equal0~2_combout\ <= NOT \data|win|testCount|Equal0~2_combout\;
\data|win|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|win|testCount|Equal0~1_combout\;
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~2_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCount|Equal0~2_combout\;
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCount|Equal0~1_combout\;
\data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_three|draw_hurt_meowth|testCount|Equal0~0_combout\;
\data|attack_three|draw_t_pika|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_three|draw_t_pika|testCount|Equal0~1_combout\;
\data|attack_three|draw_t_pika|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_three|draw_t_pika|testCount|Equal0~0_combout\;
\data|title|testCount|ALT_INV_Equal0~3_combout\ <= NOT \data|title|testCount|Equal0~3_combout\;
\data|title|testCount|ALT_INV_Equal0~2_combout\ <= NOT \data|title|testCount|Equal0~2_combout\;
\data|title|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|title|testCount|Equal0~1_combout\;
\data|team_menu|testCount|ALT_INV_Equal0~2_combout\ <= NOT \data|team_menu|testCount|Equal0~2_combout\;
\data|team_menu|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|team_menu|testCount|Equal0~1_combout\;
\data|team_menu|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|team_menu|testCount|Equal0~0_combout\;
\data|attack_two|S_tb|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_two|S_tb|testCount|Equal0~1_combout\;
\data|attack_two|S_tb|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|S_tb|testCount|Equal0~0_combout\;
\data|attack_two|L_tb|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_two|L_tb|testCount|Equal0~1_combout\;
\data|attack_two|L_tb|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|L_tb|testCount|Equal0~0_combout\;
\data|attack_two|M_tb|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_two|M_tb|testCount|Equal0~1_combout\;
\data|attack_two|M_tb|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|M_tb|testCount|Equal0~0_combout\;
\data|attack_two|tb_pika|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_two|tb_pika|testCount|Equal0~1_combout\;
\data|attack_two|tb_pika|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_two|tb_pika|testCount|Equal0~0_combout\;
\data|pikachu_HP|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|pikachu_HP|testCount|Equal0~1_combout\;
\data|pikachu_HP|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|pikachu_HP|testCount|Equal0~0_combout\;
\data|Menu|testCount|ALT_INV_Equal0~2_combout\ <= NOT \data|Menu|testCount|Equal0~2_combout\;
\data|Menu|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|Menu|testCount|Equal0~1_combout\;
\data|Menu|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|Menu|testCount|Equal0~0_combout\;
\data|enemy_attack|draw_meowth|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|enemy_attack|draw_meowth|testCount|Equal0~1_combout\;
\data|enemy_attack|draw_meowth|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|enemy_attack|draw_meowth|testCount|Equal0~0_combout\;
\data|team_rocket|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|team_rocket|testCount|Equal0~1_combout\;
\data|team_rocket|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|team_rocket|testCount|Equal0~0_combout\;
\data|trainer|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|trainer|testCount|Equal0~1_combout\;
\data|trainer|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|trainer|testCount|Equal0~0_combout\;
\data|meowth_HP|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|meowth_HP|testCount|Equal0~1_combout\;
\data|meowth_HP|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|meowth_HP|testCount|Equal0~0_combout\;
\data|attack_one|draw_pika|testCount|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_one|draw_pika|testCount|Equal0~1_combout\;
\data|attack_one|draw_pika|testCount|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_one|draw_pika|testCount|Equal0~0_combout\;
\data|attack_one|animate|sixty_hz|ALT_INV_Equal0~3_combout\ <= NOT \data|attack_one|animate|sixty_hz|Equal0~3_combout\;
\data|attack_one|animate|sixty_hz|ALT_INV_Equal0~2_combout\ <= NOT \data|attack_one|animate|sixty_hz|Equal0~2_combout\;
\data|attack_one|animate|sixty_hz|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_one|animate|sixty_hz|Equal0~1_combout\;
\data|attack_one|animate|sixty_hz|ALT_INV_Equal0~0_combout\ <= NOT \data|attack_one|animate|sixty_hz|Equal0~0_combout\;
\data|attack_one|animate|done_fifteen|ALT_INV_Equal0~1_combout\ <= NOT \data|attack_one|animate|done_fifteen|Equal0~1_combout\;
\control|ALT_INV_Selector10~1_combout\ <= NOT \control|Selector10~1_combout\;
\data|enemy_attack|done|ALT_INV_Add0~2_combout\ <= NOT \data|enemy_attack|done|Add0~2_combout\;
\data|enemy_attack|done|ALT_INV_Add0~1_combout\ <= NOT \data|enemy_attack|done|Add0~1_combout\;
\data|enemy_attack|done|ALT_INV_Add0~0_combout\ <= NOT \data|enemy_attack|done|Add0~0_combout\;
\data|enemy_attack|animate|done_fifteen|ALT_INV_Add0~0_combout\ <= NOT \data|enemy_attack|animate|done_fifteen|Add0~0_combout\;
\data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\ <= NOT \data|enemy_attack|animate|sixty_hz|Equal0~2_combout\;
\data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\ <= NOT \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\;
\data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\ <= NOT \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\;
\data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~1_combout\ <= NOT \data|enemy_attack|animate|done_fifteen|Equal0~1_combout\;
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(2) <= NOT \data|pika_damage|d_calc|DMG_dealt\(2);
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(3) <= NOT \data|pika_damage|d_calc|DMG_dealt\(3);
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(5) <= NOT \data|pika_damage|d_calc|DMG_dealt\(5);
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(7) <= NOT \data|pika_damage|d_calc|DMG_dealt\(7);
\data|pika_damage|d_calc|ALT_INV_DMG_dealt\(8) <= NOT \data|pika_damage|d_calc|DMG_dealt\(8);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(2) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(2);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(3) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(3);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(5) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(5);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(7) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(7);
\data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(8) <= NOT \data|meowth_damage|d_calc|DMG_dealt\(8);
\data|pika_damage|d_control|ALT_INV_done_decrement~3_combout\ <= NOT \data|pika_damage|d_control|done_decrement~3_combout\;
\data|pika_damage|d_control|ALT_INV_done_decrement~2_combout\ <= NOT \data|pika_damage|d_control|done_decrement~2_combout\;
\data|pika_damage|d_control|ALT_INV_done_decrement~1_combout\ <= NOT \data|pika_damage|d_control|done_decrement~1_combout\;
\data|pika_damage|d_control|ALT_INV_done_decrement~0_combout\ <= NOT \data|pika_damage|d_control|done_decrement~0_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~8_combout\ <= NOT \data|pika_damage|d_control|LessThan0~8_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~7_combout\ <= NOT \data|pika_damage|d_control|LessThan0~7_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~6_combout\ <= NOT \data|pika_damage|d_control|LessThan0~6_combout\;
\data|pika_damage|d_control|ALT_INV_LessThan0~5_combout\ <= NOT \data|pika_damage|d_control|LessThan0~5_combout\;
\data|meowth_damage|d_control|ALT_INV_done_decrement~3_combout\ <= NOT \data|meowth_damage|d_control|done_decrement~3_combout\;
\data|meowth_damage|d_control|ALT_INV_done_decrement~2_combout\ <= NOT \data|meowth_damage|d_control|done_decrement~2_combout\;
\data|meowth_damage|d_control|ALT_INV_done_decrement~1_combout\ <= NOT \data|meowth_damage|d_control|done_decrement~1_combout\;
\data|meowth_damage|d_control|ALT_INV_done_decrement~0_combout\ <= NOT \data|meowth_damage|d_control|done_decrement~0_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~8_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~8_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~7_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~7_combout\;
\data|meowth_damage|d_control|ALT_INV_LessThan0~6_combout\ <= NOT \data|meowth_damage|d_control|LessThan0~6_combout\;

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X30_Y81_N19
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X20_Y81_N36
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X10_Y81_N76
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X10_Y81_N93
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X32_Y81_N2
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X24_Y81_N19
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G6
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: LABCELL_X12_Y29_N30
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X12_Y29_N39
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: LABCELL_X12_Y29_N42
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: FF_X12_Y29_N44
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: LABCELL_X12_Y29_N45
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: FF_X12_Y29_N47
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: LABCELL_X12_Y29_N48
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~22\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~21_sumout\,
	cout => \VGA|controller|Add0~22\);

-- Location: FF_X12_Y29_N50
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: LABCELL_X12_Y29_N9
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( !\VGA|controller|xCounter\(5) & ( \VGA|controller|xCounter\(1) & ( (!\VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(6),
	datac => \VGA|controller|ALT_INV_xCounter\(0),
	datae => \VGA|controller|ALT_INV_xCounter\(5),
	dataf => \VGA|controller|ALT_INV_xCounter\(1),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: LABCELL_X12_Y29_N51
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~22\ ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~22\,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: FF_X12_Y29_N52
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: LABCELL_X12_Y29_N54
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X12_Y29_N56
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: FF_X12_Y29_N43
\VGA|controller|xCounter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[4]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y29_N57
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\);

-- Location: FF_X12_Y29_N58
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: LABCELL_X12_Y29_N27
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(9) & ( (\VGA|controller|xCounter\(8) & (\VGA|controller|xCounter[4]~DUPLICATE_q\ & \VGA|controller|xCounter\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(8),
	datab => \VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_xCounter\(3),
	datae => \VGA|controller|ALT_INV_xCounter\(2),
	dataf => \VGA|controller|ALT_INV_xCounter\(9),
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: LABCELL_X13_Y29_N3
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( !\VGA|controller|xCounter\(7) & ( (\VGA|controller|Equal0~1_combout\ & \VGA|controller|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datad => \VGA|controller|ALT_INV_Equal0~0_combout\,
	dataf => \VGA|controller|ALT_INV_xCounter\(7),
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X12_Y29_N32
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: LABCELL_X12_Y29_N33
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: FF_X12_Y29_N35
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: LABCELL_X12_Y29_N36
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X12_Y29_N37
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: FF_X12_Y29_N40
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: LABCELL_X12_Y29_N18
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(0) & ( \VGA|controller|xCounter[4]~DUPLICATE_q\ ) ) ) # ( !\VGA|controller|xCounter\(2) & ( \VGA|controller|xCounter\(0) & ( 
-- (\VGA|controller|xCounter[4]~DUPLICATE_q\ & ((\VGA|controller|xCounter\(1)) # (\VGA|controller|xCounter\(3)))) ) ) ) # ( \VGA|controller|xCounter\(2) & ( !\VGA|controller|xCounter\(0) & ( \VGA|controller|xCounter[4]~DUPLICATE_q\ ) ) ) # ( 
-- !\VGA|controller|xCounter\(2) & ( !\VGA|controller|xCounter\(0) & ( (\VGA|controller|xCounter\(3) & \VGA|controller|xCounter[4]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000001111111100000000001111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter\(3),
	datac => \VGA|controller|ALT_INV_xCounter\(1),
	datad => \VGA|controller|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datae => \VGA|controller|ALT_INV_xCounter\(2),
	dataf => \VGA|controller|ALT_INV_xCounter\(0),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: FF_X12_Y29_N55
\VGA|controller|xCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[8]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y29_N12
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) & ( ((!\VGA|controller|VGA_HS1~0_combout\ & (!\VGA|controller|xCounter\(5) & !\VGA|controller|xCounter\(6))) # (\VGA|controller|VGA_HS1~0_combout\ & 
-- (\VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(6)))) # (\VGA|controller|xCounter[8]~DUPLICATE_q\) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) ) ) # ( \VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) 
-- ) # ( !\VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	datab => \VGA|controller|ALT_INV_xCounter\(5),
	datac => \VGA|controller|ALT_INV_xCounter\(6),
	datad => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_xCounter\(9),
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X12_Y29_N13
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: LABCELL_X30_Y77_N36
\VGA|controller|VGA_HS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS~feeder_combout\ = ( \VGA|controller|VGA_HS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_HS1~q\,
	combout => \VGA|controller|VGA_HS~feeder_combout\);

-- Location: FF_X30_Y77_N37
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: LABCELL_X13_Y29_N30
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: LABCELL_X13_Y29_N0
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( !\VGA|controller|yCounter\(5) & ( (\VGA|controller|yCounter\(9) & (!\VGA|controller|yCounter\(7) & (!\VGA|controller|yCounter\(6) & !\VGA|controller|yCounter\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(9),
	datab => \VGA|controller|ALT_INV_yCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	dataf => \VGA|controller|ALT_INV_yCounter\(5),
	combout => \VGA|controller|always1~1_combout\);

-- Location: LABCELL_X13_Y29_N21
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( \VGA|controller|yCounter\(2) & ( !\VGA|controller|yCounter\(0) & ( (!\VGA|controller|yCounter\(1) & (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(1),
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_yCounter\(3),
	datae => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(0),
	combout => \VGA|controller|always1~2_combout\);

-- Location: LABCELL_X13_Y29_N24
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|always1~2_combout\ & ( !\VGA|controller|xCounter\(7) & ( (\VGA|controller|always1~1_combout\ & (\VGA|controller|Equal0~1_combout\ & \VGA|controller|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_always1~1_combout\,
	datab => \VGA|controller|ALT_INV_Equal0~1_combout\,
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datae => \VGA|controller|ALT_INV_always1~2_combout\,
	dataf => \VGA|controller|ALT_INV_xCounter\(7),
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X13_Y29_N32
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: LABCELL_X13_Y29_N33
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~2\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~1_sumout\,
	cout => \VGA|controller|Add1~2\);

-- Location: FF_X13_Y29_N34
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: LABCELL_X13_Y29_N36
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~2\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~2\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X13_Y29_N37
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: LABCELL_X13_Y29_N39
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X13_Y29_N41
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: LABCELL_X13_Y29_N42
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: FF_X13_Y29_N43
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: LABCELL_X13_Y29_N45
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X13_Y29_N46
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: LABCELL_X13_Y29_N48
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X13_Y29_N49
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: LABCELL_X13_Y29_N51
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X13_Y29_N52
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: LABCELL_X13_Y29_N54
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: FF_X13_Y29_N55
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: LABCELL_X13_Y29_N57
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~5_sumout\);

-- Location: FF_X13_Y29_N58
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: LABCELL_X13_Y29_N9
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|yCounter\(5) & ( (\VGA|controller|yCounter\(6) & (\VGA|controller|yCounter\(7) & \VGA|controller|yCounter\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(7),
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	dataf => \VGA|controller|ALT_INV_yCounter\(5),
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: LABCELL_X13_Y29_N6
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter\(3) & ( (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	dataf => \VGA|controller|ALT_INV_yCounter\(3),
	combout => \VGA|controller|always1~0_combout\);

-- Location: LABCELL_X13_Y29_N15
\VGA|controller|VGA_VS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~1_combout\ = ( \VGA|controller|yCounter\(1) & ( ((!\VGA|controller|VGA_VS1~0_combout\) # ((!\VGA|controller|always1~0_combout\) # (\VGA|controller|yCounter\(0)))) # (\VGA|controller|yCounter\(9)) ) ) # ( 
-- !\VGA|controller|yCounter\(1) & ( ((!\VGA|controller|VGA_VS1~0_combout\) # ((!\VGA|controller|yCounter\(0)) # (!\VGA|controller|always1~0_combout\))) # (\VGA|controller|yCounter\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111101111111111111110111111111110111111111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(9),
	datab => \VGA|controller|ALT_INV_VGA_VS1~0_combout\,
	datac => \VGA|controller|ALT_INV_yCounter\(0),
	datad => \VGA|controller|ALT_INV_always1~0_combout\,
	dataf => \VGA|controller|ALT_INV_yCounter\(1),
	combout => \VGA|controller|VGA_VS1~1_combout\);

-- Location: FF_X13_Y29_N16
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: LABCELL_X16_Y53_N12
\VGA|controller|VGA_VS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS~feeder_combout\ = ( \VGA|controller|VGA_VS1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_VS1~q\,
	combout => \VGA|controller|VGA_VS~feeder_combout\);

-- Location: FF_X16_Y53_N13
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: LABCELL_X13_Y29_N12
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( \VGA|controller|xCounter\(8) & ( (!\VGA|controller|yCounter\(9) & (!\VGA|controller|VGA_VS1~0_combout\ & !\VGA|controller|xCounter\(9))) ) ) # ( !\VGA|controller|xCounter\(8) & ( (!\VGA|controller|yCounter\(9) & 
-- (!\VGA|controller|VGA_VS1~0_combout\ & ((!\VGA|controller|xCounter\(7)) # (!\VGA|controller|xCounter\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(9),
	datab => \VGA|controller|ALT_INV_VGA_VS1~0_combout\,
	datac => \VGA|controller|ALT_INV_xCounter\(7),
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	dataf => \VGA|controller|ALT_INV_xCounter\(8),
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X13_Y29_N13
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: FF_X8_Y53_N25
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_BLANK1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: CLKCTRL_G5
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X12_Y34_N0
\data|team_menu|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~1_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_menu|testCountX_Y|Add1~2\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|team_menu|testCountX_Y|Add1~1_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~2\);

-- Location: LABCELL_X12_Y34_N33
\data|team_menu|testCountX_Y|out_x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|out_x[0]~0_combout\ = ( \control|presentstate.draw_team~q\ & ( \data|team_menu|testCountX_Y|Equal1~2_combout\ ) ) # ( !\control|presentstate.draw_team~q\ & ( \data|team_menu|testCountX_Y|Equal1~2_combout\ ) ) # ( 
-- !\control|presentstate.draw_team~q\ & ( !\data|team_menu|testCountX_Y|Equal1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_presentstate.draw_team~q\,
	dataf => \data|team_menu|testCountX_Y|ALT_INV_Equal1~2_combout\,
	combout => \data|team_menu|testCountX_Y|out_x[0]~0_combout\);

-- Location: FF_X12_Y34_N1
\data|team_menu|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~1_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(0));

-- Location: LABCELL_X12_Y34_N3
\data|team_menu|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~33_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~2\ ))
-- \data|team_menu|testCountX_Y|Add1~34\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|team_menu|testCountX_Y|Add1~2\,
	sumout => \data|team_menu|testCountX_Y|Add1~33_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~34\);

-- Location: FF_X12_Y34_N5
\data|team_menu|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~33_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(1));

-- Location: LABCELL_X12_Y34_N6
\data|team_menu|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~29_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~34\ ))
-- \data|team_menu|testCountX_Y|Add1~30\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|team_menu|testCountX_Y|Add1~34\,
	sumout => \data|team_menu|testCountX_Y|Add1~29_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~30\);

-- Location: FF_X12_Y34_N8
\data|team_menu|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~29_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(2));

-- Location: LABCELL_X12_Y34_N9
\data|team_menu|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~21_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~30\ ))
-- \data|team_menu|testCountX_Y|Add1~22\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|team_menu|testCountX_Y|Add1~30\,
	sumout => \data|team_menu|testCountX_Y|Add1~21_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~22\);

-- Location: FF_X12_Y34_N11
\data|team_menu|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~21_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(3));

-- Location: LABCELL_X12_Y34_N12
\data|team_menu|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~17_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~22\ ))
-- \data|team_menu|testCountX_Y|Add1~18\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|team_menu|testCountX_Y|Add1~22\,
	sumout => \data|team_menu|testCountX_Y|Add1~17_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~18\);

-- Location: FF_X12_Y34_N14
\data|team_menu|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~17_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(4));

-- Location: LABCELL_X12_Y34_N15
\data|team_menu|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~13_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~18\ ))
-- \data|team_menu|testCountX_Y|Add1~14\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|team_menu|testCountX_Y|Add1~18\,
	sumout => \data|team_menu|testCountX_Y|Add1~13_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~14\);

-- Location: FF_X12_Y34_N17
\data|team_menu|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~13_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(5));

-- Location: LABCELL_X12_Y34_N18
\data|team_menu|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~9_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~14\ ))
-- \data|team_menu|testCountX_Y|Add1~10\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|team_menu|testCountX_Y|Add1~14\,
	sumout => \data|team_menu|testCountX_Y|Add1~9_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~10\);

-- Location: FF_X12_Y34_N20
\data|team_menu|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~9_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(6));

-- Location: LABCELL_X12_Y34_N21
\data|team_menu|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~5_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~10\ ))
-- \data|team_menu|testCountX_Y|Add1~6\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|team_menu|testCountX_Y|Add1~10\,
	sumout => \data|team_menu|testCountX_Y|Add1~5_sumout\,
	cout => \data|team_menu|testCountX_Y|Add1~6\);

-- Location: FF_X12_Y34_N23
\data|team_menu|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~5_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(7));

-- Location: LABCELL_X12_Y34_N24
\data|team_menu|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add1~25_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|team_menu|testCountX_Y|Add1~6\,
	sumout => \data|team_menu|testCountX_Y|Add1~25_sumout\);

-- Location: FF_X12_Y34_N26
\data|team_menu|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add1~25_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_x\(8));

-- Location: LABCELL_X12_Y34_N48
\data|team_menu|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Equal1~1_combout\ = ( !\data|team_menu|testCountX_Y|out_x\(8) & ( (\data|team_menu|testCountX_Y|out_x\(2) & !\data|team_menu|testCountX_Y|out_x\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_menu|testCountX_Y|ALT_INV_out_x\(2),
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(1),
	dataf => \data|team_menu|testCountX_Y|ALT_INV_out_x\(8),
	combout => \data|team_menu|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X12_Y34_N42
\data|team_menu|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Equal1~0_combout\ = ( \data|team_menu|testCountX_Y|out_x\(0) & ( \data|team_menu|testCountX_Y|out_x\(3) & ( (\data|team_menu|testCountX_Y|out_x\(7) & (\data|team_menu|testCountX_Y|out_x\(4) & 
-- (!\data|team_menu|testCountX_Y|out_x\(6) & !\data|team_menu|testCountX_Y|out_x\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|team_menu|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(6),
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(5),
	datae => \data|team_menu|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|team_menu|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|team_menu|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X12_Y34_N51
\data|team_menu|testCountX_Y|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Equal1~2_combout\ = ( \data|team_menu|testCountX_Y|Equal1~0_combout\ & ( \data|team_menu|testCountX_Y|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \data|team_menu|testCountX_Y|ALT_INV_Equal1~0_combout\,
	combout => \data|team_menu|testCountX_Y|Equal1~2_combout\);

-- Location: LABCELL_X13_Y34_N30
\data|team_menu|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~29_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_menu|testCountX_Y|Add0~30\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|team_menu|testCountX_Y|Add0~29_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~30\);

-- Location: FF_X22_Y32_N20
\control|presentstate.reset_state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.reset_state~q\);

-- Location: LABCELL_X12_Y34_N54
\data|team_menu|testCountX_Y|out_y[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|out_y[1]~0_combout\ = ( \data|team_menu|testCountX_Y|Equal1~2_combout\ & ( (!\control|presentstate.reset_state~q\) # (\data|team_menu|testCountX_Y|always0~1_combout\) ) ) # ( !\data|team_menu|testCountX_Y|Equal1~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|team_menu|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \data|team_menu|testCountX_Y|ALT_INV_Equal1~2_combout\,
	combout => \data|team_menu|testCountX_Y|out_y[1]~0_combout\);

-- Location: FF_X13_Y34_N31
\data|team_menu|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~29_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(0));

-- Location: LABCELL_X13_Y34_N33
\data|team_menu|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~25_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~30\ ))
-- \data|team_menu|testCountX_Y|Add0~26\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|team_menu|testCountX_Y|Add0~30\,
	sumout => \data|team_menu|testCountX_Y|Add0~25_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~26\);

-- Location: FF_X13_Y34_N35
\data|team_menu|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~25_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(1));

-- Location: LABCELL_X13_Y34_N36
\data|team_menu|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~21_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~26\ ))
-- \data|team_menu|testCountX_Y|Add0~22\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|team_menu|testCountX_Y|Add0~26\,
	sumout => \data|team_menu|testCountX_Y|Add0~21_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~22\);

-- Location: FF_X13_Y34_N38
\data|team_menu|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~21_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(2));

-- Location: LABCELL_X13_Y34_N39
\data|team_menu|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~17_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~22\ ))
-- \data|team_menu|testCountX_Y|Add0~18\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|team_menu|testCountX_Y|Add0~22\,
	sumout => \data|team_menu|testCountX_Y|Add0~17_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~18\);

-- Location: FF_X13_Y34_N41
\data|team_menu|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~17_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(3));

-- Location: LABCELL_X13_Y34_N42
\data|team_menu|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~13_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~18\ ))
-- \data|team_menu|testCountX_Y|Add0~14\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|team_menu|testCountX_Y|Add0~18\,
	sumout => \data|team_menu|testCountX_Y|Add0~13_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~14\);

-- Location: FF_X13_Y34_N44
\data|team_menu|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~13_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(4));

-- Location: LABCELL_X13_Y34_N45
\data|team_menu|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~9_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~14\ ))
-- \data|team_menu|testCountX_Y|Add0~10\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|team_menu|testCountX_Y|Add0~14\,
	sumout => \data|team_menu|testCountX_Y|Add0~9_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~10\);

-- Location: FF_X13_Y34_N47
\data|team_menu|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~9_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(5));

-- Location: LABCELL_X13_Y34_N48
\data|team_menu|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~5_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~10\ ))
-- \data|team_menu|testCountX_Y|Add0~6\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|team_menu|testCountX_Y|Add0~10\,
	sumout => \data|team_menu|testCountX_Y|Add0~5_sumout\,
	cout => \data|team_menu|testCountX_Y|Add0~6\);

-- Location: FF_X13_Y34_N50
\data|team_menu|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~5_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(6));

-- Location: LABCELL_X13_Y34_N51
\data|team_menu|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|Add0~1_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|team_menu|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|team_menu|testCountX_Y|Add0~6\,
	sumout => \data|team_menu|testCountX_Y|Add0~1_sumout\);

-- Location: FF_X13_Y34_N52
\data|team_menu|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCountX_Y|Add0~1_sumout\,
	sclr => \data|team_menu|testCountX_Y|out_y[1]~0_combout\,
	ena => \data|team_menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCountX_Y|out_y\(7));

-- Location: LABCELL_X13_Y34_N24
\data|team_menu|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|always0~0_combout\ = ( !\data|team_menu|testCountX_Y|out_y\(5) & ( !\data|team_menu|testCountX_Y|out_y\(1) & ( (\data|team_menu|testCountX_Y|out_y\(2) & (!\data|team_menu|testCountX_Y|out_y\(3) & 
-- (!\data|team_menu|testCountX_Y|out_y\(0) & \data|team_menu|testCountX_Y|out_y\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCountX_Y|ALT_INV_out_y\(2),
	datab => \data|team_menu|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(0),
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_y\(4),
	datae => \data|team_menu|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|team_menu|testCountX_Y|ALT_INV_out_y\(1),
	combout => \data|team_menu|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X12_Y34_N57
\data|team_menu|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCountX_Y|always0~1_combout\ = ( \data|team_menu|testCountX_Y|always0~0_combout\ & ( (!\data|team_menu|testCountX_Y|out_y\(7) & \data|team_menu|testCountX_Y|out_y\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCountX_Y|ALT_INV_out_y\(7),
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(6),
	dataf => \data|team_menu|testCountX_Y|ALT_INV_always0~0_combout\,
	combout => \data|team_menu|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X22_Y31_N0
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~21_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~22\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~21_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~22\);

-- Location: LABCELL_X22_Y31_N15
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~25_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~30\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~26\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~30\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~25_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~26\);

-- Location: LABCELL_X22_Y31_N18
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~17_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~26\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~18\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~26\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~17_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~18\);

-- Location: LABCELL_X19_Y31_N30
\data|Menu|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~29_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|Menu|testCountX_Y|Add0~30\ = CARRY(( \data|Menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|Menu|testCountX_Y|Add0~29_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~30\);

-- Location: LABCELL_X19_Y34_N30
\data|Menu|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~1_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|Menu|testCountX_Y|Add1~2\ = CARRY(( \data|Menu|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|Menu|testCountX_Y|Add1~1_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~2\);

-- Location: LABCELL_X22_Y34_N30
\data|trainer|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~13_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|trainer|testCountX_Y|Add1~14\ = CARRY(( \data|trainer|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|trainer|testCountX_Y|Add1~13_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~14\);

-- Location: MLABCELL_X21_Y31_N30
\data|trainer|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~13_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|trainer|testCountX_Y|Add0~14\ = CARRY(( \data|trainer|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|trainer|testCountX_Y|Add0~13_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~14\);

-- Location: MLABCELL_X21_Y31_N57
\data|trainer|testCountX_Y|out_y[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|out_y[7]~0_combout\ = ( \data|trainer|testCountX_Y|Equal1~1_combout\ & ( (!\control|presentstate.reset_state~q\) # (\data|trainer|testCountX_Y|always0~1_combout\) ) ) # ( !\data|trainer|testCountX_Y|Equal1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|trainer|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \data|trainer|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|trainer|testCountX_Y|out_y[7]~0_combout\);

-- Location: FF_X21_Y31_N31
\data|trainer|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~13_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(0));

-- Location: MLABCELL_X21_Y31_N33
\data|trainer|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~9_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~14\ ))
-- \data|trainer|testCountX_Y|Add0~10\ = CARRY(( \data|trainer|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|trainer|testCountX_Y|Add0~14\,
	sumout => \data|trainer|testCountX_Y|Add0~9_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~10\);

-- Location: FF_X21_Y31_N35
\data|trainer|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~9_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(1));

-- Location: MLABCELL_X21_Y31_N36
\data|trainer|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~5_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~10\ ))
-- \data|trainer|testCountX_Y|Add0~6\ = CARRY(( \data|trainer|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|trainer|testCountX_Y|Add0~10\,
	sumout => \data|trainer|testCountX_Y|Add0~5_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~6\);

-- Location: FF_X21_Y31_N38
\data|trainer|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~5_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(2));

-- Location: MLABCELL_X21_Y31_N39
\data|trainer|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~1_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~6\ ))
-- \data|trainer|testCountX_Y|Add0~2\ = CARRY(( \data|trainer|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|trainer|testCountX_Y|Add0~6\,
	sumout => \data|trainer|testCountX_Y|Add0~1_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~2\);

-- Location: FF_X21_Y31_N41
\data|trainer|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~1_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(3));

-- Location: MLABCELL_X21_Y31_N42
\data|trainer|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~21_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~2\ ))
-- \data|trainer|testCountX_Y|Add0~22\ = CARRY(( \data|trainer|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|trainer|testCountX_Y|Add0~2\,
	sumout => \data|trainer|testCountX_Y|Add0~21_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~22\);

-- Location: FF_X21_Y31_N44
\data|trainer|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~21_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(4));

-- Location: MLABCELL_X21_Y31_N45
\data|trainer|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~17_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~22\ ))
-- \data|trainer|testCountX_Y|Add0~18\ = CARRY(( \data|trainer|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|trainer|testCountX_Y|Add0~22\,
	sumout => \data|trainer|testCountX_Y|Add0~17_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~18\);

-- Location: FF_X21_Y31_N47
\data|trainer|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~17_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(5));

-- Location: MLABCELL_X21_Y31_N48
\data|trainer|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~29_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~18\ ))
-- \data|trainer|testCountX_Y|Add0~30\ = CARRY(( \data|trainer|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|trainer|testCountX_Y|Add0~18\,
	sumout => \data|trainer|testCountX_Y|Add0~29_sumout\,
	cout => \data|trainer|testCountX_Y|Add0~30\);

-- Location: FF_X21_Y31_N50
\data|trainer|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~29_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(6));

-- Location: MLABCELL_X21_Y31_N51
\data|trainer|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add0~25_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|trainer|testCountX_Y|Add0~30\,
	sumout => \data|trainer|testCountX_Y|Add0~25_sumout\);

-- Location: FF_X21_Y31_N52
\data|trainer|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add0~25_sumout\,
	sclr => \data|trainer|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_y\(7));

-- Location: MLABCELL_X21_Y31_N24
\data|trainer|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|always0~0_combout\ = ( \data|trainer|testCountX_Y|out_y\(5) & ( \data|trainer|testCountX_Y|out_y\(4) & ( (!\data|trainer|testCountX_Y|out_y\(7) & !\data|trainer|testCountX_Y|out_y\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|trainer|testCountX_Y|ALT_INV_out_y\(7),
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(6),
	datae => \data|trainer|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|trainer|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|trainer|testCountX_Y|always0~0_combout\);

-- Location: MLABCELL_X21_Y31_N54
\data|trainer|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|always0~1_combout\ = ( !\data|trainer|testCountX_Y|out_y\(0) & ( (\data|trainer|testCountX_Y|out_y\(1) & (\data|trainer|testCountX_Y|out_y\(3) & (\data|trainer|testCountX_Y|always0~0_combout\ & 
-- !\data|trainer|testCountX_Y|out_y\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|trainer|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|trainer|testCountX_Y|ALT_INV_always0~0_combout\,
	datad => \data|trainer|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|trainer|testCountX_Y|ALT_INV_out_y\(0),
	combout => \data|trainer|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X16_Y33_N30
\data|pikachu_HP|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~9_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|pikachu_HP|testCountX_Y|Add0~10\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~9_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~10\);

-- Location: LABCELL_X18_Y35_N30
\data|pikachu_HP|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~1_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|pikachu_HP|testCountX_Y|Add1~2\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~1_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~2\);

-- Location: LABCELL_X18_Y33_N30
\data|meowth_HP|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~25_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_HP|testCountX_Y|Add0~26\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|meowth_HP|testCountX_Y|Add0~25_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~26\);

-- Location: LABCELL_X19_Y35_N30
\data|meowth_HP|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~13_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_HP|testCountX_Y|Add1~14\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|meowth_HP|testCountX_Y|Add1~13_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~14\);

-- Location: MLABCELL_X21_Y32_N30
\data|title|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~13_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|title|testCountX_Y|Add1~14\ = CARRY(( \data|title|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|title|testCountX_Y|Add1~13_sumout\,
	cout => \data|title|testCountX_Y|Add1~14\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X16_Y34_N30
\data|title|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~21_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|title|testCountX_Y|Add0~22\ = CARRY(( \data|title|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|title|testCountX_Y|Add0~21_sumout\,
	cout => \data|title|testCountX_Y|Add0~22\);

-- Location: LABCELL_X16_Y34_N9
\data|title|testCountX_Y|out_y[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|out_y[6]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\data|title|testCountX_Y|Equal1~1_combout\) # (\data|title|testCountX_Y|always0~1_combout\) ) ) # ( !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|title|testCountX_Y|ALT_INV_always0~1_combout\,
	datad => \data|title|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|title|testCountX_Y|out_y[6]~0_combout\);

-- Location: FF_X16_Y34_N31
\data|title|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~21_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(0));

-- Location: LABCELL_X16_Y34_N33
\data|title|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~29_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~22\ ))
-- \data|title|testCountX_Y|Add0~30\ = CARRY(( \data|title|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|title|testCountX_Y|Add0~22\,
	sumout => \data|title|testCountX_Y|Add0~29_sumout\,
	cout => \data|title|testCountX_Y|Add0~30\);

-- Location: FF_X16_Y34_N34
\data|title|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~29_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(1));

-- Location: LABCELL_X16_Y34_N36
\data|title|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~25_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~30\ ))
-- \data|title|testCountX_Y|Add0~26\ = CARRY(( \data|title|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|title|testCountX_Y|Add0~30\,
	sumout => \data|title|testCountX_Y|Add0~25_sumout\,
	cout => \data|title|testCountX_Y|Add0~26\);

-- Location: FF_X16_Y34_N38
\data|title|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~25_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(2));

-- Location: LABCELL_X16_Y34_N39
\data|title|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~17_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~26\ ))
-- \data|title|testCountX_Y|Add0~18\ = CARRY(( \data|title|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|title|testCountX_Y|Add0~26\,
	sumout => \data|title|testCountX_Y|Add0~17_sumout\,
	cout => \data|title|testCountX_Y|Add0~18\);

-- Location: FF_X16_Y34_N41
\data|title|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~17_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(3));

-- Location: LABCELL_X16_Y34_N42
\data|title|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~5_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~18\ ))
-- \data|title|testCountX_Y|Add0~6\ = CARRY(( \data|title|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|title|testCountX_Y|Add0~18\,
	sumout => \data|title|testCountX_Y|Add0~5_sumout\,
	cout => \data|title|testCountX_Y|Add0~6\);

-- Location: FF_X16_Y34_N44
\data|title|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~5_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(4));

-- Location: LABCELL_X16_Y34_N45
\data|title|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~1_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~6\ ))
-- \data|title|testCountX_Y|Add0~2\ = CARRY(( \data|title|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|title|testCountX_Y|Add0~6\,
	sumout => \data|title|testCountX_Y|Add0~1_sumout\,
	cout => \data|title|testCountX_Y|Add0~2\);

-- Location: FF_X16_Y34_N46
\data|title|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~1_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(5));

-- Location: FF_X16_Y34_N52
\data|title|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~9_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(7));

-- Location: LABCELL_X16_Y34_N48
\data|title|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~13_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~2\ ))
-- \data|title|testCountX_Y|Add0~14\ = CARRY(( \data|title|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|title|testCountX_Y|Add0~2\,
	sumout => \data|title|testCountX_Y|Add0~13_sumout\,
	cout => \data|title|testCountX_Y|Add0~14\);

-- Location: FF_X16_Y34_N50
\data|title|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~13_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y\(6));

-- Location: LABCELL_X16_Y34_N51
\data|title|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add0~9_sumout\ = SUM(( \data|title|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|title|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|title|testCountX_Y|Add0~14\,
	sumout => \data|title|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X16_Y34_N53
\data|title|testCountX_Y|out_y[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add0~9_sumout\,
	sclr => \data|title|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_y[7]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y34_N0
\data|title|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|always0~0_combout\ = ( \data|title|testCountX_Y|out_y\(1) & ( (\data|title|testCountX_Y|out_y[7]~DUPLICATE_q\ & (\data|title|testCountX_Y|out_y\(6) & \data|title|testCountX_Y|out_y\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\,
	datac => \data|title|testCountX_Y|ALT_INV_out_y\(6),
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|title|testCountX_Y|ALT_INV_out_y\(1),
	combout => \data|title|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X16_Y34_N6
\data|title|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|always0~1_combout\ = ( \data|title|testCountX_Y|out_y\(3) & ( (\data|title|testCountX_Y|out_y\(5) & (!\data|title|testCountX_Y|out_y\(4) & (\data|title|testCountX_Y|out_y\(0) & \data|title|testCountX_Y|always0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_y\(5),
	datab => \data|title|testCountX_Y|ALT_INV_out_y\(4),
	datac => \data|title|testCountX_Y|ALT_INV_out_y\(0),
	datad => \data|title|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|title|testCountX_Y|ALT_INV_out_y\(3),
	combout => \data|title|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X18_Y32_N36
\control|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector0~0_combout\ = ( \data|title|testCountX_Y|always0~1_combout\ & ( (!\control|presentstate.reset_state~q\) # ((\control|presentstate.draw_title~q\ & ((!\SW[0]~input_o\) # (!\data|title|testCountX_Y|Equal1~1_combout\)))) ) ) # ( 
-- !\data|title|testCountX_Y|always0~1_combout\ & ( (!\control|presentstate.reset_state~q\) # (\control|presentstate.draw_title~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111110101010111111101010101011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	datab => \ALT_INV_SW[0]~input_o\,
	datac => \data|title|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \control|ALT_INV_presentstate.draw_title~q\,
	dataf => \data|title|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector0~0_combout\);

-- Location: FF_X18_Y32_N38
\control|presentstate.draw_title\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector0~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_title~q\);

-- Location: LABCELL_X16_Y34_N12
\data|title|testCountX_Y|out_x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|out_x[0]~0_combout\ = ( \data|title|testCountX_Y|Equal1~1_combout\ ) # ( !\data|title|testCountX_Y|Equal1~1_combout\ & ( !\control|presentstate.draw_title~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111111001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.draw_title~q\,
	datae => \data|title|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|title|testCountX_Y|out_x[0]~0_combout\);

-- Location: FF_X21_Y32_N32
\data|title|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~13_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(0));

-- Location: MLABCELL_X21_Y32_N33
\data|title|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~17_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~14\ ))
-- \data|title|testCountX_Y|Add1~18\ = CARRY(( \data|title|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|title|testCountX_Y|Add1~14\,
	sumout => \data|title|testCountX_Y|Add1~17_sumout\,
	cout => \data|title|testCountX_Y|Add1~18\);

-- Location: FF_X21_Y32_N34
\data|title|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~17_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(1));

-- Location: MLABCELL_X21_Y32_N36
\data|title|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~21_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~18\ ))
-- \data|title|testCountX_Y|Add1~22\ = CARRY(( \data|title|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|title|testCountX_Y|Add1~18\,
	sumout => \data|title|testCountX_Y|Add1~21_sumout\,
	cout => \data|title|testCountX_Y|Add1~22\);

-- Location: FF_X21_Y32_N37
\data|title|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~21_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(2));

-- Location: MLABCELL_X21_Y32_N39
\data|title|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~25_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~22\ ))
-- \data|title|testCountX_Y|Add1~26\ = CARRY(( \data|title|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|title|testCountX_Y|Add1~22\,
	sumout => \data|title|testCountX_Y|Add1~25_sumout\,
	cout => \data|title|testCountX_Y|Add1~26\);

-- Location: FF_X21_Y32_N41
\data|title|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~25_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(3));

-- Location: MLABCELL_X21_Y32_N42
\data|title|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~29_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~26\ ))
-- \data|title|testCountX_Y|Add1~30\ = CARRY(( \data|title|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|title|testCountX_Y|Add1~26\,
	sumout => \data|title|testCountX_Y|Add1~29_sumout\,
	cout => \data|title|testCountX_Y|Add1~30\);

-- Location: FF_X21_Y32_N43
\data|title|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~29_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(4));

-- Location: MLABCELL_X21_Y32_N45
\data|title|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~33_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~30\ ))
-- \data|title|testCountX_Y|Add1~34\ = CARRY(( \data|title|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|title|testCountX_Y|Add1~30\,
	sumout => \data|title|testCountX_Y|Add1~33_sumout\,
	cout => \data|title|testCountX_Y|Add1~34\);

-- Location: FF_X21_Y32_N47
\data|title|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~33_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(5));

-- Location: MLABCELL_X21_Y32_N48
\data|title|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~9_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~34\ ))
-- \data|title|testCountX_Y|Add1~10\ = CARRY(( \data|title|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|title|testCountX_Y|Add1~34\,
	sumout => \data|title|testCountX_Y|Add1~9_sumout\,
	cout => \data|title|testCountX_Y|Add1~10\);

-- Location: FF_X21_Y32_N50
\data|title|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~9_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(6));

-- Location: MLABCELL_X21_Y32_N51
\data|title|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~5_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~10\ ))
-- \data|title|testCountX_Y|Add1~6\ = CARRY(( \data|title|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|title|testCountX_Y|Add1~10\,
	sumout => \data|title|testCountX_Y|Add1~5_sumout\,
	cout => \data|title|testCountX_Y|Add1~6\);

-- Location: FF_X21_Y32_N52
\data|title|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~5_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(7));

-- Location: MLABCELL_X21_Y32_N54
\data|title|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Add1~1_sumout\ = SUM(( \data|title|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|title|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|title|testCountX_Y|Add1~6\,
	sumout => \data|title|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X21_Y32_N55
\data|title|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCountX_Y|Add1~1_sumout\,
	sclr => \data|title|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X21_Y32_N6
\data|title|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Equal1~0_combout\ = ( \data|title|testCountX_Y|out_x\(8) & ( \data|title|testCountX_Y|out_x\(3) & ( (!\data|title|testCountX_Y|out_x\(7) & (\data|title|testCountX_Y|out_x\(0) & \data|title|testCountX_Y|out_x\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|title|testCountX_Y|ALT_INV_out_x\(0),
	datac => \data|title|testCountX_Y|ALT_INV_out_x\(1),
	datae => \data|title|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|title|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|title|testCountX_Y|Equal1~0_combout\);

-- Location: MLABCELL_X21_Y32_N12
\data|title|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCountX_Y|Equal1~1_combout\ = ( \data|title|testCountX_Y|out_x\(5) & ( \data|title|testCountX_Y|Equal1~0_combout\ & ( (!\data|title|testCountX_Y|out_x\(6) & (\data|title|testCountX_Y|out_x\(2) & \data|title|testCountX_Y|out_x\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_x\(6),
	datab => \data|title|testCountX_Y|ALT_INV_out_x\(2),
	datac => \data|title|testCountX_Y|ALT_INV_out_x\(4),
	datae => \data|title|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|title|testCountX_Y|ALT_INV_Equal1~0_combout\,
	combout => \data|title|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X17_Y32_N30
\data|clear_screen|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~13_sumout\ = SUM(( \data|clear_screen|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|clear_screen|Add1~14\ = CARRY(( \data|clear_screen|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|clear_screen|Add1~13_sumout\,
	cout => \data|clear_screen|Add1~14\);

-- Location: LABCELL_X17_Y32_N48
\data|clear_screen|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~9_sumout\ = SUM(( \data|clear_screen|out_x\(6) ) + ( GND ) + ( \data|clear_screen|Add1~34\ ))
-- \data|clear_screen|Add1~10\ = CARRY(( \data|clear_screen|out_x\(6) ) + ( GND ) + ( \data|clear_screen|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(6),
	cin => \data|clear_screen|Add1~34\,
	sumout => \data|clear_screen|Add1~9_sumout\,
	cout => \data|clear_screen|Add1~10\);

-- Location: LABCELL_X17_Y32_N51
\data|clear_screen|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~5_sumout\ = SUM(( \data|clear_screen|out_x\(7) ) + ( GND ) + ( \data|clear_screen|Add1~10\ ))
-- \data|clear_screen|Add1~6\ = CARRY(( \data|clear_screen|out_x\(7) ) + ( GND ) + ( \data|clear_screen|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(7),
	cin => \data|clear_screen|Add1~10\,
	sumout => \data|clear_screen|Add1~5_sumout\,
	cout => \data|clear_screen|Add1~6\);

-- Location: FF_X17_Y32_N52
\data|clear_screen|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~5_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(7));

-- Location: LABCELL_X17_Y32_N54
\data|clear_screen|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~1_sumout\ = SUM(( \data|clear_screen|out_x\(8) ) + ( GND ) + ( \data|clear_screen|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(8),
	cin => \data|clear_screen|Add1~6\,
	sumout => \data|clear_screen|Add1~1_sumout\);

-- Location: FF_X17_Y32_N55
\data|clear_screen|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~1_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(8));

-- Location: FF_X17_Y32_N41
\data|clear_screen|out_x[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~25_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x[3]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y32_N6
\data|clear_screen|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Equal1~0_combout\ = ( \data|clear_screen|out_x\(0) & ( (\data|clear_screen|out_x\(2) & (\data|clear_screen|out_x\(4) & (\data|clear_screen|out_x\(1) & \data|clear_screen|out_x[3]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_x\(2),
	datab => \data|clear_screen|ALT_INV_out_x\(4),
	datac => \data|clear_screen|ALT_INV_out_x\(1),
	datad => \data|clear_screen|ALT_INV_out_x[3]~DUPLICATE_q\,
	dataf => \data|clear_screen|ALT_INV_out_x\(0),
	combout => \data|clear_screen|Equal1~0_combout\);

-- Location: LABCELL_X18_Y34_N3
\data|clear_screen|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Equal1~2_combout\ = ( \data|clear_screen|Equal1~0_combout\ & ( \data|clear_screen|Equal1~1_combout\ & ( \data|clear_screen|out_x\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|clear_screen|ALT_INV_out_x\(8),
	datae => \data|clear_screen|ALT_INV_Equal1~0_combout\,
	dataf => \data|clear_screen|ALT_INV_Equal1~1_combout\,
	combout => \data|clear_screen|Equal1~2_combout\);

-- Location: LABCELL_X18_Y34_N9
\data|clear_screen|out_x[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|out_x[4]~0_combout\ = ( \control|presentstate.white_out~q\ & ( \data|clear_screen|Equal1~2_combout\ ) ) # ( !\control|presentstate.white_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_Equal1~2_combout\,
	datae => \control|ALT_INV_presentstate.white_out~q\,
	combout => \data|clear_screen|out_x[4]~0_combout\);

-- Location: FF_X17_Y32_N32
\data|clear_screen|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~13_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(0));

-- Location: LABCELL_X17_Y32_N33
\data|clear_screen|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~17_sumout\ = SUM(( \data|clear_screen|out_x\(1) ) + ( GND ) + ( \data|clear_screen|Add1~14\ ))
-- \data|clear_screen|Add1~18\ = CARRY(( \data|clear_screen|out_x\(1) ) + ( GND ) + ( \data|clear_screen|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(1),
	cin => \data|clear_screen|Add1~14\,
	sumout => \data|clear_screen|Add1~17_sumout\,
	cout => \data|clear_screen|Add1~18\);

-- Location: FF_X17_Y32_N35
\data|clear_screen|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~17_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(1));

-- Location: LABCELL_X17_Y32_N36
\data|clear_screen|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~21_sumout\ = SUM(( \data|clear_screen|out_x\(2) ) + ( GND ) + ( \data|clear_screen|Add1~18\ ))
-- \data|clear_screen|Add1~22\ = CARRY(( \data|clear_screen|out_x\(2) ) + ( GND ) + ( \data|clear_screen|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(2),
	cin => \data|clear_screen|Add1~18\,
	sumout => \data|clear_screen|Add1~21_sumout\,
	cout => \data|clear_screen|Add1~22\);

-- Location: FF_X17_Y32_N38
\data|clear_screen|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~21_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(2));

-- Location: LABCELL_X17_Y32_N39
\data|clear_screen|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~25_sumout\ = SUM(( \data|clear_screen|out_x\(3) ) + ( GND ) + ( \data|clear_screen|Add1~22\ ))
-- \data|clear_screen|Add1~26\ = CARRY(( \data|clear_screen|out_x\(3) ) + ( GND ) + ( \data|clear_screen|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(3),
	cin => \data|clear_screen|Add1~22\,
	sumout => \data|clear_screen|Add1~25_sumout\,
	cout => \data|clear_screen|Add1~26\);

-- Location: FF_X17_Y32_N40
\data|clear_screen|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~25_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(3));

-- Location: LABCELL_X17_Y32_N42
\data|clear_screen|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~29_sumout\ = SUM(( \data|clear_screen|out_x\(4) ) + ( GND ) + ( \data|clear_screen|Add1~26\ ))
-- \data|clear_screen|Add1~30\ = CARRY(( \data|clear_screen|out_x\(4) ) + ( GND ) + ( \data|clear_screen|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(4),
	cin => \data|clear_screen|Add1~26\,
	sumout => \data|clear_screen|Add1~29_sumout\,
	cout => \data|clear_screen|Add1~30\);

-- Location: FF_X17_Y32_N44
\data|clear_screen|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~29_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(4));

-- Location: LABCELL_X17_Y32_N45
\data|clear_screen|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add1~33_sumout\ = SUM(( \data|clear_screen|out_x\(5) ) + ( GND ) + ( \data|clear_screen|Add1~30\ ))
-- \data|clear_screen|Add1~34\ = CARRY(( \data|clear_screen|out_x\(5) ) + ( GND ) + ( \data|clear_screen|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_x\(5),
	cin => \data|clear_screen|Add1~30\,
	sumout => \data|clear_screen|Add1~33_sumout\,
	cout => \data|clear_screen|Add1~34\);

-- Location: FF_X17_Y32_N46
\data|clear_screen|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~33_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(5));

-- Location: FF_X17_Y32_N49
\data|clear_screen|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~9_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x\(6));

-- Location: FF_X17_Y32_N53
\data|clear_screen|out_x[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add1~5_sumout\,
	sclr => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_x[7]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y32_N24
\data|clear_screen|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Equal1~1_combout\ = ( !\data|clear_screen|out_x[7]~DUPLICATE_q\ & ( (!\data|clear_screen|out_x\(6) & \data|clear_screen|out_x\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|clear_screen|ALT_INV_out_x\(6),
	datad => \data|clear_screen|ALT_INV_out_x\(5),
	dataf => \data|clear_screen|ALT_INV_out_x[7]~DUPLICATE_q\,
	combout => \data|clear_screen|Equal1~1_combout\);

-- Location: LABCELL_X18_Y34_N30
\data|clear_screen|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~29_sumout\ = SUM(( \data|clear_screen|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|clear_screen|Add0~30\ = CARRY(( \data|clear_screen|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|clear_screen|Add0~29_sumout\,
	cout => \data|clear_screen|Add0~30\);

-- Location: FF_X18_Y34_N32
\data|clear_screen|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~29_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(0));

-- Location: LABCELL_X18_Y34_N33
\data|clear_screen|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~25_sumout\ = SUM(( \data|clear_screen|out_y\(1) ) + ( GND ) + ( \data|clear_screen|Add0~30\ ))
-- \data|clear_screen|Add0~26\ = CARRY(( \data|clear_screen|out_y\(1) ) + ( GND ) + ( \data|clear_screen|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(1),
	cin => \data|clear_screen|Add0~30\,
	sumout => \data|clear_screen|Add0~25_sumout\,
	cout => \data|clear_screen|Add0~26\);

-- Location: FF_X18_Y34_N34
\data|clear_screen|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~25_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(1));

-- Location: LABCELL_X18_Y34_N36
\data|clear_screen|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~21_sumout\ = SUM(( \data|clear_screen|out_y\(2) ) + ( GND ) + ( \data|clear_screen|Add0~26\ ))
-- \data|clear_screen|Add0~22\ = CARRY(( \data|clear_screen|out_y\(2) ) + ( GND ) + ( \data|clear_screen|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(2),
	cin => \data|clear_screen|Add0~26\,
	sumout => \data|clear_screen|Add0~21_sumout\,
	cout => \data|clear_screen|Add0~22\);

-- Location: FF_X18_Y34_N37
\data|clear_screen|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~21_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(2));

-- Location: LABCELL_X18_Y34_N39
\data|clear_screen|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~17_sumout\ = SUM(( \data|clear_screen|out_y\(3) ) + ( GND ) + ( \data|clear_screen|Add0~22\ ))
-- \data|clear_screen|Add0~18\ = CARRY(( \data|clear_screen|out_y\(3) ) + ( GND ) + ( \data|clear_screen|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(3),
	cin => \data|clear_screen|Add0~22\,
	sumout => \data|clear_screen|Add0~17_sumout\,
	cout => \data|clear_screen|Add0~18\);

-- Location: FF_X18_Y34_N40
\data|clear_screen|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~17_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(3));

-- Location: LABCELL_X18_Y34_N42
\data|clear_screen|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~5_sumout\ = SUM(( \data|clear_screen|out_y\(4) ) + ( GND ) + ( \data|clear_screen|Add0~18\ ))
-- \data|clear_screen|Add0~6\ = CARRY(( \data|clear_screen|out_y\(4) ) + ( GND ) + ( \data|clear_screen|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(4),
	cin => \data|clear_screen|Add0~18\,
	sumout => \data|clear_screen|Add0~5_sumout\,
	cout => \data|clear_screen|Add0~6\);

-- Location: FF_X18_Y34_N43
\data|clear_screen|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~5_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(4));

-- Location: LABCELL_X18_Y34_N12
\data|clear_screen|out_y[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|out_y[6]~0_combout\ = ( \data|clear_screen|Equal1~2_combout\ & ( \control|presentstate.reset_state~q\ & ( (\data|clear_screen|Equal0~0_combout\ & (!\data|clear_screen|out_y\(4) & \data|clear_screen|out_y\(3))) ) ) ) # ( 
-- !\data|clear_screen|Equal1~2_combout\ & ( \control|presentstate.reset_state~q\ ) ) # ( \data|clear_screen|Equal1~2_combout\ & ( !\control|presentstate.reset_state~q\ ) ) # ( !\data|clear_screen|Equal1~2_combout\ & ( !\control|presentstate.reset_state~q\ ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_Equal0~0_combout\,
	datab => \data|clear_screen|ALT_INV_out_y\(4),
	datac => \data|clear_screen|ALT_INV_out_y\(3),
	datae => \data|clear_screen|ALT_INV_Equal1~2_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|clear_screen|out_y[6]~0_combout\);

-- Location: FF_X18_Y34_N52
\data|clear_screen|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~9_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(7));

-- Location: LABCELL_X18_Y34_N45
\data|clear_screen|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~1_sumout\ = SUM(( \data|clear_screen|out_y\(5) ) + ( GND ) + ( \data|clear_screen|Add0~6\ ))
-- \data|clear_screen|Add0~2\ = CARRY(( \data|clear_screen|out_y\(5) ) + ( GND ) + ( \data|clear_screen|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(5),
	cin => \data|clear_screen|Add0~6\,
	sumout => \data|clear_screen|Add0~1_sumout\,
	cout => \data|clear_screen|Add0~2\);

-- Location: FF_X18_Y34_N47
\data|clear_screen|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~1_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(5));

-- Location: LABCELL_X18_Y34_N48
\data|clear_screen|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~13_sumout\ = SUM(( \data|clear_screen|out_y\(6) ) + ( GND ) + ( \data|clear_screen|Add0~2\ ))
-- \data|clear_screen|Add0~14\ = CARRY(( \data|clear_screen|out_y\(6) ) + ( GND ) + ( \data|clear_screen|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(6),
	cin => \data|clear_screen|Add0~2\,
	sumout => \data|clear_screen|Add0~13_sumout\,
	cout => \data|clear_screen|Add0~14\);

-- Location: FF_X18_Y34_N49
\data|clear_screen|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~13_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y\(6));

-- Location: LABCELL_X18_Y34_N51
\data|clear_screen|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Add0~9_sumout\ = SUM(( \data|clear_screen|out_y\(7) ) + ( GND ) + ( \data|clear_screen|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|clear_screen|ALT_INV_out_y\(7),
	cin => \data|clear_screen|Add0~14\,
	sumout => \data|clear_screen|Add0~9_sumout\);

-- Location: FF_X18_Y34_N53
\data|clear_screen|out_y[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|clear_screen|Add0~9_sumout\,
	sclr => \data|clear_screen|out_y[6]~0_combout\,
	ena => \data|clear_screen|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|clear_screen|out_y[7]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y34_N24
\data|clear_screen|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|clear_screen|Equal0~0_combout\ = ( \data|clear_screen|out_y\(5) & ( \data|clear_screen|out_y\(0) & ( (\data|clear_screen|out_y[7]~DUPLICATE_q\ & (\data|clear_screen|out_y\(2) & (\data|clear_screen|out_y\(1) & \data|clear_screen|out_y\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_y[7]~DUPLICATE_q\,
	datab => \data|clear_screen|ALT_INV_out_y\(2),
	datac => \data|clear_screen|ALT_INV_out_y\(1),
	datad => \data|clear_screen|ALT_INV_out_y\(6),
	datae => \data|clear_screen|ALT_INV_out_y\(5),
	dataf => \data|clear_screen|ALT_INV_out_y\(0),
	combout => \data|clear_screen|Equal0~0_combout\);

-- Location: LABCELL_X18_Y34_N18
\control|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector2~0_combout\ = ( \data|clear_screen|Equal1~0_combout\ & ( \data|clear_screen|out_y\(3) & ( (\data|clear_screen|Equal1~1_combout\ & (\data|clear_screen|out_x\(8) & (\data|clear_screen|Equal0~0_combout\ & !\data|clear_screen|out_y\(4)))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_Equal1~1_combout\,
	datab => \data|clear_screen|ALT_INV_out_x\(8),
	datac => \data|clear_screen|ALT_INV_Equal0~0_combout\,
	datad => \data|clear_screen|ALT_INV_out_y\(4),
	datae => \data|clear_screen|ALT_INV_Equal1~0_combout\,
	dataf => \data|clear_screen|ALT_INV_out_y\(3),
	combout => \control|Selector2~0_combout\);

-- Location: LABCELL_X18_Y32_N6
\control|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector1~0_combout\ = ( \control|presentstate.white_out~q\ & ( \control|Selector2~0_combout\ & ( (\data|title|testCountX_Y|Equal1~1_combout\ & (\data|title|testCountX_Y|always0~1_combout\ & (\control|presentstate.draw_title~q\ & 
-- \SW[0]~input_o\))) ) ) ) # ( !\control|presentstate.white_out~q\ & ( \control|Selector2~0_combout\ & ( (\data|title|testCountX_Y|Equal1~1_combout\ & (\data|title|testCountX_Y|always0~1_combout\ & (\control|presentstate.draw_title~q\ & \SW[0]~input_o\))) ) 
-- ) ) # ( \control|presentstate.white_out~q\ & ( !\control|Selector2~0_combout\ ) ) # ( !\control|presentstate.white_out~q\ & ( !\control|Selector2~0_combout\ & ( (\data|title|testCountX_Y|Equal1~1_combout\ & (\data|title|testCountX_Y|always0~1_combout\ & 
-- (\control|presentstate.draw_title~q\ & \SW[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \data|title|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_title~q\,
	datad => \ALT_INV_SW[0]~input_o\,
	datae => \control|ALT_INV_presentstate.white_out~q\,
	dataf => \control|ALT_INV_Selector2~0_combout\,
	combout => \control|Selector1~0_combout\);

-- Location: FF_X18_Y32_N8
\control|presentstate.white_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector1~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.white_out~q\);

-- Location: MLABCELL_X21_Y35_N0
\data|attack_one|draw_pika|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~34\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~34\);

-- Location: MLABCELL_X21_Y35_N9
\data|attack_one|draw_pika|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~18\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~14\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~18\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~14\);

-- Location: MLABCELL_X21_Y35_N12
\data|attack_one|draw_pika|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~14\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~30\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~14\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~30\);

-- Location: FF_X21_Y35_N13
\data|attack_one|draw_pika|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(4));

-- Location: MLABCELL_X21_Y35_N15
\data|attack_one|draw_pika|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~30\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~26\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~30\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~25_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~26\);

-- Location: FF_X21_Y35_N16
\data|attack_one|draw_pika|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(5));

-- Location: MLABCELL_X21_Y35_N48
\data|attack_one|draw_pika|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\ = ( !\data|attack_one|draw_pika|testCountX_Y|out_x\(0) & ( \data|attack_one|draw_pika|testCountX_Y|out_x\(4) & ( \data|attack_one|draw_pika|testCountX_Y|out_x\(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(5),
	datae => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(4),
	combout => \data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\);

-- Location: MLABCELL_X21_Y35_N36
\data|attack_one|draw_pika|testCountX_Y|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\ = ( \data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\ & ( \data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\);

-- Location: LABCELL_X22_Y30_N0
\data|attack_one|animate|sixty_hz|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~33_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|animate|sixty_hz|Add0~34\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(0),
	cin => GND,
	sumout => \data|attack_one|animate|sixty_hz|Add0~33_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~34\);

-- Location: LABCELL_X33_Y21_N0
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X13_Y30_N0
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~14\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~14\);

-- Location: LABCELL_X11_Y34_N30
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~2\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~1_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~2\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LABCELL_X13_Y35_N42
\data|attack_one|done|counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|counter[0]~1_combout\ = ( \data|attack_one|done|counter\(0) & ( \data|attack_one|done|Equal0~0_combout\ & ( (\control|presentstate.reset_state~q\ & !\data|attack_one|done|always0~0_combout\) ) ) ) # ( 
-- \data|attack_one|done|counter\(0) & ( !\data|attack_one|done|Equal0~0_combout\ & ( (!\data|attack_one|done|always0~0_combout\ & ((\control|presentstate.reset_state~q\))) # (\data|attack_one|done|always0~0_combout\ & 
-- (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( !\data|attack_one|done|counter\(0) & ( !\data|attack_one|done|Equal0~0_combout\ & ( (\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & \data|attack_one|done|always0~0_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001110100011101000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datae => \data|attack_one|done|ALT_INV_counter\(0),
	dataf => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_one|done|counter[0]~1_combout\);

-- Location: FF_X13_Y35_N43
\data|attack_one|done|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter\(0));

-- Location: LABCELL_X13_Y35_N12
\data|attack_one|done|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|counter[1]~0_combout\ = ( \data|attack_one|done|counter\(1) & ( \data|attack_one|done|counter\(0) & ( (!\data|attack_one|done|always0~0_combout\ & (((\control|presentstate.reset_state~q\)))) # 
-- (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\ & (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\))) ) ) ) # ( !\data|attack_one|done|counter\(1) & ( \data|attack_one|done|counter\(0) & ( 
-- (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\ & \data|attack_one|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( \data|attack_one|done|counter\(1) & ( !\data|attack_one|done|counter\(0) & ( 
-- (!\data|attack_one|done|always0~0_combout\ & ((\control|presentstate.reset_state~q\))) # (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001001110111000000100000001000100000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|attack_one|done|ALT_INV_counter\(1),
	dataf => \data|attack_one|done|ALT_INV_counter\(0),
	combout => \data|attack_one|done|counter[1]~0_combout\);

-- Location: FF_X13_Y35_N14
\data|attack_one|done|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter\(1));

-- Location: FF_X13_Y35_N44
\data|attack_one|done|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y35_N18
\data|attack_one|done|counter[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|counter[2]~5_combout\ = ( !\data|attack_one|done|always0~0_combout\ & ( (\data|attack_one|done|counter\(2) & (((\control|presentstate.reset_state~q\)))) ) ) # ( \data|attack_one|done|always0~0_combout\ & ( 
-- (!\data|attack_one|done|Equal0~0_combout\ & (!\data|attack_one|done|counter\(2) $ (((!\data|attack_one|done|counter[0]~DUPLICATE_q\) # ((!\data|attack_one|animate|done_fifteen|Equal0~0_combout\) # (!\data|attack_one|done|counter\(1))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101010101010101011000000101000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_counter\(2),
	datab => \data|attack_one|done|ALT_INV_counter[0]~DUPLICATE_q\,
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_one|done|ALT_INV_counter\(1),
	datae => \data|attack_one|done|ALT_INV_always0~0_combout\,
	dataf => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datag => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|attack_one|done|counter[2]~5_combout\);

-- Location: FF_X13_Y35_N20
\data|attack_one|done|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[2]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter\(2));

-- Location: LABCELL_X13_Y35_N51
\data|attack_one|done|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|Add0~0_combout\ = ( \data|attack_one|done|counter\(2) & ( (\data|attack_one|done|counter\(1) & \data|attack_one|done|counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|done|ALT_INV_counter\(1),
	datad => \data|attack_one|done|ALT_INV_counter\(0),
	dataf => \data|attack_one|done|ALT_INV_counter\(2),
	combout => \data|attack_one|done|Add0~0_combout\);

-- Location: LABCELL_X13_Y35_N15
\data|attack_one|done|counter[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|counter[3]~2_combout\ = ( \data|attack_one|done|counter\(3) & ( \data|attack_one|done|Add0~0_combout\ & ( (!\data|attack_one|done|always0~0_combout\ & (((\control|presentstate.reset_state~q\)))) # 
-- (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\ & ((!\data|attack_one|animate|done_fifteen|Equal0~0_combout\)))) ) ) ) # ( !\data|attack_one|done|counter\(3) & ( \data|attack_one|done|Add0~0_combout\ & ( 
-- (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\ & \data|attack_one|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( \data|attack_one|done|counter\(3) & ( !\data|attack_one|done|Add0~0_combout\ & ( 
-- (!\data|attack_one|done|always0~0_combout\ & ((\control|presentstate.reset_state~q\))) # (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010011100100111000000000010001000100111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datae => \data|attack_one|done|ALT_INV_counter\(3),
	dataf => \data|attack_one|done|ALT_INV_Add0~0_combout\,
	combout => \data|attack_one|done|counter[3]~2_combout\);

-- Location: FF_X13_Y35_N17
\data|attack_one|done|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter\(3));

-- Location: LABCELL_X13_Y35_N9
\data|attack_one|done|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|Add0~1_combout\ = ( \data|attack_one|done|counter\(2) & ( (\data|attack_one|done|counter\(3) & (\data|attack_one|done|counter\(1) & \data|attack_one|done|counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|done|ALT_INV_counter\(3),
	datac => \data|attack_one|done|ALT_INV_counter\(1),
	datad => \data|attack_one|done|ALT_INV_counter\(0),
	dataf => \data|attack_one|done|ALT_INV_counter\(2),
	combout => \data|attack_one|done|Add0~1_combout\);

-- Location: LABCELL_X13_Y35_N36
\data|attack_one|done|counter[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|counter[4]~3_combout\ = ( \data|attack_one|done|counter\(4) & ( \data|attack_one|done|Add0~1_combout\ & ( (!\data|attack_one|done|always0~0_combout\ & (\control|presentstate.reset_state~q\)) # 
-- (\data|attack_one|done|always0~0_combout\ & (((!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & !\data|attack_one|done|Equal0~0_combout\)))) ) ) ) # ( !\data|attack_one|done|counter\(4) & ( \data|attack_one|done|Add0~1_combout\ & ( 
-- (\data|attack_one|done|always0~0_combout\ & (\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & !\data|attack_one|done|Equal0~0_combout\)) ) ) ) # ( \data|attack_one|done|counter\(4) & ( !\data|attack_one|done|Add0~1_combout\ & ( 
-- (!\data|attack_one|done|always0~0_combout\ & (\control|presentstate.reset_state~q\)) # (\data|attack_one|done|always0~0_combout\ & ((!\data|attack_one|done|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011101110010001000000101000000000111001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datae => \data|attack_one|done|ALT_INV_counter\(4),
	dataf => \data|attack_one|done|ALT_INV_Add0~1_combout\,
	combout => \data|attack_one|done|counter[4]~3_combout\);

-- Location: FF_X13_Y35_N38
\data|attack_one|done|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter\(4));

-- Location: LABCELL_X13_Y35_N6
\data|attack_one|done|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|Add0~2_combout\ = ( \data|attack_one|done|counter\(1) & ( (\data|attack_one|done|counter\(0) & (\data|attack_one|done|counter\(3) & (\data|attack_one|done|counter\(2) & \data|attack_one|done|counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_counter\(0),
	datab => \data|attack_one|done|ALT_INV_counter\(3),
	datac => \data|attack_one|done|ALT_INV_counter\(2),
	datad => \data|attack_one|done|ALT_INV_counter\(4),
	dataf => \data|attack_one|done|ALT_INV_counter\(1),
	combout => \data|attack_one|done|Add0~2_combout\);

-- Location: LABCELL_X13_Y35_N39
\data|attack_one|done|counter[5]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|counter[5]~4_combout\ = ( \data|attack_one|done|counter\(5) & ( \data|attack_one|done|Add0~2_combout\ & ( (!\data|attack_one|done|always0~0_combout\ & (\control|presentstate.reset_state~q\)) # 
-- (\data|attack_one|done|always0~0_combout\ & (((!\data|attack_one|done|Equal0~0_combout\ & !\data|attack_one|animate|done_fifteen|Equal0~0_combout\)))) ) ) ) # ( !\data|attack_one|done|counter\(5) & ( \data|attack_one|done|Add0~2_combout\ & ( 
-- (\data|attack_one|done|always0~0_combout\ & (!\data|attack_one|done|Equal0~0_combout\ & \data|attack_one|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( \data|attack_one|done|counter\(5) & ( !\data|attack_one|done|Add0~2_combout\ & ( 
-- (!\data|attack_one|done|always0~0_combout\ & (\control|presentstate.reset_state~q\)) # (\data|attack_one|done|always0~0_combout\ & ((!\data|attack_one|done|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011100100111001000000000010100000111001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datae => \data|attack_one|done|ALT_INV_counter\(5),
	dataf => \data|attack_one|done|ALT_INV_Add0~2_combout\,
	combout => \data|attack_one|done|counter[5]~4_combout\);

-- Location: FF_X13_Y35_N41
\data|attack_one|done|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|done|counter[5]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|done|counter\(5));

-- Location: LABCELL_X13_Y35_N30
\data|attack_one|done|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|Equal0~0_combout\ = ( !\data|attack_one|done|counter\(0) & ( !\data|attack_one|done|counter\(3) & ( (\data|attack_one|done|counter\(4) & (\data|attack_one|done|counter\(5) & (!\data|attack_one|done|counter\(2) & 
-- \data|attack_one|done|counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_counter\(4),
	datab => \data|attack_one|done|ALT_INV_counter\(5),
	datac => \data|attack_one|done|ALT_INV_counter\(2),
	datad => \data|attack_one|done|ALT_INV_counter\(1),
	datae => \data|attack_one|done|ALT_INV_counter\(0),
	dataf => \data|attack_one|done|ALT_INV_counter\(3),
	combout => \data|attack_one|done|Equal0~0_combout\);

-- Location: LABCELL_X17_Y32_N27
\control|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector37~0_combout\ = ( \control|presentstate.draw_meowth_va~q\ & ( (!\data|enemy_attack|draw_meowth|done~combout\) # ((\data|attack_one|done|Equal0~0_combout\ & \control|presentstate.idle_va_1~q\)) ) ) # ( 
-- !\control|presentstate.draw_meowth_va~q\ & ( (\data|attack_one|done|Equal0~0_combout\ & \control|presentstate.idle_va_1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110101010101011111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	datac => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.idle_va_1~q\,
	dataf => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	combout => \control|Selector37~0_combout\);

-- Location: FF_X11_Y32_N53
\control|presentstate.draw_meowth_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector37~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_meowth_va~q\);

-- Location: MLABCELL_X15_Y32_N39
\control|Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector38~0_combout\ = ( \data|attack_one|done|Equal0~0_combout\ & ( (\data|enemy_attack|draw_meowth|done~combout\ & \control|presentstate.draw_meowth_va~q\) ) ) # ( !\data|attack_one|done|Equal0~0_combout\ & ( 
-- ((\data|enemy_attack|draw_meowth|done~combout\ & \control|presentstate.draw_meowth_va~q\)) # (\control|presentstate.idle_va_2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	datac => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	datad => \control|ALT_INV_presentstate.idle_va_2~q\,
	dataf => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector38~0_combout\);

-- Location: FF_X15_Y32_N41
\control|presentstate.idle_va_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector38~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_va_2~q\);

-- Location: MLABCELL_X15_Y32_N57
\control|Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector39~0_combout\ = ( \data|attack_one|done|Equal0~0_combout\ & ( ((!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.re_draw_pikachu_va~q\)) # (\control|presentstate.idle_va_2~q\) ) ) # ( 
-- !\data|attack_one|done|Equal0~0_combout\ & ( (!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.re_draw_pikachu_va~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.idle_va_2~q\,
	datac => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	datad => \control|ALT_INV_presentstate.re_draw_pikachu_va~q\,
	dataf => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector39~0_combout\);

-- Location: FF_X15_Y32_N59
\control|presentstate.re_draw_pikachu_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector39~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.re_draw_pikachu_va~q\);

-- Location: FF_X13_Y31_N29
\control|presentstate.update_HP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|presentstate.calculate_dmg~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.update_HP~q\);

-- Location: MLABCELL_X15_Y32_N24
\control|enable_animate_vt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_animate_vt~0_combout\ = ( \control|presentstate.done_va~q\ ) # ( !\control|presentstate.done_va~q\ & ( \control|presentstate.idle_p_va~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.idle_p_va~q\,
	dataf => \control|ALT_INV_presentstate.done_va~q\,
	combout => \control|enable_animate_vt~0_combout\);

-- Location: MLABCELL_X15_Y32_N21
\control|enable_animate_vt\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_animate_vt~combout\ = ( \control|enable_animate_vt~0_combout\ & ( (!\control|presentstate.update_HP~q\) # (\control|enable_animate_vt~combout\) ) ) # ( !\control|enable_animate_vt~0_combout\ & ( (\control|presentstate.update_HP~q\ & 
-- \control|enable_animate_vt~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.update_HP~q\,
	datad => \control|ALT_INV_enable_animate_vt~combout\,
	dataf => \control|ALT_INV_enable_animate_vt~0_combout\,
	combout => \control|enable_animate_vt~combout\);

-- Location: LABCELL_X27_Y32_N0
\data|attack_three|animate|sixty_hz|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~33_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|animate|sixty_hz|Add0~34\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(0),
	cin => GND,
	sumout => \data|attack_three|animate|sixty_hz|Add0~33_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~34\);

-- Location: MLABCELL_X28_Y32_N33
\data|attack_three|animate|sixty_hz|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|always0~0_combout\ = ( \control|enable_animate_vt~combout\ & ( \control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_enable_animate_vt~combout\,
	combout => \data|attack_three|animate|sixty_hz|always0~0_combout\);

-- Location: MLABCELL_X28_Y32_N24
\data|attack_three|animate|sixty_hz|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Equal0~1_combout\ = ( !\data|attack_three|animate|sixty_hz|rate\(4) & ( !\data|attack_three|animate|sixty_hz|rate\(1) & ( (!\data|attack_three|animate|sixty_hz|rate\(3) & (!\data|attack_three|animate|sixty_hz|rate\(0) & 
-- (!\data|attack_three|animate|sixty_hz|rate\(2) & !\data|attack_three|animate|sixty_hz|rate\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(3),
	datab => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(0),
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(2),
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(5),
	datae => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(4),
	dataf => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(1),
	combout => \data|attack_three|animate|sixty_hz|Equal0~1_combout\);

-- Location: LABCELL_X27_Y32_N57
\data|attack_three|animate|sixty_hz|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Equal0~2_combout\ = ( !\data|attack_three|animate|sixty_hz|rate\(9) & ( !\data|attack_three|animate|sixty_hz|rate\(6) & ( (!\data|attack_three|animate|sixty_hz|rate\(11) & (!\data|attack_three|animate|sixty_hz|rate\(7) 
-- & (!\data|attack_three|animate|sixty_hz|rate\(10) & !\data|attack_three|animate|sixty_hz|rate\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(11),
	datab => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(7),
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(10),
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(8),
	datae => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(9),
	dataf => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(6),
	combout => \data|attack_three|animate|sixty_hz|Equal0~2_combout\);

-- Location: LABCELL_X27_Y32_N48
\data|attack_three|animate|sixty_hz|rate[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|rate[1]~0_combout\ = ( \data|attack_three|animate|sixty_hz|Equal0~0_combout\ & ( (!\data|attack_three|animate|sixty_hz|always0~0_combout\) # ((\data|attack_three|animate|sixty_hz|Equal0~1_combout\ & 
-- \data|attack_three|animate|sixty_hz|Equal0~2_combout\)) ) ) # ( !\data|attack_three|animate|sixty_hz|Equal0~0_combout\ & ( !\data|attack_three|animate|sixty_hz|always0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101110111010101010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_always0~0_combout\,
	datab => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	dataf => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\);

-- Location: FF_X27_Y32_N1
\data|attack_three|animate|sixty_hz|rate[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~33_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(0));

-- Location: LABCELL_X27_Y32_N3
\data|attack_three|animate|sixty_hz|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~29_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~34\ ))
-- \data|attack_three|animate|sixty_hz|Add0~30\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(1),
	cin => \data|attack_three|animate|sixty_hz|Add0~34\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~29_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~30\);

-- Location: FF_X27_Y32_N4
\data|attack_three|animate|sixty_hz|rate[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~29_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(1));

-- Location: LABCELL_X27_Y32_N6
\data|attack_three|animate|sixty_hz|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~25_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~30\ ))
-- \data|attack_three|animate|sixty_hz|Add0~26\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(2),
	cin => \data|attack_three|animate|sixty_hz|Add0~30\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~25_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~26\);

-- Location: FF_X27_Y32_N7
\data|attack_three|animate|sixty_hz|rate[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~25_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(2));

-- Location: LABCELL_X27_Y32_N9
\data|attack_three|animate|sixty_hz|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~21_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~26\ ))
-- \data|attack_three|animate|sixty_hz|Add0~22\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(3),
	cin => \data|attack_three|animate|sixty_hz|Add0~26\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~21_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~22\);

-- Location: FF_X27_Y32_N10
\data|attack_three|animate|sixty_hz|rate[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~21_sumout\,
	asdata => VCC,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(3));

-- Location: LABCELL_X27_Y32_N12
\data|attack_three|animate|sixty_hz|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~17_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~22\ ))
-- \data|attack_three|animate|sixty_hz|Add0~18\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(4),
	cin => \data|attack_three|animate|sixty_hz|Add0~22\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~17_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~18\);

-- Location: FF_X27_Y32_N13
\data|attack_three|animate|sixty_hz|rate[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~17_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(4));

-- Location: LABCELL_X27_Y32_N15
\data|attack_three|animate|sixty_hz|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~13_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~18\ ))
-- \data|attack_three|animate|sixty_hz|Add0~14\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(5),
	cin => \data|attack_three|animate|sixty_hz|Add0~18\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~13_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~14\);

-- Location: FF_X27_Y32_N16
\data|attack_three|animate|sixty_hz|rate[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~13_sumout\,
	asdata => VCC,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(5));

-- Location: LABCELL_X27_Y32_N18
\data|attack_three|animate|sixty_hz|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~37_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~14\ ))
-- \data|attack_three|animate|sixty_hz|Add0~38\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(6),
	cin => \data|attack_three|animate|sixty_hz|Add0~14\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~37_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~38\);

-- Location: FF_X27_Y32_N20
\data|attack_three|animate|sixty_hz|rate[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~37_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(6));

-- Location: LABCELL_X27_Y32_N21
\data|attack_three|animate|sixty_hz|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~41_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~38\ ))
-- \data|attack_three|animate|sixty_hz|Add0~42\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(7),
	cin => \data|attack_three|animate|sixty_hz|Add0~38\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~41_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~42\);

-- Location: FF_X27_Y32_N22
\data|attack_three|animate|sixty_hz|rate[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~41_sumout\,
	asdata => VCC,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(7));

-- Location: LABCELL_X27_Y32_N24
\data|attack_three|animate|sixty_hz|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~45_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~42\ ))
-- \data|attack_three|animate|sixty_hz|Add0~46\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(8),
	cin => \data|attack_three|animate|sixty_hz|Add0~42\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~45_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~46\);

-- Location: FF_X27_Y32_N26
\data|attack_three|animate|sixty_hz|rate[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~45_sumout\,
	asdata => VCC,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(8));

-- Location: LABCELL_X27_Y32_N27
\data|attack_three|animate|sixty_hz|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~49_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~46\ ))
-- \data|attack_three|animate|sixty_hz|Add0~50\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(9),
	cin => \data|attack_three|animate|sixty_hz|Add0~46\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~49_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~50\);

-- Location: FF_X27_Y32_N29
\data|attack_three|animate|sixty_hz|rate[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~49_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(9));

-- Location: LABCELL_X27_Y32_N30
\data|attack_three|animate|sixty_hz|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~53_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~50\ ))
-- \data|attack_three|animate|sixty_hz|Add0~54\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(10),
	cin => \data|attack_three|animate|sixty_hz|Add0~50\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~53_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~54\);

-- Location: FF_X27_Y32_N32
\data|attack_three|animate|sixty_hz|rate[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~53_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(10));

-- Location: LABCELL_X27_Y32_N33
\data|attack_three|animate|sixty_hz|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~57_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~54\ ))
-- \data|attack_three|animate|sixty_hz|Add0~58\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(11),
	cin => \data|attack_three|animate|sixty_hz|Add0~54\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~57_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~58\);

-- Location: FF_X27_Y32_N35
\data|attack_three|animate|sixty_hz|rate[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~57_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(11));

-- Location: LABCELL_X27_Y32_N36
\data|attack_three|animate|sixty_hz|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~1_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~58\ ))
-- \data|attack_three|animate|sixty_hz|Add0~2\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(12),
	cin => \data|attack_three|animate|sixty_hz|Add0~58\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~1_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~2\);

-- Location: FF_X27_Y32_N38
\data|attack_three|animate|sixty_hz|rate[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~1_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(12));

-- Location: LABCELL_X27_Y32_N39
\data|attack_three|animate|sixty_hz|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~5_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~2\ ))
-- \data|attack_three|animate|sixty_hz|Add0~6\ = CARRY(( \data|attack_three|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(13),
	cin => \data|attack_three|animate|sixty_hz|Add0~2\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~5_sumout\,
	cout => \data|attack_three|animate|sixty_hz|Add0~6\);

-- Location: FF_X27_Y32_N41
\data|attack_three|animate|sixty_hz|rate[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~5_sumout\,
	asdata => VCC,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(13));

-- Location: LABCELL_X27_Y32_N42
\data|attack_three|animate|sixty_hz|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Add0~9_sumout\ = SUM(( \data|attack_three|animate|sixty_hz|rate\(14) ) + ( VCC ) + ( \data|attack_three|animate|sixty_hz|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(14),
	cin => \data|attack_three|animate|sixty_hz|Add0~6\,
	sumout => \data|attack_three|animate|sixty_hz|Add0~9_sumout\);

-- Location: FF_X27_Y32_N44
\data|attack_three|animate|sixty_hz|rate[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|sixty_hz|Add0~9_sumout\,
	asdata => VCC,
	sload => \data|attack_three|animate|sixty_hz|rate[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|sixty_hz|rate\(14));

-- Location: LABCELL_X27_Y32_N51
\data|attack_three|animate|sixty_hz|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|sixty_hz|Equal0~0_combout\ = ( !\data|attack_three|animate|sixty_hz|rate\(13) & ( (!\data|attack_three|animate|sixty_hz|rate\(14) & !\data|attack_three|animate|sixty_hz|rate\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(14),
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(12),
	dataf => \data|attack_three|animate|sixty_hz|ALT_INV_rate\(13),
	combout => \data|attack_three|animate|sixty_hz|Equal0~0_combout\);

-- Location: MLABCELL_X28_Y32_N36
\data|attack_three|animate|done_fifteen|counter[0]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|counter[0]~4_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(0) & ( \data|attack_three|animate|sixty_hz|always0~0_combout\ & ( (!\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & 
-- ((!\data|attack_three|animate|sixty_hz|Equal0~0_combout\) # ((!\data|attack_three|animate|sixty_hz|Equal0~1_combout\) # (!\data|attack_three|animate|sixty_hz|Equal0~2_combout\)))) ) ) ) # ( !\data|attack_three|animate|done_fifteen|counter\(0) & ( 
-- \data|attack_three|animate|sixty_hz|always0~0_combout\ & ( ((\data|attack_three|animate|sixty_hz|Equal0~0_combout\ & (\data|attack_three|animate|sixty_hz|Equal0~1_combout\ & \data|attack_three|animate|sixty_hz|Equal0~2_combout\))) # 
-- (\data|attack_three|animate|done_fifteen|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001101111100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datae => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|attack_three|animate|sixty_hz|ALT_INV_always0~0_combout\,
	combout => \data|attack_three|animate|done_fifteen|counter[0]~4_combout\);

-- Location: FF_X28_Y32_N38
\data|attack_three|animate|done_fifteen|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|done_fifteen|counter[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|done_fifteen|counter\(0));

-- Location: MLABCELL_X28_Y32_N9
\data|attack_three|animate|done_fifteen|counter[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|counter[1]~3_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(1) & ( \data|attack_three|animate|done_fifteen|counter\(0) & ( (\data|attack_three|animate|done_fifteen|counter[2]~1_combout\ & 
-- ((!\data|attack_three|animate|sixty_hz|Equal0~0_combout\) # ((!\data|attack_three|animate|sixty_hz|Equal0~2_combout\) # (!\data|attack_three|animate|sixty_hz|Equal0~1_combout\)))) ) ) ) # ( !\data|attack_three|animate|done_fifteen|counter\(1) & ( 
-- \data|attack_three|animate|done_fifteen|counter\(0) & ( (\data|attack_three|animate|sixty_hz|Equal0~0_combout\ & (\data|attack_three|animate|done_fifteen|counter[2]~1_combout\ & (\data|attack_three|animate|sixty_hz|Equal0~2_combout\ & 
-- \data|attack_three|animate|sixty_hz|Equal0~1_combout\))) ) ) ) # ( \data|attack_three|animate|done_fifteen|counter\(1) & ( !\data|attack_three|animate|done_fifteen|counter\(0) & ( \data|attack_three|animate|done_fifteen|counter[2]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000010011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_counter[2]~1_combout\,
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datae => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(1),
	dataf => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(0),
	combout => \data|attack_three|animate|done_fifteen|counter[1]~3_combout\);

-- Location: FF_X28_Y32_N11
\data|attack_three|animate|done_fifteen|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|done_fifteen|counter[1]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|done_fifteen|counter\(1));

-- Location: MLABCELL_X28_Y32_N30
\data|attack_three|animate|done_fifteen|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|Equal0~1_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(1) & ( (\data|attack_three|animate|done_fifteen|counter\(2) & \data|attack_three|animate|done_fifteen|counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(2),
	datac => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(1),
	combout => \data|attack_three|animate|done_fifteen|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y32_N0
\data|attack_three|animate|done_fifteen|counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|counter[3]~0_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(3) & ( \data|attack_three|animate|sixty_hz|always0~0_combout\ & ( !\data|attack_three|animate|done_fifteen|Equal0~1_combout\ ) ) ) # ( 
-- !\data|attack_three|animate|done_fifteen|counter\(3) & ( \data|attack_three|animate|sixty_hz|always0~0_combout\ & ( (\data|attack_three|animate|sixty_hz|Equal0~0_combout\ & (\data|attack_three|animate|done_fifteen|Equal0~1_combout\ & 
-- (\data|attack_three|animate|sixty_hz|Equal0~1_combout\ & \data|attack_three|animate|sixty_hz|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~1_combout\,
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datae => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \data|attack_three|animate|sixty_hz|ALT_INV_always0~0_combout\,
	combout => \data|attack_three|animate|done_fifteen|counter[3]~0_combout\);

-- Location: FF_X28_Y32_N2
\data|attack_three|animate|done_fifteen|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|done_fifteen|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|done_fifteen|counter\(3));

-- Location: MLABCELL_X28_Y32_N54
\data|attack_three|animate|done_fifteen|counter[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|counter[2]~1_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(3) & ( \control|enable_animate_vt~combout\ & ( (\control|presentstate.reset_state~q\ & 
-- ((!\data|attack_three|animate|done_fifteen|counter\(2)) # ((!\data|attack_three|animate|done_fifteen|counter\(0)) # (!\data|attack_three|animate|done_fifteen|counter\(1))))) ) ) ) # ( !\data|attack_three|animate|done_fifteen|counter\(3) & ( 
-- \control|enable_animate_vt~combout\ & ( \control|presentstate.reset_state~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(2),
	datac => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(0),
	datad => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(1),
	datae => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \control|ALT_INV_enable_animate_vt~combout\,
	combout => \data|attack_three|animate|done_fifteen|counter[2]~1_combout\);

-- Location: MLABCELL_X28_Y32_N18
\data|attack_three|animate|done_fifteen|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|Equal0~2_combout\ = (\data|attack_three|animate|done_fifteen|counter\(0) & \data|attack_three|animate|done_fifteen|counter\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(0),
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(1),
	combout => \data|attack_three|animate|done_fifteen|Equal0~2_combout\);

-- Location: MLABCELL_X28_Y32_N6
\data|attack_three|animate|done_fifteen|counter[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|counter[2]~2_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(2) & ( \data|attack_three|animate|done_fifteen|Equal0~2_combout\ & ( (\data|attack_three|animate|done_fifteen|counter[2]~1_combout\ & 
-- ((!\data|attack_three|animate|sixty_hz|Equal0~0_combout\) # ((!\data|attack_three|animate|sixty_hz|Equal0~1_combout\) # (!\data|attack_three|animate|sixty_hz|Equal0~2_combout\)))) ) ) ) # ( !\data|attack_three|animate|done_fifteen|counter\(2) & ( 
-- \data|attack_three|animate|done_fifteen|Equal0~2_combout\ & ( (\data|attack_three|animate|sixty_hz|Equal0~0_combout\ & (\data|attack_three|animate|done_fifteen|counter[2]~1_combout\ & (\data|attack_three|animate|sixty_hz|Equal0~1_combout\ & 
-- \data|attack_three|animate|sixty_hz|Equal0~2_combout\))) ) ) ) # ( \data|attack_three|animate|done_fifteen|counter\(2) & ( !\data|attack_three|animate|done_fifteen|Equal0~2_combout\ & ( \data|attack_three|animate|done_fifteen|counter[2]~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000010011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_counter[2]~1_combout\,
	datac => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datad => \data|attack_three|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datae => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(2),
	dataf => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~2_combout\,
	combout => \data|attack_three|animate|done_fifteen|counter[2]~2_combout\);

-- Location: FF_X28_Y32_N8
\data|attack_three|animate|done_fifteen|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|animate|done_fifteen|counter[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|animate|done_fifteen|counter\(2));

-- Location: MLABCELL_X28_Y32_N21
\data|attack_three|animate|done_fifteen|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|animate|done_fifteen|Equal0~0_combout\ = ( \data|attack_three|animate|done_fifteen|counter\(1) & ( (\data|attack_three|animate|done_fifteen|counter\(0) & (\data|attack_three|animate|done_fifteen|counter\(2) & 
-- \data|attack_three|animate|done_fifteen|counter\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(0),
	datac => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(2),
	datad => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \data|attack_three|animate|done_fifteen|ALT_INV_counter\(1),
	combout => \data|attack_three|animate|done_fifteen|Equal0~0_combout\);

-- Location: LABCELL_X23_Y32_N54
\data|attack_three|done_vt_c|counter[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|counter[0]~3_combout\ = ( \data|attack_three|done_vt_c|Equal0~1_combout\ & ( (!\control|enable_animate_vt~combout\ & (\control|presentstate.reset_state~q\ & \data|attack_three|done_vt_c|counter\(0))) ) ) # ( 
-- !\data|attack_three|done_vt_c|Equal0~1_combout\ & ( (\control|presentstate.reset_state~q\ & (!\data|attack_three|done_vt_c|counter\(0) $ (((!\control|enable_animate_vt~combout\) # (!\data|attack_three|animate|done_fifteen|Equal0~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001110000000010000111000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_enable_animate_vt~combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	combout => \data|attack_three|done_vt_c|counter[0]~3_combout\);

-- Location: FF_X23_Y32_N56
\data|attack_three|done_vt_c|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|done_vt_c|counter[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|done_vt_c|counter\(0));

-- Location: LABCELL_X23_Y32_N30
\data|attack_three|done_vt_c|counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|counter[1]~1_combout\ = ( \data|attack_three|done_vt_c|counter\(1) & ( \data|attack_three|done_vt_c|counter\(0) & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # 
-- ((!\data|attack_three|done_vt_c|Equal0~1_combout\ & !\data|attack_three|animate|done_fifteen|Equal0~0_combout\)))) ) ) ) # ( !\data|attack_three|done_vt_c|counter\(1) & ( \data|attack_three|done_vt_c|counter\(0) & ( (\control|enable_animate_vt~combout\ & 
-- (!\data|attack_three|done_vt_c|Equal0~1_combout\ & (\control|presentstate.reset_state~q\ & \data|attack_three|animate|done_fifteen|Equal0~0_combout\))) ) ) ) # ( \data|attack_three|done_vt_c|counter\(1) & ( !\data|attack_three|done_vt_c|counter\(0) & ( 
-- (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # (!\data|attack_three|done_vt_c|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100000111000000000000001000000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_enable_animate_vt~combout\,
	datab => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datae => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	combout => \data|attack_three|done_vt_c|counter[1]~1_combout\);

-- Location: FF_X23_Y32_N32
\data|attack_three|done_vt_c|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|done_vt_c|counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|done_vt_c|counter\(1));

-- Location: LABCELL_X23_Y32_N42
\data|attack_three|done_vt_c|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Add0~0_combout\ = ( \data|attack_three|done_vt_c|counter\(0) & ( \data|attack_three|done_vt_c|counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	combout => \data|attack_three|done_vt_c|Add0~0_combout\);

-- Location: LABCELL_X23_Y32_N3
\data|attack_three|done_vt_c|counter[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|counter[2]~0_combout\ = ( \data|attack_three|done_vt_c|counter\(2) & ( \data|attack_three|done_vt_c|Add0~0_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # 
-- ((!\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & !\data|attack_three|done_vt_c|Equal0~1_combout\)))) ) ) ) # ( !\data|attack_three|done_vt_c|counter\(2) & ( \data|attack_three|done_vt_c|Add0~0_combout\ & ( 
-- (\control|enable_animate_vt~combout\ & (\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & (!\data|attack_three|done_vt_c|Equal0~1_combout\ & \control|presentstate.reset_state~q\))) ) ) ) # ( \data|attack_three|done_vt_c|counter\(2) & ( 
-- !\data|attack_three|done_vt_c|Add0~0_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # (!\data|attack_three|done_vt_c|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111101000000000000100000000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_enable_animate_vt~combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Add0~0_combout\,
	combout => \data|attack_three|done_vt_c|counter[2]~0_combout\);

-- Location: FF_X23_Y32_N5
\data|attack_three|done_vt_c|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|done_vt_c|counter[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|done_vt_c|counter\(2));

-- Location: LABCELL_X23_Y32_N57
\data|attack_three|done_vt_c|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Add0~1_combout\ = ( \data|attack_three|done_vt_c|counter\(0) & ( (\data|attack_three|done_vt_c|counter\(1) & \data|attack_three|done_vt_c|counter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	datad => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	combout => \data|attack_three|done_vt_c|Add0~1_combout\);

-- Location: LABCELL_X23_Y32_N36
\data|attack_three|done_vt_c|counter[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|counter[3]~2_combout\ = ( \data|attack_three|done_vt_c|counter\(3) & ( \data|attack_three|done_vt_c|Equal0~1_combout\ & ( (!\control|enable_animate_vt~combout\ & \control|presentstate.reset_state~q\) ) ) ) # ( 
-- \data|attack_three|done_vt_c|counter\(3) & ( !\data|attack_three|done_vt_c|Equal0~1_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # ((!\data|attack_three|animate|done_fifteen|Equal0~0_combout\) # 
-- (!\data|attack_three|done_vt_c|Add0~1_combout\)))) ) ) ) # ( !\data|attack_three|done_vt_c|counter\(3) & ( !\data|attack_three|done_vt_c|Equal0~1_combout\ & ( (\control|enable_animate_vt~combout\ & 
-- (\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & (\control|presentstate.reset_state~q\ & \data|attack_three|done_vt_c|Add0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000011110000111000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_enable_animate_vt~combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|attack_three|done_vt_c|ALT_INV_Add0~1_combout\,
	datae => \data|attack_three|done_vt_c|ALT_INV_counter\(3),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	combout => \data|attack_three|done_vt_c|counter[3]~2_combout\);

-- Location: FF_X23_Y32_N38
\data|attack_three|done_vt_c|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|done_vt_c|counter[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|done_vt_c|counter\(3));

-- Location: LABCELL_X23_Y32_N48
\data|attack_three|done_vt_c|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Add0~2_combout\ = ( \data|attack_three|done_vt_c|counter\(1) & ( (\data|attack_three|done_vt_c|counter\(2) & (\data|attack_three|done_vt_c|counter\(0) & \data|attack_three|done_vt_c|counter\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	datab => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	datac => \data|attack_three|done_vt_c|ALT_INV_counter\(3),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	combout => \data|attack_three|done_vt_c|Add0~2_combout\);

-- Location: LABCELL_X23_Y32_N0
\data|attack_three|done_vt_c|counter[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|counter[4]~4_combout\ = ( \data|attack_three|done_vt_c|counter\(4) & ( \data|attack_three|done_vt_c|Add0~2_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # 
-- ((!\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & !\data|attack_three|done_vt_c|Equal0~1_combout\)))) ) ) ) # ( !\data|attack_three|done_vt_c|counter\(4) & ( \data|attack_three|done_vt_c|Add0~2_combout\ & ( 
-- (\control|enable_animate_vt~combout\ & (\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & (\control|presentstate.reset_state~q\ & !\data|attack_three|done_vt_c|Equal0~1_combout\))) ) ) ) # ( \data|attack_three|done_vt_c|counter\(4) & ( 
-- !\data|attack_three|done_vt_c|Add0~2_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # (!\data|attack_three|done_vt_c|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000101000000001000000000000111000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_enable_animate_vt~combout\,
	datab => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	datae => \data|attack_three|done_vt_c|ALT_INV_counter\(4),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Add0~2_combout\,
	combout => \data|attack_three|done_vt_c|counter[4]~4_combout\);

-- Location: FF_X23_Y32_N2
\data|attack_three|done_vt_c|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|done_vt_c|counter[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|done_vt_c|counter\(4));

-- Location: LABCELL_X23_Y32_N51
\data|attack_three|done_vt_c|Add0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Add0~3_combout\ = ( \data|attack_three|done_vt_c|counter\(1) & ( (\data|attack_three|done_vt_c|counter\(2) & (\data|attack_three|done_vt_c|counter\(0) & (\data|attack_three|done_vt_c|counter\(3) & 
-- \data|attack_three|done_vt_c|counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	datab => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	datac => \data|attack_three|done_vt_c|ALT_INV_counter\(3),
	datad => \data|attack_three|done_vt_c|ALT_INV_counter\(4),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	combout => \data|attack_three|done_vt_c|Add0~3_combout\);

-- Location: LABCELL_X23_Y32_N33
\data|attack_three|done_vt_c|counter[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|counter[5]~5_combout\ = ( \data|attack_three|done_vt_c|counter\(5) & ( \data|attack_three|done_vt_c|Add0~3_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # 
-- ((!\data|attack_three|done_vt_c|Equal0~1_combout\ & !\data|attack_three|animate|done_fifteen|Equal0~0_combout\)))) ) ) ) # ( !\data|attack_three|done_vt_c|counter\(5) & ( \data|attack_three|done_vt_c|Add0~3_combout\ & ( 
-- (\control|enable_animate_vt~combout\ & (!\data|attack_three|done_vt_c|Equal0~1_combout\ & (\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & \control|presentstate.reset_state~q\))) ) ) ) # ( \data|attack_three|done_vt_c|counter\(5) & ( 
-- !\data|attack_three|done_vt_c|Add0~3_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\control|enable_animate_vt~combout\) # (!\data|attack_three|done_vt_c|Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001110111000000000000001000000000011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_enable_animate_vt~combout\,
	datab => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	datac => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|attack_three|done_vt_c|ALT_INV_counter\(5),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Add0~3_combout\,
	combout => \data|attack_three|done_vt_c|counter[5]~5_combout\);

-- Location: FF_X23_Y32_N35
\data|attack_three|done_vt_c|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|done_vt_c|counter[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|done_vt_c|counter\(5));

-- Location: LABCELL_X23_Y32_N12
\data|attack_three|done_vt_c|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Equal0~1_combout\ = ( \data|attack_three|done_vt_c|counter\(2) & ( !\data|attack_three|done_vt_c|counter\(0) & ( (\data|attack_three|done_vt_c|counter\(4) & (\data|attack_three|done_vt_c|counter\(5) & 
-- (\data|attack_three|done_vt_c|counter\(3) & !\data|attack_three|done_vt_c|counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|done_vt_c|ALT_INV_counter\(4),
	datab => \data|attack_three|done_vt_c|ALT_INV_counter\(5),
	datac => \data|attack_three|done_vt_c|ALT_INV_counter\(3),
	datad => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	datae => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	combout => \data|attack_three|done_vt_c|Equal0~1_combout\);

-- Location: MLABCELL_X15_Y32_N9
\control|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector40~0_combout\ = ( \control|presentstate.done_va~q\ & ( (!\data|attack_three|done_vt_c|Equal0~1_combout\) # ((\data|attack_one|draw_pika|done~combout\ & \control|presentstate.re_draw_pikachu_va~q\)) ) ) # ( 
-- !\control|presentstate.done_va~q\ & ( (\data|attack_one|draw_pika|done~combout\ & \control|presentstate.re_draw_pikachu_va~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111110001111100011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	datab => \control|ALT_INV_presentstate.re_draw_pikachu_va~q\,
	datac => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	dataf => \control|ALT_INV_presentstate.done_va~q\,
	combout => \control|Selector40~0_combout\);

-- Location: FF_X11_Y32_N29
\control|presentstate.done_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector40~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.done_va~q\);

-- Location: LABCELL_X4_Y33_N0
\data|attack_two|tb_pika|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~30\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~30\);

-- Location: MLABCELL_X3_Y34_N0
\data|attack_two|tb_pika|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~14\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~14\);

-- Location: LABCELL_X13_Y31_N6
\control|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector20~0_combout\ = ( \control|presentstate.draw_pikachu_tb~q\ & ( \KEY[1]~input_o\ & ( (!\data|attack_two|tb_pika|testCountX_Y|always0~1_combout\) # ((!\data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\) # 
-- ((\control|Selector10~0_combout\ & !\KEY[2]~input_o\))) ) ) ) # ( !\control|presentstate.draw_pikachu_tb~q\ & ( \KEY[1]~input_o\ & ( (\control|Selector10~0_combout\ & !\KEY[2]~input_o\) ) ) ) # ( \control|presentstate.draw_pikachu_tb~q\ & ( 
-- !\KEY[1]~input_o\ & ( (!\data|attack_two|tb_pika|testCountX_Y|always0~1_combout\) # (!\data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000001111000000001110111111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \control|ALT_INV_Selector10~0_combout\,
	datad => \ALT_INV_KEY[2]~input_o\,
	datae => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \control|Selector20~0_combout\);

-- Location: FF_X13_Y31_N8
\control|presentstate.draw_pikachu_tb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector20~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_pikachu_tb~q\);

-- Location: MLABCELL_X3_Y34_N45
\data|attack_two|tb_pika|testCountX_Y|out_y[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\ = ( \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ ) # ( !\data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ & ( !\control|presentstate.draw_pikachu_tb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	dataf => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\);

-- Location: FF_X3_Y34_N1
\data|attack_two|tb_pika|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(0));

-- Location: MLABCELL_X3_Y34_N3
\data|attack_two|tb_pika|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~14\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~34\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~14\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~34\);

-- Location: FF_X3_Y34_N5
\data|attack_two|tb_pika|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(1));

-- Location: MLABCELL_X3_Y34_N6
\data|attack_two|tb_pika|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~34\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~30\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~34\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~30\);

-- Location: FF_X3_Y34_N8
\data|attack_two|tb_pika|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(2));

-- Location: MLABCELL_X3_Y34_N9
\data|attack_two|tb_pika|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~30\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~26\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~30\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~25_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~26\);

-- Location: FF_X3_Y34_N10
\data|attack_two|tb_pika|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(3));

-- Location: MLABCELL_X3_Y34_N12
\data|attack_two|tb_pika|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~26\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~22\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~26\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~22\);

-- Location: FF_X3_Y34_N14
\data|attack_two|tb_pika|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(4));

-- Location: MLABCELL_X3_Y34_N15
\data|attack_two|tb_pika|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~22\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~10\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~22\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~9_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~10\);

-- Location: FF_X3_Y34_N16
\data|attack_two|tb_pika|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(5));

-- Location: MLABCELL_X3_Y34_N18
\data|attack_two|tb_pika|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~10\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~6\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~10\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~6\);

-- Location: FF_X3_Y34_N19
\data|attack_two|tb_pika|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(6));

-- Location: MLABCELL_X3_Y34_N21
\data|attack_two|tb_pika|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~6\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add1~18\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~6\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add1~18\);

-- Location: FF_X3_Y34_N23
\data|attack_two|tb_pika|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(7));

-- Location: MLABCELL_X3_Y34_N24
\data|attack_two|tb_pika|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add1~18\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X3_Y34_N26
\data|attack_two|tb_pika|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X3_Y34_N54
\data|attack_two|tb_pika|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Equal1~0_combout\ = ( !\data|attack_two|tb_pika|testCountX_Y|out_x\(1) & ( \data|attack_two|tb_pika|testCountX_Y|out_x\(2) & ( (!\data|attack_two|tb_pika|testCountX_Y|out_x\(3) & 
-- (\data|attack_two|tb_pika|testCountX_Y|out_x\(4) & !\data|attack_two|tb_pika|testCountX_Y|out_x\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(3),
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(7),
	datae => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(1),
	dataf => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(2),
	combout => \data|attack_two|tb_pika|testCountX_Y|Equal1~0_combout\);

-- Location: MLABCELL_X3_Y34_N48
\data|attack_two|tb_pika|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ = ( !\data|attack_two|tb_pika|testCountX_Y|out_x\(0) & ( !\data|attack_two|tb_pika|testCountX_Y|out_x\(6) & ( (!\data|attack_two|tb_pika|testCountX_Y|out_x\(8) & 
-- (\data|attack_two|tb_pika|testCountX_Y|Equal1~0_combout\ & \data|attack_two|tb_pika|testCountX_Y|out_x\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(8),
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(5),
	datae => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X4_Y33_N27
\data|attack_two|tb_pika|testCountX_Y|out_y[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\ = ( \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ & ( (!\control|presentstate.reset_state~q\) # (\data|attack_two|tb_pika|testCountX_Y|always0~1_combout\) ) ) # ( 
-- !\data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\);

-- Location: FF_X4_Y33_N2
\data|attack_two|tb_pika|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~29_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(0));

-- Location: LABCELL_X4_Y33_N3
\data|attack_two|tb_pika|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~30\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~26\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~30\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~25_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~26\);

-- Location: FF_X4_Y33_N5
\data|attack_two|tb_pika|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~25_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(1));

-- Location: LABCELL_X4_Y33_N6
\data|attack_two|tb_pika|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~26\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~22\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~26\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~22\);

-- Location: FF_X4_Y33_N7
\data|attack_two|tb_pika|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~21_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(2));

-- Location: LABCELL_X4_Y33_N9
\data|attack_two|tb_pika|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~22\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~18\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~22\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~17_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~18\);

-- Location: FF_X4_Y33_N11
\data|attack_two|tb_pika|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~17_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(3));

-- Location: LABCELL_X4_Y33_N24
\data|attack_two|tb_pika|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|always0~0_combout\ = (!\data|attack_two|tb_pika|testCountX_Y|out_y\(1) & (\data|attack_two|tb_pika|testCountX_Y|out_y\(3) & (!\data|attack_two|tb_pika|testCountX_Y|out_y\(2) & 
-- !\data|attack_two|tb_pika|testCountX_Y|out_y\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(2),
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(0),
	combout => \data|attack_two|tb_pika|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X4_Y33_N12
\data|attack_two|tb_pika|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~18\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~6\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~18\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~5_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~6\);

-- Location: FF_X4_Y33_N14
\data|attack_two|tb_pika|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(4));

-- Location: LABCELL_X4_Y33_N15
\data|attack_two|tb_pika|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~6\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~2\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~6\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~2\);

-- Location: FF_X4_Y33_N16
\data|attack_two|tb_pika|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~1_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(5));

-- Location: LABCELL_X4_Y33_N18
\data|attack_two|tb_pika|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~2\ ))
-- \data|attack_two|tb_pika|testCountX_Y|Add0~14\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~2\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_two|tb_pika|testCountX_Y|Add0~14\);

-- Location: FF_X4_Y33_N20
\data|attack_two|tb_pika|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~13_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(6));

-- Location: LABCELL_X4_Y33_N21
\data|attack_two|tb_pika|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_two|tb_pika|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_two|tb_pika|testCountX_Y|Add0~14\,
	sumout => \data|attack_two|tb_pika|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X4_Y33_N23
\data|attack_two|tb_pika|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~1_combout\,
	ena => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_y\(7));

-- Location: LABCELL_X4_Y33_N54
\data|attack_two|tb_pika|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCountX_Y|always0~1_combout\ = ( !\data|attack_two|tb_pika|testCountX_Y|out_y\(7) & ( \data|attack_two|tb_pika|testCountX_Y|out_y\(4) & ( (\data|attack_two|tb_pika|testCountX_Y|always0~0_combout\ & 
-- (\data|attack_two|tb_pika|testCountX_Y|out_y\(5) & !\data|attack_two|tb_pika|testCountX_Y|out_y\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(5),
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(6),
	datae => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(7),
	dataf => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|attack_two|tb_pika|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X9_Y32_N18
\control|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector21~0_combout\ = ( \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ & ( \control|presentstate.idle_tb_0~q\ & ( (!\data|attack_two|done|Equal0~0_combout\) # ((\data|attack_two|tb_pika|testCountX_Y|always0~1_combout\ & 
-- \control|presentstate.draw_pikachu_tb~q\)) ) ) ) # ( !\data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ & ( \control|presentstate.idle_tb_0~q\ & ( !\data|attack_two|done|Equal0~0_combout\ ) ) ) # ( 
-- \data|attack_two|tb_pika|testCountX_Y|Equal1~1_combout\ & ( !\control|presentstate.idle_tb_0~q\ & ( (\data|attack_two|tb_pika|testCountX_Y|always0~1_combout\ & \control|presentstate.draw_pikachu_tb~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001110101010101010101010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datae => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.idle_tb_0~q\,
	combout => \control|Selector21~0_combout\);

-- Location: FF_X15_Y32_N50
\control|presentstate.idle_tb_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector21~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_tb_0~q\);

-- Location: MLABCELL_X6_Y34_N30
\data|attack_two|L_tb|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~2\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~1_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~2\);

-- Location: MLABCELL_X6_Y34_N39
\data|attack_two|L_tb|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~22\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~18\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~22\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~18\);

-- Location: MLABCELL_X6_Y34_N42
\data|attack_two|L_tb|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~18\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~34\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~18\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~34\);

-- Location: FF_X6_Y34_N44
\data|attack_two|L_tb|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(4));

-- Location: MLABCELL_X6_Y34_N45
\data|attack_two|L_tb|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~34\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~30\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~34\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~30\);

-- Location: FF_X6_Y34_N46
\data|attack_two|L_tb|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(5));

-- Location: MLABCELL_X6_Y34_N48
\data|attack_two|L_tb|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~30\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~26\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~30\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~25_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~26\);

-- Location: FF_X6_Y34_N50
\data|attack_two|L_tb|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(6));

-- Location: MLABCELL_X6_Y34_N6
\data|attack_two|L_tb|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\ = ( \data|attack_two|L_tb|testCountX_Y|out_x\(5) & ( !\data|attack_two|L_tb|testCountX_Y|out_x\(6) & ( \data|attack_two|L_tb|testCountX_Y|out_x\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(4),
	datae => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\);

-- Location: MLABCELL_X6_Y34_N3
\data|attack_two|L_tb|testCountX_Y|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\ = ( \data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\ & ( !\data|attack_two|L_tb|testCountX_Y|Equal1~0_combout\ ) ) # ( !\data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~0_combout\,
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\);

-- Location: MLABCELL_X8_Y32_N30
\data|attack_two|M_tb|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~2\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~1_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~2\);

-- Location: LABCELL_X12_Y32_N30
\data|attack_two|S_tb|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~26\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~25_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~26\);

-- Location: LABCELL_X12_Y32_N3
\data|attack_two|S_tb|testCountX_Y|out_y[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\ = ( \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ ) # ( !\data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( (!\data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\) # 
-- (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\);

-- Location: FF_X12_Y32_N32
\data|attack_two|S_tb|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~25_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(0));

-- Location: LABCELL_X12_Y32_N33
\data|attack_two|S_tb|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~26\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~22\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~26\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~22\);

-- Location: FF_X12_Y32_N35
\data|attack_two|S_tb|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~21_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(1));

-- Location: LABCELL_X12_Y32_N36
\data|attack_two|S_tb|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~22\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~18\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~22\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~17_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~18\);

-- Location: FF_X12_Y32_N38
\data|attack_two|S_tb|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~17_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(2));

-- Location: LABCELL_X12_Y32_N39
\data|attack_two|S_tb|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~18\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~30\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~18\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~30\);

-- Location: FF_X12_Y32_N40
\data|attack_two|S_tb|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~29_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(3));

-- Location: LABCELL_X12_Y32_N42
\data|attack_two|S_tb|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~30\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~6\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~30\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~5_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~6\);

-- Location: FF_X12_Y32_N44
\data|attack_two|S_tb|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(4));

-- Location: LABCELL_X12_Y32_N45
\data|attack_two|S_tb|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~6\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~2\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~6\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~2\);

-- Location: FF_X12_Y32_N46
\data|attack_two|S_tb|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~1_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(5));

-- Location: LABCELL_X12_Y32_N48
\data|attack_two|S_tb|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~2\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add0~14\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~2\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add0~14\);

-- Location: FF_X12_Y32_N50
\data|attack_two|S_tb|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~13_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(6));

-- Location: LABCELL_X12_Y32_N51
\data|attack_two|S_tb|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_two|S_tb|testCountX_Y|Add0~14\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X12_Y32_N53
\data|attack_two|S_tb|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y\(7));

-- Location: LABCELL_X11_Y32_N24
\data|attack_two|S_tb|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|always0~0_combout\ = ( !\data|attack_two|S_tb|testCountX_Y|out_y\(6) & ( (!\data|attack_two|S_tb|testCountX_Y|out_y\(7) & (\data|attack_two|S_tb|testCountX_Y|out_y\(3) & \data|attack_two|S_tb|testCountX_Y|out_y\(4))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(7),
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(4),
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|attack_two|S_tb|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X11_Y32_N36
\data|attack_two|S_tb|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ = ( !\data|attack_two|S_tb|testCountX_Y|out_y\(2) & ( (!\data|attack_two|S_tb|testCountX_Y|out_y\(5) & (\data|attack_two|S_tb|testCountX_Y|out_y\(1) & (\data|attack_two|S_tb|testCountX_Y|out_y\(0) & 
-- \data|attack_two|S_tb|testCountX_Y|always0~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(5),
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(1),
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(0),
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(2),
	combout => \data|attack_two|S_tb|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X18_Y32_N21
\control|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector22~0_combout\ = ( \control|presentstate.draw_tb_1~q\ & ( \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( (!\data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\) # ((\control|presentstate.idle_tb_0~q\ & 
-- \data|attack_two|done|Equal0~0_combout\)) ) ) ) # ( !\control|presentstate.draw_tb_1~q\ & ( \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( (\control|presentstate.idle_tb_0~q\ & \data|attack_two|done|Equal0~0_combout\) ) ) ) # ( 
-- \control|presentstate.draw_tb_1~q\ & ( !\data|attack_two|S_tb|testCountX_Y|always0~1_combout\ ) ) # ( !\control|presentstate.draw_tb_1~q\ & ( !\data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( (\control|presentstate.idle_tb_0~q\ & 
-- \data|attack_two|done|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100000000010101011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_tb_0~q\,
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.draw_tb_1~q\,
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector22~0_combout\);

-- Location: FF_X18_Y32_N23
\control|presentstate.draw_tb_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector22~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_tb_1~q\);

-- Location: LABCELL_X9_Y33_N21
\data|attack_two|S_tb|testCountX_Y|out_y[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\ = ( \control|presentstate.draw_tb_1~q\ & ( \data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ ) ) # ( !\control|presentstate.draw_tb_1~q\ & ( \data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ ) ) 
-- # ( !\control|presentstate.draw_tb_1~q\ & ( !\data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_presentstate.draw_tb_1~q\,
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\);

-- Location: FF_X9_Y33_N37
\data|attack_two|S_tb|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(2));

-- Location: LABCELL_X9_Y33_N30
\data|attack_two|S_tb|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~2\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~1_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~2\);

-- Location: FF_X9_Y33_N31
\data|attack_two|S_tb|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(0));

-- Location: LABCELL_X9_Y33_N33
\data|attack_two|S_tb|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~2\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~6\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~2\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~6\);

-- Location: FF_X9_Y33_N34
\data|attack_two|S_tb|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(1));

-- Location: LABCELL_X9_Y33_N36
\data|attack_two|S_tb|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~6\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~14\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~6\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~14\);

-- Location: FF_X9_Y33_N38
\data|attack_two|S_tb|testCountX_Y|out_x[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x[2]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y33_N39
\data|attack_two|S_tb|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~14\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~34\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~14\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~34\);

-- Location: FF_X9_Y33_N41
\data|attack_two|S_tb|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(3));

-- Location: LABCELL_X9_Y33_N42
\data|attack_two|S_tb|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~34\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~30\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~34\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~30\);

-- Location: FF_X9_Y33_N44
\data|attack_two|S_tb|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(4));

-- Location: LABCELL_X9_Y33_N45
\data|attack_two|S_tb|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~30\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~26\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~30\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~25_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~26\);

-- Location: FF_X9_Y33_N46
\data|attack_two|S_tb|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(5));

-- Location: LABCELL_X9_Y33_N48
\data|attack_two|S_tb|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~26\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~22\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~26\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~22\);

-- Location: FF_X9_Y33_N49
\data|attack_two|S_tb|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(6));

-- Location: LABCELL_X9_Y33_N51
\data|attack_two|S_tb|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~22\ ))
-- \data|attack_two|S_tb|testCountX_Y|Add1~18\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~22\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_two|S_tb|testCountX_Y|Add1~18\);

-- Location: FF_X9_Y33_N53
\data|attack_two|S_tb|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(7));

-- Location: LABCELL_X9_Y33_N6
\data|attack_two|S_tb|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Equal1~0_combout\ = ( \data|attack_two|S_tb|testCountX_Y|out_x\(5) & ( !\data|attack_two|S_tb|testCountX_Y|out_x\(3) & ( (!\data|attack_two|S_tb|testCountX_Y|out_x\(4) & (!\data|attack_two|S_tb|testCountX_Y|out_x\(7) & 
-- !\data|attack_two|S_tb|testCountX_Y|out_x\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(7),
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(6),
	datae => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|attack_two|S_tb|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X9_Y33_N54
\data|attack_two|S_tb|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|S_tb|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|S_tb|testCountX_Y|Add1~18\,
	sumout => \data|attack_two|S_tb|testCountX_Y|Add1~9_sumout\);

-- Location: FF_X9_Y33_N55
\data|attack_two|S_tb|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x\(8));

-- Location: FF_X9_Y33_N35
\data|attack_two|S_tb|testCountX_Y|out_x[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x[1]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y33_N12
\data|attack_two|S_tb|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ = ( !\data|attack_two|S_tb|testCountX_Y|out_x\(8) & ( \data|attack_two|S_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ & ( (!\data|attack_two|S_tb|testCountX_Y|out_x[2]~DUPLICATE_q\ & 
-- (\data|attack_two|S_tb|testCountX_Y|Equal1~0_combout\ & \data|attack_two|S_tb|testCountX_Y|out_x\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\,
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(0),
	datae => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\,
	combout => \data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X18_Y32_N12
\control|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector23~0_combout\ = ( \control|presentstate.idle_tb_1~q\ & ( \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( (!\data|attack_two|done|Equal0~0_combout\) # ((\data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ & 
-- \control|presentstate.draw_tb_1~q\)) ) ) ) # ( !\control|presentstate.idle_tb_1~q\ & ( \data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( (\data|attack_two|S_tb|testCountX_Y|Equal1~1_combout\ & \control|presentstate.draw_tb_1~q\) ) ) ) # ( 
-- \control|presentstate.idle_tb_1~q\ & ( !\data|attack_two|S_tb|testCountX_Y|always0~1_combout\ & ( !\data|attack_two|done|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000011000000111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datae => \control|ALT_INV_presentstate.idle_tb_1~q\,
	dataf => \data|attack_two|S_tb|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector23~0_combout\);

-- Location: FF_X18_Y32_N14
\control|presentstate.idle_tb_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector23~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_tb_1~q\);

-- Location: LABCELL_X7_Y32_N30
\data|attack_two|M_tb|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~26\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~25_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~26\);

-- Location: LABCELL_X7_Y32_N6
\data|attack_two|M_tb|testCountX_Y|out_y[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\) # (\data|attack_two|M_tb|testCountX_Y|always0~1_combout\) ) ) # ( 
-- !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\);

-- Location: FF_X7_Y32_N32
\data|attack_two|M_tb|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~25_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(0));

-- Location: LABCELL_X7_Y32_N33
\data|attack_two|M_tb|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~26\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~22\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~26\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~22\);

-- Location: FF_X7_Y32_N35
\data|attack_two|M_tb|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~21_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(1));

-- Location: LABCELL_X7_Y32_N36
\data|attack_two|M_tb|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~22\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~18\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~22\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~17_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~18\);

-- Location: FF_X7_Y32_N38
\data|attack_two|M_tb|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~17_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(2));

-- Location: LABCELL_X7_Y32_N39
\data|attack_two|M_tb|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~18\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~30\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~18\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~30\);

-- Location: FF_X7_Y32_N41
\data|attack_two|M_tb|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~29_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(3));

-- Location: LABCELL_X7_Y32_N42
\data|attack_two|M_tb|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~30\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~6\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~30\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~5_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~6\);

-- Location: FF_X7_Y32_N44
\data|attack_two|M_tb|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(4));

-- Location: LABCELL_X7_Y32_N45
\data|attack_two|M_tb|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~6\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~2\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~6\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~2\);

-- Location: FF_X7_Y32_N47
\data|attack_two|M_tb|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~1_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(5));

-- Location: LABCELL_X7_Y32_N48
\data|attack_two|M_tb|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~2\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add0~14\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~2\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add0~14\);

-- Location: FF_X7_Y32_N50
\data|attack_two|M_tb|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~13_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(6));

-- Location: FF_X7_Y32_N52
\data|attack_two|M_tb|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y\(7));

-- Location: LABCELL_X7_Y32_N51
\data|attack_two|M_tb|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_two|M_tb|testCountX_Y|Add0~14\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X7_Y32_N53
\data|attack_two|M_tb|testCountX_Y|out_y[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_y[7]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y32_N18
\data|attack_two|M_tb|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|always0~0_combout\ = ( !\data|attack_two|M_tb|testCountX_Y|out_y\(4) & ( (\data|attack_two|M_tb|testCountX_Y|out_y\(3) & (!\data|attack_two|M_tb|testCountX_Y|out_y[7]~DUPLICATE_q\ & 
-- \data|attack_two|M_tb|testCountX_Y|out_y\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\,
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|attack_two|M_tb|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X7_Y32_N0
\data|attack_two|M_tb|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|always0~1_combout\ = ( \data|attack_two|M_tb|testCountX_Y|out_y\(2) & ( \data|attack_two|M_tb|testCountX_Y|out_y\(1) & ( (!\data|attack_two|M_tb|testCountX_Y|out_y\(6) & (!\data|attack_two|M_tb|testCountX_Y|out_y\(0) & 
-- \data|attack_two|M_tb|testCountX_Y|always0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(6),
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(0),
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~0_combout\,
	datae => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(1),
	combout => \data|attack_two|M_tb|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X18_Y32_N3
\control|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector24~0_combout\ = ( \control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCountX_Y|always0~1_combout\ & ( (!\data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\) # ((\data|attack_two|done|Equal0~0_combout\ & 
-- \control|presentstate.idle_tb_1~q\)) ) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCountX_Y|always0~1_combout\ & ( (\data|attack_two|done|Equal0~0_combout\ & \control|presentstate.idle_tb_1~q\) ) ) ) # ( 
-- \control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|M_tb|testCountX_Y|always0~1_combout\ ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|M_tb|testCountX_Y|always0~1_combout\ & ( (\data|attack_two|done|Equal0~0_combout\ & 
-- \control|presentstate.idle_tb_1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111111111111111100000101000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datac => \control|ALT_INV_presentstate.idle_tb_1~q\,
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_tb_2~q\,
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector24~0_combout\);

-- Location: FF_X18_Y32_N5
\control|presentstate.draw_tb_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector24~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_tb_2~q\);

-- Location: MLABCELL_X8_Y32_N15
\data|attack_two|M_tb|testCountX_Y|out_y[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\ = ( \control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ ) ) 
-- # ( !\control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_presentstate.draw_tb_2~q\,
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\);

-- Location: FF_X8_Y32_N31
\data|attack_two|M_tb|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(0));

-- Location: MLABCELL_X8_Y32_N33
\data|attack_two|M_tb|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~2\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~6\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~2\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~6\);

-- Location: FF_X8_Y32_N35
\data|attack_two|M_tb|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(1));

-- Location: MLABCELL_X8_Y32_N36
\data|attack_two|M_tb|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~6\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~34\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~6\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~34\);

-- Location: FF_X8_Y32_N38
\data|attack_two|M_tb|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(2));

-- Location: MLABCELL_X8_Y32_N39
\data|attack_two|M_tb|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~34\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~22\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~34\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~22\);

-- Location: FF_X8_Y32_N40
\data|attack_two|M_tb|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(3));

-- Location: MLABCELL_X8_Y32_N42
\data|attack_two|M_tb|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~22\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~18\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~22\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~18\);

-- Location: FF_X8_Y32_N43
\data|attack_two|M_tb|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(4));

-- Location: MLABCELL_X8_Y32_N45
\data|attack_two|M_tb|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~18\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~14\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~18\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~14\);

-- Location: FF_X8_Y32_N47
\data|attack_two|M_tb|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(5));

-- Location: MLABCELL_X8_Y32_N48
\data|attack_two|M_tb|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~14\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~10\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~14\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~9_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~10\);

-- Location: FF_X8_Y32_N50
\data|attack_two|M_tb|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(6));

-- Location: MLABCELL_X8_Y32_N51
\data|attack_two|M_tb|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~10\ ))
-- \data|attack_two|M_tb|testCountX_Y|Add1~30\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~10\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_two|M_tb|testCountX_Y|Add1~30\);

-- Location: FF_X8_Y32_N52
\data|attack_two|M_tb|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(7));

-- Location: MLABCELL_X8_Y32_N54
\data|attack_two|M_tb|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|M_tb|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|M_tb|testCountX_Y|Add1~30\,
	sumout => \data|attack_two|M_tb|testCountX_Y|Add1~25_sumout\);

-- Location: FF_X8_Y32_N55
\data|attack_two|M_tb|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X8_Y32_N24
\data|attack_two|M_tb|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Equal1~0_combout\ = ( !\data|attack_two|M_tb|testCountX_Y|out_x\(7) & ( \data|attack_two|M_tb|testCountX_Y|out_x\(0) & ( (!\data|attack_two|M_tb|testCountX_Y|out_x\(2) & (!\data|attack_two|M_tb|testCountX_Y|out_x\(8) & 
-- \data|attack_two|M_tb|testCountX_Y|out_x\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(2),
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(8),
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(1),
	datae => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(7),
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|attack_two|M_tb|testCountX_Y|Equal1~0_combout\);

-- Location: MLABCELL_X8_Y32_N6
\data|attack_two|M_tb|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ = ( \data|attack_two|M_tb|testCountX_Y|out_x\(5) & ( !\data|attack_two|M_tb|testCountX_Y|out_x\(6) & ( (\data|attack_two|M_tb|testCountX_Y|out_x\(3) & 
-- (\data|attack_two|M_tb|testCountX_Y|Equal1~0_combout\ & !\data|attack_two|M_tb|testCountX_Y|out_x\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(3),
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(4),
	datae => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X18_Y32_N30
\control|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector25~0_combout\ = ( \control|presentstate.idle_tb_2~q\ & ( \control|presentstate.draw_tb_2~q\ & ( (!\data|attack_two|done|Equal0~0_combout\) # ((\data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ & 
-- \data|attack_two|M_tb|testCountX_Y|always0~1_combout\)) ) ) ) # ( !\control|presentstate.idle_tb_2~q\ & ( \control|presentstate.draw_tb_2~q\ & ( (\data|attack_two|M_tb|testCountX_Y|Equal1~1_combout\ & \data|attack_two|M_tb|testCountX_Y|always0~1_combout\) 
-- ) ) ) # ( \control|presentstate.idle_tb_2~q\ & ( !\control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|done|Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000010001000100011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.idle_tb_2~q\,
	dataf => \control|ALT_INV_presentstate.draw_tb_2~q\,
	combout => \control|Selector25~0_combout\);

-- Location: FF_X18_Y32_N32
\control|presentstate.idle_tb_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector25~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_tb_2~q\);

-- Location: MLABCELL_X15_Y32_N45
\control|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector26~0_combout\ = ( \data|attack_two|done|Equal0~0_combout\ & ( ((!\data|attack_two|L_tb|done~combout\ & \control|presentstate.draw_tb_3~q\)) # (\control|presentstate.idle_tb_2~q\) ) ) # ( !\data|attack_two|done|Equal0~0_combout\ & ( 
-- (!\data|attack_two|L_tb|done~combout\ & \control|presentstate.draw_tb_3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|ALT_INV_done~combout\,
	datac => \control|ALT_INV_presentstate.idle_tb_2~q\,
	datad => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector26~0_combout\);

-- Location: FF_X15_Y32_N47
\control|presentstate.draw_tb_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector26~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_tb_3~q\);

-- Location: MLABCELL_X15_Y32_N18
\control|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector28~0_combout\ = ( \control|presentstate.idle_tb_3~q\ & ( ((!\data|attack_two|L_tb|done~combout\ & \control|presentstate.erase_tb~q\)) # (\data|attack_two|done|Equal0~0_combout\) ) ) # ( !\control|presentstate.idle_tb_3~q\ & ( 
-- (!\data|attack_two|L_tb|done~combout\ & \control|presentstate.erase_tb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110011101110110011001110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|ALT_INV_done~combout\,
	datab => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.erase_tb~q\,
	dataf => \control|ALT_INV_presentstate.idle_tb_3~q\,
	combout => \control|Selector28~0_combout\);

-- Location: FF_X15_Y32_N20
\control|presentstate.erase_tb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector28~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.erase_tb~q\);

-- Location: LABCELL_X4_Y32_N30
\data|attack_two|L_tb|testCountX_Y|out_x[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\ = ( \control|presentstate.erase_tb~q\ & ( !\data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\ ) ) # ( !\control|presentstate.erase_tb~q\ & ( (!\data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\) # 
-- (!\control|presentstate.draw_tb_3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~2_combout\,
	datad => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \control|ALT_INV_presentstate.erase_tb~q\,
	combout => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\);

-- Location: FF_X6_Y34_N32
\data|attack_two|L_tb|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(0));

-- Location: MLABCELL_X6_Y34_N33
\data|attack_two|L_tb|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~2\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~6\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~2\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~6\);

-- Location: FF_X6_Y34_N35
\data|attack_two|L_tb|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(1));

-- Location: MLABCELL_X6_Y34_N36
\data|attack_two|L_tb|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~6\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~22\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~6\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~22\);

-- Location: FF_X6_Y34_N37
\data|attack_two|L_tb|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(2));

-- Location: FF_X6_Y34_N40
\data|attack_two|L_tb|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(3));

-- Location: MLABCELL_X6_Y34_N51
\data|attack_two|L_tb|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~26\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add1~14\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~26\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add1~14\);

-- Location: FF_X6_Y34_N52
\data|attack_two|L_tb|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(7));

-- Location: MLABCELL_X6_Y34_N54
\data|attack_two|L_tb|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|L_tb|testCountX_Y|Add1~14\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add1~9_sumout\);

-- Location: FF_X6_Y34_N55
\data|attack_two|L_tb|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X6_Y34_N12
\data|attack_two|L_tb|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Equal1~0_combout\ = ( \data|attack_two|L_tb|testCountX_Y|out_x\(2) & ( !\data|attack_two|L_tb|testCountX_Y|out_x\(0) & ( (\data|attack_two|L_tb|testCountX_Y|out_x\(3) & (!\data|attack_two|L_tb|testCountX_Y|out_x\(7) & 
-- (\data|attack_two|L_tb|testCountX_Y|out_x\(1) & !\data|attack_two|L_tb|testCountX_Y|out_x\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(3),
	datab => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(7),
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(1),
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(8),
	datae => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(2),
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|attack_two|L_tb|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X4_Y32_N0
\data|attack_two|L_tb|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~30\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~30\);

-- Location: LABCELL_X4_Y32_N57
\data|attack_two|y|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux7~0_combout\ = (\data|attack_two|L_tb|testCountX_Y|out_y\(0) & ((\control|presentstate.draw_tb_3~q\) # (\control|presentstate.erase_tb~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_3~q\,
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(0),
	combout => \data|attack_two|y|Mux7~0_combout\);

-- Location: LABCELL_X4_Y32_N45
\data|attack_two|L_tb|testCountX_Y|out_y[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\ = ( \data|attack_two|L_tb|done~combout\ ) # ( !\data|attack_two|L_tb|done~combout\ & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|attack_two|L_tb|ALT_INV_done~combout\,
	combout => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\);

-- Location: FF_X4_Y32_N2
\data|attack_two|L_tb|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~29_sumout\,
	asdata => \data|attack_two|y|Mux7~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(0));

-- Location: LABCELL_X4_Y32_N3
\data|attack_two|L_tb|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~30\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~26\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~30\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~25_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~26\);

-- Location: LABCELL_X4_Y32_N51
\data|attack_two|y|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux6~0_combout\ = ( \control|presentstate.erase_tb~q\ & ( \data|attack_two|L_tb|testCountX_Y|out_y\(1) ) ) # ( !\control|presentstate.erase_tb~q\ & ( (\control|presentstate.draw_tb_3~q\ & \data|attack_two|L_tb|testCountX_Y|out_y\(1)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.draw_tb_3~q\,
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(1),
	dataf => \control|ALT_INV_presentstate.erase_tb~q\,
	combout => \data|attack_two|y|Mux6~0_combout\);

-- Location: FF_X4_Y32_N5
\data|attack_two|L_tb|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~25_sumout\,
	asdata => \data|attack_two|y|Mux6~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(1));

-- Location: LABCELL_X4_Y32_N6
\data|attack_two|L_tb|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~26\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~22\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~26\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~22\);

-- Location: FF_X4_Y32_N7
\data|attack_two|L_tb|testCountX_Y|out_y[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~21_sumout\,
	asdata => \data|attack_two|y|Mux5~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y[2]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y32_N9
\data|attack_two|y|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux5~0_combout\ = ( \control|presentstate.draw_tb_3~q\ & ( \data|attack_two|L_tb|testCountX_Y|out_y[2]~DUPLICATE_q\ ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( (\control|presentstate.erase_tb~q\ & 
-- \data|attack_two|L_tb|testCountX_Y|out_y[2]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.erase_tb~q\,
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\,
	dataf => \control|ALT_INV_presentstate.draw_tb_3~q\,
	combout => \data|attack_two|y|Mux5~0_combout\);

-- Location: FF_X4_Y32_N8
\data|attack_two|L_tb|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~21_sumout\,
	asdata => \data|attack_two|y|Mux5~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(2));

-- Location: LABCELL_X4_Y32_N9
\data|attack_two|L_tb|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~22\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~18\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~22\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~17_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~18\);

-- Location: LABCELL_X7_Y32_N21
\data|attack_two|y|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux4~0_combout\ = ( \control|presentstate.draw_tb_3~q\ & ( \data|attack_two|L_tb|testCountX_Y|out_y\(3) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( (\data|attack_two|L_tb|testCountX_Y|out_y\(3) & \control|presentstate.erase_tb~q\) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(3),
	datac => \control|ALT_INV_presentstate.erase_tb~q\,
	dataf => \control|ALT_INV_presentstate.draw_tb_3~q\,
	combout => \data|attack_two|y|Mux4~0_combout\);

-- Location: FF_X4_Y32_N10
\data|attack_two|L_tb|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~17_sumout\,
	asdata => \data|attack_two|y|Mux4~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(3));

-- Location: LABCELL_X4_Y32_N12
\data|attack_two|L_tb|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~18\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~6\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~18\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~5_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~6\);

-- Location: LABCELL_X4_Y32_N54
\data|attack_two|y|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux3~0_combout\ = ( \data|attack_two|L_tb|testCountX_Y|out_y\(4) & ( (\control|presentstate.draw_tb_3~q\) # (\control|presentstate.erase_tb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|attack_two|y|Mux3~0_combout\);

-- Location: FF_X4_Y32_N14
\data|attack_two|L_tb|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~5_sumout\,
	asdata => \data|attack_two|y|Mux3~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(4));

-- Location: LABCELL_X4_Y32_N15
\data|attack_two|L_tb|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~6\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~2\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~6\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~2\);

-- Location: LABCELL_X4_Y32_N36
\data|attack_two|y|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux2~0_combout\ = ( \data|attack_two|L_tb|testCountX_Y|out_y\(5) & ( (\control|presentstate.draw_tb_3~q\) # (\control|presentstate.erase_tb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(5),
	combout => \data|attack_two|y|Mux2~0_combout\);

-- Location: FF_X4_Y32_N17
\data|attack_two|L_tb|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~1_sumout\,
	asdata => \data|attack_two|y|Mux2~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(5));

-- Location: LABCELL_X4_Y32_N18
\data|attack_two|L_tb|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~2\ ))
-- \data|attack_two|L_tb|testCountX_Y|Add0~14\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~2\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_two|L_tb|testCountX_Y|Add0~14\);

-- Location: LABCELL_X4_Y32_N48
\data|attack_two|y|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux1~0_combout\ = ( \data|attack_two|L_tb|testCountX_Y|out_y\(6) & ( (\control|presentstate.draw_tb_3~q\) # (\control|presentstate.erase_tb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|attack_two|y|Mux1~0_combout\);

-- Location: FF_X4_Y32_N20
\data|attack_two|L_tb|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~13_sumout\,
	asdata => \data|attack_two|y|Mux1~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(6));

-- Location: LABCELL_X4_Y32_N21
\data|attack_two|L_tb|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_two|L_tb|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_two|L_tb|testCountX_Y|Add0~14\,
	sumout => \data|attack_two|L_tb|testCountX_Y|Add0~9_sumout\);

-- Location: LABCELL_X4_Y32_N39
\data|attack_two|y|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|y|Mux0~0_combout\ = ( \data|attack_two|L_tb|testCountX_Y|out_y\(7) & ( (\control|presentstate.draw_tb_3~q\) # (\control|presentstate.erase_tb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(7),
	combout => \data|attack_two|y|Mux0~0_combout\);

-- Location: FF_X4_Y32_N22
\data|attack_two|L_tb|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add0~9_sumout\,
	asdata => \data|attack_two|y|Mux0~0_combout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_y[7]~0_combout\,
	sload => \data|attack_two|L_tb|testCountX_Y|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_y\(7));

-- Location: LABCELL_X4_Y32_N33
\data|attack_two|L_tb|done~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|done~0_combout\ = ( !\data|attack_two|L_tb|testCountX_Y|out_y\(6) & ( (\data|attack_two|L_tb|testCountX_Y|out_y\(0) & (!\data|attack_two|L_tb|testCountX_Y|out_y\(7) & (\data|attack_two|L_tb|testCountX_Y|out_y\(2) & 
-- \data|attack_two|L_tb|testCountX_Y|out_y\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(0),
	datab => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(7),
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(2),
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(1),
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|attack_two|L_tb|done~0_combout\);

-- Location: LABCELL_X4_Y32_N24
\data|attack_two|L_tb|done\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|done~combout\ = ( !\data|attack_two|L_tb|testCountX_Y|out_y\(3) & ( \data|attack_two|L_tb|testCountX_Y|Equal1~1_combout\ & ( (\data|attack_two|L_tb|testCountX_Y|Equal1~0_combout\ & (\data|attack_two|L_tb|testCountX_Y|out_y\(4) & 
-- (\data|attack_two|L_tb|done~0_combout\ & \data|attack_two|L_tb|testCountX_Y|out_y\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datab => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(4),
	datac => \data|attack_two|L_tb|ALT_INV_done~0_combout\,
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(5),
	datae => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_y\(3),
	dataf => \data|attack_two|L_tb|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_two|L_tb|done~combout\);

-- Location: MLABCELL_X15_Y32_N42
\control|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector27~0_combout\ = ( \control|presentstate.draw_tb_3~q\ & ( ((!\data|attack_two|done|Equal0~0_combout\ & \control|presentstate.idle_tb_3~q\)) # (\data|attack_two|L_tb|done~combout\) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( 
-- (!\data|attack_two|done|Equal0~0_combout\ & \control|presentstate.idle_tb_3~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|ALT_INV_done~combout\,
	datab => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.idle_tb_3~q\,
	dataf => \control|ALT_INV_presentstate.draw_tb_3~q\,
	combout => \control|Selector27~0_combout\);

-- Location: FF_X15_Y32_N44
\control|presentstate.idle_tb_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector27~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_tb_3~q\);

-- Location: LABCELL_X18_Y32_N42
\VGA|writeEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~0_combout\ = ( !\control|presentstate.idle_tb_4~q\ & ( !\control|presentstate.idle_tb_2~q\ & ( (!\control|presentstate.idle_tb_0~q\ & (!\control|presentstate.idle_tb_3~q\ & (!\control|presentstate.idle_p_va~q\ & 
-- !\control|presentstate.idle_tb_1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_tb_0~q\,
	datab => \control|ALT_INV_presentstate.idle_tb_3~q\,
	datac => \control|ALT_INV_presentstate.idle_p_va~q\,
	datad => \control|ALT_INV_presentstate.idle_tb_1~q\,
	datae => \control|ALT_INV_presentstate.idle_tb_4~q\,
	dataf => \control|ALT_INV_presentstate.idle_tb_2~q\,
	combout => \VGA|writeEn~0_combout\);

-- Location: LABCELL_X10_Y30_N30
\data|attack_three|draw_t_pika|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~30\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~30\);

-- Location: LABCELL_X10_Y32_N30
\data|attack_three|draw_t_pika|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~22\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~22\);

-- Location: LABCELL_X13_Y31_N42
\control|enable_draw_pika_vt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_draw_pika_vt~0_combout\ = ( \control|presentstate.draw_pikachu_va~q\ ) # ( !\control|presentstate.draw_pikachu_va~q\ & ( \control|presentstate.erase_pikachu_va~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	dataf => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	combout => \control|enable_draw_pika_vt~0_combout\);

-- Location: LABCELL_X13_Y31_N3
\control|enable_draw_pika_vt\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_draw_pika_vt~combout\ = ( \control|enable_draw_pika_vt~0_combout\ & ( (!\control|presentstate.update_HP~q\) # (\control|enable_draw_pika_vt~combout\) ) ) # ( !\control|enable_draw_pika_vt~0_combout\ & ( (\control|presentstate.update_HP~q\ 
-- & \control|enable_draw_pika_vt~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.update_HP~q\,
	datad => \control|ALT_INV_enable_draw_pika_vt~combout\,
	dataf => \control|ALT_INV_enable_draw_pika_vt~0_combout\,
	combout => \control|enable_draw_pika_vt~combout\);

-- Location: LABCELL_X10_Y30_N24
\data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\ = ( \control|enable_draw_pika_vt~combout\ & ( (!\control|presentstate.reset_state~q\) # (\data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\) ) ) # ( 
-- !\control|enable_draw_pika_vt~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~2_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_enable_draw_pika_vt~combout\,
	combout => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\);

-- Location: FF_X10_Y32_N32
\data|attack_three|draw_t_pika|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(0));

-- Location: LABCELL_X10_Y32_N33
\data|attack_three|draw_t_pika|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~22\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~18\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~22\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~18\);

-- Location: FF_X10_Y32_N35
\data|attack_three|draw_t_pika|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(1));

-- Location: LABCELL_X10_Y32_N36
\data|attack_three|draw_t_pika|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~18\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~14\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~18\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~14\);

-- Location: FF_X10_Y32_N38
\data|attack_three|draw_t_pika|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(2));

-- Location: LABCELL_X10_Y32_N39
\data|attack_three|draw_t_pika|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~14\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~10\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~14\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~9_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~10\);

-- Location: FF_X10_Y32_N41
\data|attack_three|draw_t_pika|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(3));

-- Location: LABCELL_X10_Y32_N42
\data|attack_three|draw_t_pika|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~10\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~34\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~10\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~34\);

-- Location: FF_X10_Y32_N44
\data|attack_three|draw_t_pika|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4));

-- Location: LABCELL_X10_Y32_N45
\data|attack_three|draw_t_pika|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~34\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~6\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~34\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~6\);

-- Location: FF_X10_Y32_N47
\data|attack_three|draw_t_pika|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5));

-- Location: LABCELL_X10_Y32_N48
\data|attack_three|draw_t_pika|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~6\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~30\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~6\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~30\);

-- Location: FF_X10_Y32_N50
\data|attack_three|draw_t_pika|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(6));

-- Location: LABCELL_X10_Y32_N51
\data|attack_three|draw_t_pika|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~30\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~2\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~30\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~1_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~2\);

-- Location: FF_X10_Y32_N53
\data|attack_three|draw_t_pika|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(7));

-- Location: LABCELL_X10_Y32_N12
\data|attack_three|draw_t_pika|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5) & ( !\data|attack_three|draw_t_pika|testCountX_Y|out_x\(7) & ( (!\data|attack_three|draw_t_pika|testCountX_Y|out_x\(1) & 
-- (!\data|attack_three|draw_t_pika|testCountX_Y|out_x\(0) & (\data|attack_three|draw_t_pika|testCountX_Y|out_x\(2) & !\data|attack_three|draw_t_pika|testCountX_Y|out_x\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(1),
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(0),
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(2),
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(3),
	datae => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(7),
	combout => \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X10_Y32_N54
\data|attack_three|draw_t_pika|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add1~2\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add1~25_sumout\);

-- Location: FF_X10_Y32_N56
\data|attack_three|draw_t_pika|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_x\(8));

-- Location: LABCELL_X10_Y32_N9
\data|attack_three|draw_t_pika|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\ = ( !\data|attack_three|draw_t_pika|testCountX_Y|out_x\(8) & ( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4) & ( !\data|attack_three|draw_t_pika|testCountX_Y|out_x\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(6),
	datae => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(4),
	combout => \data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X10_Y32_N3
\data|attack_three|draw_t_pika|testCountX_Y|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\ & ( \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\);

-- Location: LABCELL_X10_Y30_N21
\data|attack_three|draw_t_pika|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ = ( !\data|attack_three|draw_t_pika|testCountX_Y|out_y\(1) & ( !\data|attack_three|draw_t_pika|testCountX_Y|out_y\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(0),
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(1),
	combout => \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X10_Y30_N57
\data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( \control|presentstate.reset_state~q\ & ( (!\data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\) # 
-- (\data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\) ) ) ) # ( !\data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( \control|presentstate.reset_state~q\ & ( !\data|attack_three|draw_t_pika|testCountX_Y|Equal1~2_combout\ ) ) ) # 
-- ( \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( !\control|presentstate.reset_state~q\ ) ) # ( !\data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~2_combout\,
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	datae => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\);

-- Location: FF_X10_Y30_N32
\data|attack_three|draw_t_pika|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~29_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(0));

-- Location: LABCELL_X10_Y30_N33
\data|attack_three|draw_t_pika|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~30\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~26\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~30\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~25_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~26\);

-- Location: FF_X10_Y30_N35
\data|attack_three|draw_t_pika|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~25_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(1));

-- Location: LABCELL_X10_Y30_N36
\data|attack_three|draw_t_pika|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~26\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~14\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~26\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~14\);

-- Location: FF_X10_Y30_N38
\data|attack_three|draw_t_pika|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~13_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(2));

-- Location: LABCELL_X10_Y30_N39
\data|attack_three|draw_t_pika|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~14\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~10\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~14\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~9_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~10\);

-- Location: FF_X10_Y30_N41
\data|attack_three|draw_t_pika|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(3));

-- Location: LABCELL_X10_Y30_N42
\data|attack_three|draw_t_pika|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~10\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~6\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~10\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~5_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~6\);

-- Location: FF_X10_Y30_N44
\data|attack_three|draw_t_pika|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4));

-- Location: LABCELL_X10_Y30_N45
\data|attack_three|draw_t_pika|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~6\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~2\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~6\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~2\);

-- Location: FF_X10_Y30_N47
\data|attack_three|draw_t_pika|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~1_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5));

-- Location: LABCELL_X10_Y30_N48
\data|attack_three|draw_t_pika|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~2\ ))
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~22\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~2\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~22\);

-- Location: FF_X10_Y30_N50
\data|attack_three|draw_t_pika|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~21_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(6));

-- Location: LABCELL_X10_Y30_N51
\data|attack_three|draw_t_pika|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_three|draw_t_pika|testCountX_Y|Add0~22\,
	sumout => \data|attack_three|draw_t_pika|testCountX_Y|Add0~17_sumout\);

-- Location: FF_X10_Y30_N53
\data|attack_three|draw_t_pika|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCountX_Y|Add0~17_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~1_combout\,
	ena => \data|attack_three|draw_t_pika|testCountX_Y|out_y[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCountX_Y|out_y\(7));

-- Location: LABCELL_X10_Y30_N12
\data|attack_three|draw_t_pika|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5) & ( !\data|attack_three|draw_t_pika|testCountX_Y|out_y\(7) & ( (!\data|attack_three|draw_t_pika|testCountX_Y|out_y\(6) & 
-- (\data|attack_three|draw_t_pika|testCountX_Y|out_y\(3) & (!\data|attack_three|draw_t_pika|testCountX_Y|out_y\(2) & \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(6),
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(2),
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(4),
	datae => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(7),
	combout => \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X10_Y31_N18
\data|attack_three|draw_t_pika|done\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|done~combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\ & ( (\data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ & (\data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & 
-- \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|attack_three|draw_t_pika|done~combout\);

-- Location: LABCELL_X23_Y32_N24
\data|attack_three|done_vt_c|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Equal0~0_combout\ = ( !\data|attack_three|done_vt_c|counter\(0) & ( (\data|attack_three|done_vt_c|counter\(5) & \data|attack_three|done_vt_c|counter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|done_vt_c|ALT_INV_counter\(5),
	datac => \data|attack_three|done_vt_c|ALT_INV_counter\(4),
	dataf => \data|attack_three|done_vt_c|ALT_INV_counter\(0),
	combout => \data|attack_three|done_vt_c|Equal0~0_combout\);

-- Location: LABCELL_X23_Y32_N9
\control|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector33~0_combout\ = ( \data|attack_three|done_vt_c|Equal0~0_combout\ & ( (\control|presentstate.idle_p_va~q\ & (((!\data|attack_three|done_vt_c|counter\(1)) # (\data|attack_three|done_vt_c|counter\(3))) # 
-- (\data|attack_three|done_vt_c|counter\(2)))) ) ) # ( !\data|attack_three|done_vt_c|Equal0~0_combout\ & ( \control|presentstate.idle_p_va~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001101000011110000110100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	datab => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	datac => \control|ALT_INV_presentstate.idle_p_va~q\,
	datad => \data|attack_three|done_vt_c|ALT_INV_counter\(3),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector33~0_combout\);

-- Location: LABCELL_X17_Y31_N45
\control|Selector33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector33~1_combout\ = ( \control|Selector33~0_combout\ & ( ((\control|presentstate.erase_pikachu_va~q\ & !\data|attack_three|draw_t_pika|done~combout\)) # (\data|attack_three|animate|done_fifteen|Equal0~0_combout\) ) ) # ( 
-- !\control|Selector33~0_combout\ & ( (\control|presentstate.erase_pikachu_va~q\ & !\data|attack_three|draw_t_pika|done~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000011101010111010100110000001100000111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	datac => \data|attack_three|draw_t_pika|ALT_INV_done~combout\,
	datae => \control|ALT_INV_Selector33~0_combout\,
	combout => \control|Selector33~1_combout\);

-- Location: FF_X13_Y31_N53
\control|presentstate.erase_pikachu_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector33~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.erase_pikachu_va~q\);

-- Location: LABCELL_X18_Y32_N39
\data|attack_two|done|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|done|always0~0_combout\ = ( \control|presentstate.erase_pikachu_va~q\ & ( \control|presentstate.reset_state~q\ ) ) # ( !\control|presentstate.erase_pikachu_va~q\ & ( (\control|presentstate.reset_state~q\ & !\VGA|writeEn~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \VGA|ALT_INV_writeEn~0_combout\,
	dataf => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	combout => \data|attack_two|done|always0~0_combout\);

-- Location: LABCELL_X29_Y33_N0
\data|attack_two|animate|sixty_hz|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~1_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|animate|sixty_hz|Add0~2\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(0),
	cin => GND,
	sumout => \data|attack_two|animate|sixty_hz|Add0~1_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~2\);

-- Location: LABCELL_X29_Y32_N45
\data|attack_two|animate|sixty_hz|rate[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|rate[8]~0_combout\ = ( \data|attack_two|animate|sixty_hz|Equal0~3_combout\ ) # ( !\data|attack_two|animate|sixty_hz|Equal0~3_combout\ & ( !\data|attack_two|done|always0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	dataf => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	combout => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\);

-- Location: FF_X29_Y33_N1
\data|attack_two|animate|sixty_hz|rate[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~1_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(0));

-- Location: LABCELL_X29_Y33_N3
\data|attack_two|animate|sixty_hz|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~37_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~2\ ))
-- \data|attack_two|animate|sixty_hz|Add0~38\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(1),
	cin => \data|attack_two|animate|sixty_hz|Add0~2\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~37_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~38\);

-- Location: FF_X29_Y33_N5
\data|attack_two|animate|sixty_hz|rate[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~37_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(1));

-- Location: LABCELL_X29_Y33_N6
\data|attack_two|animate|sixty_hz|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~33_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~38\ ))
-- \data|attack_two|animate|sixty_hz|Add0~34\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(2),
	cin => \data|attack_two|animate|sixty_hz|Add0~38\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~33_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~34\);

-- Location: FF_X29_Y33_N8
\data|attack_two|animate|sixty_hz|rate[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~33_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(2));

-- Location: LABCELL_X29_Y33_N9
\data|attack_two|animate|sixty_hz|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~29_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~34\ ))
-- \data|attack_two|animate|sixty_hz|Add0~30\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(3),
	cin => \data|attack_two|animate|sixty_hz|Add0~34\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~29_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~30\);

-- Location: FF_X29_Y33_N10
\data|attack_two|animate|sixty_hz|rate[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~29_sumout\,
	asdata => VCC,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(3));

-- Location: LABCELL_X29_Y33_N12
\data|attack_two|animate|sixty_hz|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~25_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~30\ ))
-- \data|attack_two|animate|sixty_hz|Add0~26\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(4),
	cin => \data|attack_two|animate|sixty_hz|Add0~30\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~25_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~26\);

-- Location: FF_X29_Y33_N14
\data|attack_two|animate|sixty_hz|rate[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~25_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(4));

-- Location: LABCELL_X29_Y33_N15
\data|attack_two|animate|sixty_hz|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~21_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~26\ ))
-- \data|attack_two|animate|sixty_hz|Add0~22\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(5),
	cin => \data|attack_two|animate|sixty_hz|Add0~26\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~21_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~22\);

-- Location: FF_X29_Y33_N16
\data|attack_two|animate|sixty_hz|rate[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~21_sumout\,
	asdata => VCC,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(5));

-- Location: LABCELL_X29_Y33_N18
\data|attack_two|animate|sixty_hz|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~41_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~22\ ))
-- \data|attack_two|animate|sixty_hz|Add0~42\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(6),
	cin => \data|attack_two|animate|sixty_hz|Add0~22\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~41_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~42\);

-- Location: FF_X29_Y33_N20
\data|attack_two|animate|sixty_hz|rate[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~41_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(6));

-- Location: LABCELL_X29_Y33_N21
\data|attack_two|animate|sixty_hz|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~45_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~42\ ))
-- \data|attack_two|animate|sixty_hz|Add0~46\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(7),
	cin => \data|attack_two|animate|sixty_hz|Add0~42\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~45_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~46\);

-- Location: FF_X29_Y33_N23
\data|attack_two|animate|sixty_hz|rate[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~45_sumout\,
	asdata => VCC,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(7));

-- Location: LABCELL_X29_Y33_N24
\data|attack_two|animate|sixty_hz|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~49_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~46\ ))
-- \data|attack_two|animate|sixty_hz|Add0~50\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(8),
	cin => \data|attack_two|animate|sixty_hz|Add0~46\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~49_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~50\);

-- Location: FF_X29_Y33_N26
\data|attack_two|animate|sixty_hz|rate[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~49_sumout\,
	asdata => VCC,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(8));

-- Location: LABCELL_X29_Y33_N27
\data|attack_two|animate|sixty_hz|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~53_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~50\ ))
-- \data|attack_two|animate|sixty_hz|Add0~54\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(9),
	cin => \data|attack_two|animate|sixty_hz|Add0~50\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~53_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~54\);

-- Location: FF_X29_Y33_N29
\data|attack_two|animate|sixty_hz|rate[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~53_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(9));

-- Location: LABCELL_X29_Y33_N30
\data|attack_two|animate|sixty_hz|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~57_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~54\ ))
-- \data|attack_two|animate|sixty_hz|Add0~58\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(10),
	cin => \data|attack_two|animate|sixty_hz|Add0~54\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~57_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~58\);

-- Location: FF_X29_Y33_N32
\data|attack_two|animate|sixty_hz|rate[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~57_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(10));

-- Location: LABCELL_X29_Y33_N33
\data|attack_two|animate|sixty_hz|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~5_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~58\ ))
-- \data|attack_two|animate|sixty_hz|Add0~6\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(11),
	cin => \data|attack_two|animate|sixty_hz|Add0~58\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~5_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~6\);

-- Location: FF_X29_Y33_N35
\data|attack_two|animate|sixty_hz|rate[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~5_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(11));

-- Location: LABCELL_X29_Y33_N36
\data|attack_two|animate|sixty_hz|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~9_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~6\ ))
-- \data|attack_two|animate|sixty_hz|Add0~10\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(12),
	cin => \data|attack_two|animate|sixty_hz|Add0~6\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~9_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~10\);

-- Location: FF_X29_Y33_N38
\data|attack_two|animate|sixty_hz|rate[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~9_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(12));

-- Location: LABCELL_X29_Y33_N39
\data|attack_two|animate|sixty_hz|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~13_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~10\ ))
-- \data|attack_two|animate|sixty_hz|Add0~14\ = CARRY(( \data|attack_two|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(13),
	cin => \data|attack_two|animate|sixty_hz|Add0~10\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~13_sumout\,
	cout => \data|attack_two|animate|sixty_hz|Add0~14\);

-- Location: FF_X29_Y33_N41
\data|attack_two|animate|sixty_hz|rate[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~13_sumout\,
	asdata => VCC,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(13));

-- Location: LABCELL_X29_Y33_N42
\data|attack_two|animate|sixty_hz|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Add0~17_sumout\ = SUM(( \data|attack_two|animate|sixty_hz|rate\(14) ) + ( VCC ) + ( \data|attack_two|animate|sixty_hz|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(14),
	cin => \data|attack_two|animate|sixty_hz|Add0~14\,
	sumout => \data|attack_two|animate|sixty_hz|Add0~17_sumout\);

-- Location: FF_X29_Y33_N44
\data|attack_two|animate|sixty_hz|rate[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|sixty_hz|Add0~17_sumout\,
	asdata => VCC,
	sload => \data|attack_two|animate|sixty_hz|rate[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|sixty_hz|rate\(14));

-- Location: LABCELL_X29_Y33_N51
\data|attack_two|animate|sixty_hz|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Equal0~0_combout\ = ( !\data|attack_two|animate|sixty_hz|rate\(13) & ( (!\data|attack_two|animate|sixty_hz|rate\(14) & !\data|attack_two|animate|sixty_hz|rate\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(14),
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(12),
	dataf => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(13),
	combout => \data|attack_two|animate|sixty_hz|Equal0~0_combout\);

-- Location: LABCELL_X29_Y33_N54
\data|attack_two|animate|sixty_hz|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Equal0~2_combout\ = ( !\data|attack_two|animate|sixty_hz|rate\(7) & ( !\data|attack_two|animate|sixty_hz|rate\(6) & ( (!\data|attack_two|animate|sixty_hz|rate\(8) & (!\data|attack_two|animate|sixty_hz|rate\(10) & 
-- !\data|attack_two|animate|sixty_hz|rate\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(8),
	datab => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(10),
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(9),
	datae => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(7),
	dataf => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(6),
	combout => \data|attack_two|animate|sixty_hz|Equal0~2_combout\);

-- Location: LABCELL_X29_Y33_N48
\data|attack_two|animate|sixty_hz|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Equal0~1_combout\ = ( !\data|attack_two|animate|sixty_hz|rate\(4) & ( (!\data|attack_two|animate|sixty_hz|rate\(5) & (!\data|attack_two|animate|sixty_hz|rate\(2) & (!\data|attack_two|animate|sixty_hz|rate\(1) & 
-- !\data|attack_two|animate|sixty_hz|rate\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(5),
	datab => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(2),
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(1),
	datad => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(3),
	dataf => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(4),
	combout => \data|attack_two|animate|sixty_hz|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y33_N48
\data|attack_two|animate|sixty_hz|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|sixty_hz|Equal0~3_combout\ = ( \data|attack_two|animate|sixty_hz|Equal0~1_combout\ & ( !\data|attack_two|animate|sixty_hz|rate\(0) & ( (\data|attack_two|animate|sixty_hz|Equal0~0_combout\ & 
-- (\data|attack_two|animate|sixty_hz|Equal0~2_combout\ & !\data|attack_two|animate|sixty_hz|rate\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(11),
	datae => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	dataf => \data|attack_two|animate|sixty_hz|ALT_INV_rate\(0),
	combout => \data|attack_two|animate|sixty_hz|Equal0~3_combout\);

-- Location: LABCELL_X29_Y32_N30
\data|attack_two|animate|done_fifteen|counter[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|done_fifteen|counter[0]~3_combout\ = ( \data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\data|attack_two|done|always0~0_combout\ & !\data|attack_two|animate|done_fifteen|counter\(0)) ) ) # ( 
-- !\data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\data|attack_two|done|always0~0_combout\ & (!\data|attack_two|animate|sixty_hz|Equal0~3_combout\ $ (!\data|attack_two|animate|done_fifteen|counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	datad => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_two|animate|done_fifteen|counter[0]~3_combout\);

-- Location: FF_X29_Y32_N32
\data|attack_two|animate|done_fifteen|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|done_fifteen|counter[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|done_fifteen|counter\(0));

-- Location: FF_X29_Y32_N29
\data|attack_two|animate|done_fifteen|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|done_fifteen|counter[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|done_fifteen|counter\(1));

-- Location: LABCELL_X29_Y32_N27
\data|attack_two|animate|done_fifteen|counter[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|done_fifteen|counter[1]~2_combout\ = ( !\data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\data|attack_two|done|always0~0_combout\ & (!\data|attack_two|animate|done_fifteen|counter\(1) $ 
-- (((!\data|attack_two|animate|done_fifteen|counter\(0)) # (!\data|attack_two|animate|sixty_hz|Equal0~3_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010100000000010101010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(0),
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	datad => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(1),
	dataf => \data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_two|animate|done_fifteen|counter[1]~2_combout\);

-- Location: FF_X29_Y32_N28
\data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|done_fifteen|counter[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y32_N6
\data|attack_two|animate|done_fifteen|counter[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|done_fifteen|counter[2]~1_combout\ = ( \data|attack_two|animate|done_fifteen|counter\(2) & ( \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( (\data|attack_two|done|always0~0_combout\ & 
-- ((!\data|attack_two|animate|done_fifteen|counter\(0)) # ((!\data|attack_two|animate|sixty_hz|Equal0~3_combout\ & !\data|attack_two|animate|done_fifteen|counter\(3))))) ) ) ) # ( !\data|attack_two|animate|done_fifteen|counter\(2) & ( 
-- \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( (\data|attack_two|done|always0~0_combout\ & (\data|attack_two|animate|sixty_hz|Equal0~3_combout\ & \data|attack_two|animate|done_fifteen|counter\(0))) ) ) ) # ( 
-- \data|attack_two|animate|done_fifteen|counter\(2) & ( !\data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( \data|attack_two|done|always0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000100010101010101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	datac => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(3),
	datad => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(0),
	datae => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(2),
	dataf => \data|attack_two|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\,
	combout => \data|attack_two|animate|done_fifteen|counter[2]~1_combout\);

-- Location: FF_X29_Y32_N8
\data|attack_two|animate|done_fifteen|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|done_fifteen|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|done_fifteen|counter\(2));

-- Location: LABCELL_X29_Y32_N48
\data|attack_two|animate|done_fifteen|counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|done_fifteen|counter[3]~0_combout\ = ( \data|attack_two|animate|done_fifteen|counter\(3) & ( \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( (\data|attack_two|done|always0~0_combout\ & 
-- ((!\data|attack_two|animate|done_fifteen|counter\(0)) # (!\data|attack_two|animate|done_fifteen|counter\(2)))) ) ) ) # ( !\data|attack_two|animate|done_fifteen|counter\(3) & ( \data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( 
-- (\data|attack_two|done|always0~0_combout\ & (\data|attack_two|animate|done_fifteen|counter\(0) & (\data|attack_two|animate|sixty_hz|Equal0~3_combout\ & \data|attack_two|animate|done_fifteen|counter\(2)))) ) ) ) # ( 
-- \data|attack_two|animate|done_fifteen|counter\(3) & ( !\data|attack_two|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( \data|attack_two|done|always0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000010101010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(0),
	datac => \data|attack_two|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	datad => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(2),
	datae => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \data|attack_two|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\,
	combout => \data|attack_two|animate|done_fifteen|counter[3]~0_combout\);

-- Location: FF_X29_Y32_N50
\data|attack_two|animate|done_fifteen|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|animate|done_fifteen|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|animate|done_fifteen|counter\(3));

-- Location: LABCELL_X29_Y32_N24
\data|attack_two|animate|done_fifteen|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|animate|done_fifteen|Equal0~0_combout\ = ( \data|attack_two|animate|done_fifteen|counter\(2) & ( (\data|attack_two|animate|done_fifteen|counter\(0) & (\data|attack_two|animate|done_fifteen|counter\(3) & 
-- \data|attack_two|animate|done_fifteen|counter\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(0),
	datac => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(3),
	datad => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(1),
	dataf => \data|attack_two|animate|done_fifteen|ALT_INV_counter\(2),
	combout => \data|attack_two|animate|done_fifteen|Equal0~0_combout\);

-- Location: LABCELL_X27_Y31_N30
\data|attack_two|done|counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|done|counter[0]~1_combout\ = ( \data|attack_two|done|counter\(0) & ( \data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\VGA|writeEn~0_combout\ & (\control|presentstate.reset_state~q\ & 
-- !\control|presentstate.erase_pikachu_va~q\)) ) ) ) # ( !\data|attack_two|done|counter\(0) & ( \data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\VGA|writeEn~0_combout\) # 
-- (\control|presentstate.erase_pikachu_va~q\))) ) ) ) # ( \data|attack_two|done|counter\(0) & ( !\data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\control|presentstate.reset_state~q\ & ((!\data|attack_two|done|Equal0~0_combout\) # 
-- ((\VGA|writeEn~0_combout\ & !\control|presentstate.erase_pikachu_va~q\)))) ) ) ) # ( !\data|attack_two|done|counter\(0) & ( !\data|attack_two|animate|done_fifteen|Equal0~0_combout\ & ( (\control|presentstate.reset_state~q\ & 
-- (\data|attack_two|done|Equal0~0_combout\ & ((!\VGA|writeEn~0_combout\) # (\control|presentstate.erase_pikachu_va~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000011001100010011000000100010001100110001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	datae => \data|attack_two|done|ALT_INV_counter\(0),
	dataf => \data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_two|done|counter[0]~1_combout\);

-- Location: FF_X27_Y31_N32
\data|attack_two|done|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|done|counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|done|counter\(0));

-- Location: FF_X27_Y31_N31
\data|attack_two|done|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|done|counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|done|counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y31_N12
\data|attack_two|done|counter[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|done|counter[2]~2_combout\ = ( \data|attack_two|done|counter\(2) & ( \data|attack_two|done|counter[0]~DUPLICATE_q\ & ( (!\data|attack_two|done|always0~0_combout\ & (((\control|presentstate.reset_state~q\)))) # 
-- (\data|attack_two|done|always0~0_combout\ & (!\data|attack_two|animate|done_fifteen|Equal0~0_combout\ & (\data|attack_two|done|counter\(1)))) ) ) ) # ( !\data|attack_two|done|counter\(2) & ( \data|attack_two|done|counter[0]~DUPLICATE_q\ & ( 
-- (\data|attack_two|done|always0~0_combout\ & (\data|attack_two|animate|done_fifteen|Equal0~0_combout\ & \data|attack_two|done|counter\(1))) ) ) ) # ( \data|attack_two|done|counter\(2) & ( !\data|attack_two|done|counter[0]~DUPLICATE_q\ & ( 
-- (\control|presentstate.reset_state~q\) # (\data|attack_two|done|always0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000001000000010000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_two|done|ALT_INV_counter\(1),
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|attack_two|done|ALT_INV_counter\(2),
	dataf => \data|attack_two|done|ALT_INV_counter[0]~DUPLICATE_q\,
	combout => \data|attack_two|done|counter[2]~2_combout\);

-- Location: FF_X27_Y31_N14
\data|attack_two|done|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|done|counter[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|done|counter\(2));

-- Location: LABCELL_X27_Y31_N36
\data|attack_two|done|counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|done|counter[1]~0_combout\ = ( \data|attack_two|done|counter\(1) & ( \data|attack_two|done|counter[0]~DUPLICATE_q\ & ( (!\data|attack_two|done|always0~0_combout\ & ((\control|presentstate.reset_state~q\))) # 
-- (\data|attack_two|done|always0~0_combout\ & (!\data|attack_two|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( !\data|attack_two|done|counter\(1) & ( \data|attack_two|done|counter[0]~DUPLICATE_q\ & ( (\data|attack_two|done|always0~0_combout\ & 
-- (!\data|attack_two|done|counter\(2) & \data|attack_two|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( \data|attack_two|done|counter\(1) & ( !\data|attack_two|done|counter[0]~DUPLICATE_q\ & ( (\control|presentstate.reset_state~q\) # 
-- (\data|attack_two|done|always0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000100000001000101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|done|ALT_INV_always0~0_combout\,
	datab => \data|attack_two|done|ALT_INV_counter\(2),
	datac => \data|attack_two|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|attack_two|done|ALT_INV_counter\(1),
	dataf => \data|attack_two|done|ALT_INV_counter[0]~DUPLICATE_q\,
	combout => \data|attack_two|done|counter[1]~0_combout\);

-- Location: FF_X27_Y31_N38
\data|attack_two|done|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|done|counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|done|counter\(1));

-- Location: LABCELL_X27_Y31_N21
\data|attack_two|done|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|done|Equal0~0_combout\ = ( !\data|attack_two|done|counter\(1) & ( \data|attack_two|done|counter\(2) & ( \data|attack_two|done|counter\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|done|ALT_INV_counter\(0),
	datae => \data|attack_two|done|ALT_INV_counter\(1),
	dataf => \data|attack_two|done|ALT_INV_counter\(2),
	combout => \data|attack_two|done|Equal0~0_combout\);

-- Location: MLABCELL_X15_Y32_N6
\control|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector29~0_combout\ = ( \data|attack_two|L_tb|done~combout\ & ( ((!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.re_draw_pikachu_tb~q\)) # (\control|presentstate.erase_tb~q\) ) ) # ( !\data|attack_two|L_tb|done~combout\ & ( 
-- (!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.re_draw_pikachu_tb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	datac => \control|ALT_INV_presentstate.erase_tb~q\,
	datad => \control|ALT_INV_presentstate.re_draw_pikachu_tb~q\,
	dataf => \data|attack_two|L_tb|ALT_INV_done~combout\,
	combout => \control|Selector29~0_combout\);

-- Location: FF_X15_Y32_N8
\control|presentstate.re_draw_pikachu_tb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector29~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.re_draw_pikachu_tb~q\);

-- Location: MLABCELL_X15_Y32_N33
\control|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector30~0_combout\ = ( \control|presentstate.re_draw_pikachu_tb~q\ & ( ((\control|presentstate.idle_tb_4~q\ & !\data|attack_two|done|Equal0~0_combout\)) # (\data|attack_one|draw_pika|done~combout\) ) ) # ( 
-- !\control|presentstate.re_draw_pikachu_tb~q\ & ( (\control|presentstate.idle_tb_4~q\ & !\data|attack_two|done|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000111111110101000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_tb_4~q\,
	datac => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	dataf => \control|ALT_INV_presentstate.re_draw_pikachu_tb~q\,
	combout => \control|Selector30~0_combout\);

-- Location: FF_X15_Y32_N35
\control|presentstate.idle_tb_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector30~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_tb_4~q\);

-- Location: LABCELL_X22_Y35_N0
\data|attack_one|draw_pika|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~22\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~22\);

-- Location: LABCELL_X22_Y35_N6
\data|attack_one|draw_pika|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~13_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~18\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~14\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~18\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~13_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~14\);

-- Location: LABCELL_X22_Y35_N9
\data|attack_one|draw_pika|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~14\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~10\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~14\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~9_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~10\);

-- Location: FF_X22_Y35_N11
\data|attack_one|draw_pika|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(3));

-- Location: LABCELL_X22_Y35_N12
\data|attack_one|draw_pika|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~10\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~6\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~10\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~5_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~6\);

-- Location: FF_X22_Y35_N14
\data|attack_one|draw_pika|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(4));

-- Location: LABCELL_X22_Y35_N15
\data|attack_one|draw_pika|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~6\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~2\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~6\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~2\);

-- Location: FF_X22_Y35_N17
\data|attack_one|draw_pika|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~1_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(5));

-- Location: LABCELL_X22_Y35_N18
\data|attack_one|draw_pika|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~2\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~30\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~2\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~30\);

-- Location: FF_X22_Y35_N20
\data|attack_one|draw_pika|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~29_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(6));

-- Location: LABCELL_X22_Y35_N21
\data|attack_one|draw_pika|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~30\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~25_sumout\);

-- Location: FF_X22_Y35_N23
\data|attack_one|draw_pika|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~25_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(7));

-- Location: LABCELL_X22_Y35_N57
\data|attack_one|draw_pika|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ = ( !\data|attack_one|draw_pika|testCountX_Y|out_y\(7) & ( !\data|attack_one|draw_pika|testCountX_Y|out_y\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(7),
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\);

-- Location: MLABCELL_X21_Y35_N42
\data|attack_one|draw_pika|testCountX_Y|out_y[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\ = ( \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( (!\data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\) # ((!\control|presentstate.reset_state~q\) # 
-- (\data|attack_one|draw_pika|testCountX_Y|always0~1_combout\)) ) ) # ( !\data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( (!\data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\) # (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~2_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	combout => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\);

-- Location: FF_X22_Y35_N2
\data|attack_one|draw_pika|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~21_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(0));

-- Location: LABCELL_X22_Y35_N3
\data|attack_one|draw_pika|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~22\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add0~18\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add0~22\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add0~17_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add0~18\);

-- Location: FF_X22_Y35_N5
\data|attack_one|draw_pika|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~17_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(1));

-- Location: FF_X22_Y35_N7
\data|attack_one|draw_pika|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add0~13_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_y\(2));

-- Location: LABCELL_X22_Y35_N24
\data|attack_one|draw_pika|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ = ( !\data|attack_one|draw_pika|testCountX_Y|out_y\(0) & ( \data|attack_one|draw_pika|testCountX_Y|out_y\(5) & ( (!\data|attack_one|draw_pika|testCountX_Y|out_y\(2) & 
-- (\data|attack_one|draw_pika|testCountX_Y|out_y\(4) & (!\data|attack_one|draw_pika|testCountX_Y|out_y\(1) & \data|attack_one|draw_pika|testCountX_Y|out_y\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(2),
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(4),
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(1),
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(3),
	datae => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(0),
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(5),
	combout => \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X22_Y32_N51
\control|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector10~1_combout\ = ( \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ & ( (\control|presentstate.draw_pikachu_qa~q\ & 
-- ((!\data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\) # (!\data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\))) ) ) ) # ( !\data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( 
-- \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ & ( \control|presentstate.draw_pikachu_qa~q\ ) ) ) # ( \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( !\data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ & ( 
-- \control|presentstate.draw_pikachu_qa~q\ ) ) ) # ( !\data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( !\data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ & ( \control|presentstate.draw_pikachu_qa~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_qa~q\,
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datae => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector10~1_combout\);

-- Location: MLABCELL_X25_Y31_N0
\data|pika_damage|d_control|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~13_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|pika_damage|d_control|Add0~14\ = CARRY(( \data|pika_damage|d_control|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|pika_damage|d_control|Add0~13_sumout\,
	cout => \data|pika_damage|d_control|Add0~14\);

-- Location: LABCELL_X19_Y31_N57
\data|pika_damage|DMG|lut|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|DMG|lut|Decoder0~0_combout\ = ( !\data|attack_one|done|Equal0~0_combout\ & ( (\data|attack_three|done_vt_c|Equal0~1_combout\ & !\data|attack_two|done|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	datad => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	dataf => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	combout => \data|pika_damage|DMG|lut|Decoder0~0_combout\);

-- Location: MLABCELL_X15_Y32_N30
\control|WideOr45\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr45~combout\ = ( \control|presentstate.done_va~q\ ) # ( !\control|presentstate.done_va~q\ & ( (((\control|presentstate.idle_m_qa~q\) # (\control|presentstate.idle_p_qa~q\)) # (\control|presentstate.battle_idle~q\)) # 
-- (\control|presentstate.idle_tb_4~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_tb_4~q\,
	datab => \control|ALT_INV_presentstate.battle_idle~q\,
	datac => \control|ALT_INV_presentstate.idle_p_qa~q\,
	datad => \control|ALT_INV_presentstate.idle_m_qa~q\,
	dataf => \control|ALT_INV_presentstate.done_va~q\,
	combout => \control|WideOr45~combout\);

-- Location: FF_X19_Y31_N58
\data|pika_damage|DMG|DMG|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|DMG|lut|Decoder0~0_combout\,
	ena => \control|WideOr45~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|DMG|DMG|out\(4));

-- Location: LABCELL_X23_Y32_N45
\data|pika_damage|DMG|lut|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|DMG|lut|out~0_combout\ = ( !\data|attack_three|done_vt_c|Equal0~1_combout\ & ( !\data|attack_one|done|Equal0~0_combout\ $ (!\data|attack_two|done|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	combout => \data|pika_damage|DMG|lut|out~0_combout\);

-- Location: FF_X23_Y32_N46
\data|pika_damage|DMG|DMG|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|DMG|lut|out~0_combout\,
	ena => \control|WideOr45~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|DMG|DMG|out\(1));

-- Location: LABCELL_X23_Y32_N18
\data|pika_damage|DMG|choose_DMG|out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|DMG|choose_DMG|out[1]~0_combout\ = ( \data|attack_three|done_vt_c|Equal0~1_combout\ & ( (!\data|attack_one|done|Equal0~0_combout\ & !\data|attack_two|done|Equal0~0_combout\) ) ) # ( !\data|attack_three|done_vt_c|Equal0~1_combout\ & ( 
-- (!\data|attack_one|done|Equal0~0_combout\ & \data|attack_two|done|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	combout => \data|pika_damage|DMG|choose_DMG|out[1]~0_combout\);

-- Location: FF_X23_Y32_N19
\data|pika_damage|DMG|DMG|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|DMG|choose_DMG|out[1]~0_combout\,
	ena => \control|WideOr45~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|DMG|DMG|out\(2));

-- Location: LABCELL_X23_Y32_N21
\data|pika_damage|DMG|lut|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|DMG|lut|Decoder0~1_combout\ = ( !\data|attack_three|done_vt_c|Equal0~1_combout\ & ( (!\data|attack_one|done|Equal0~0_combout\ & \data|attack_two|done|Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	combout => \data|pika_damage|DMG|lut|Decoder0~1_combout\);

-- Location: FF_X23_Y32_N22
\data|pika_damage|DMG|DMG|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|DMG|lut|Decoder0~1_combout\,
	ena => \control|WideOr45~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|DMG|DMG|out\(0));

-- Location: MLABCELL_X28_Y31_N30
\data|pika_damage|d_calc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~1_sumout\ = SUM(( !\data|pika_damage|DMG|DMG|out\(0) $ (!\data|pika_damage|HP|current_HP\(0)) ) + ( !VCC ) + ( !VCC ))
-- \data|pika_damage|d_calc|Add0~2\ = CARRY(( !\data|pika_damage|DMG|DMG|out\(0) $ (!\data|pika_damage|HP|current_HP\(0)) ) + ( !VCC ) + ( !VCC ))
-- \data|pika_damage|d_calc|Add0~3\ = SHARE((!\data|pika_damage|DMG|DMG|out\(0)) # (\data|pika_damage|HP|current_HP\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011111100111100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|pika_damage|DMG|DMG|ALT_INV_out\(0),
	datac => \data|pika_damage|HP|ALT_INV_current_HP\(0),
	cin => GND,
	sharein => GND,
	sumout => \data|pika_damage|d_calc|Add0~1_sumout\,
	cout => \data|pika_damage|d_calc|Add0~2\,
	shareout => \data|pika_damage|d_calc|Add0~3\);

-- Location: LABCELL_X29_Y31_N24
\data|pika_damage|d_calc|DMG_dealt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~0_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\data|pika_damage|d_calc|always0~1_combout\ & \data|pika_damage|d_calc|Add0~1_sumout\) ) ) # ( !\control|presentstate.reset_state~q\ & ( 
-- (\data|pika_damage|d_calc|always0~1_combout\ & \data|pika_damage|d_calc|Add0~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datac => \data|pika_damage|d_calc|ALT_INV_Add0~1_sumout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|pika_damage|d_calc|DMG_dealt~0_combout\);

-- Location: LABCELL_X29_Y31_N6
\data|pika_damage|d_calc|DMG_dealt[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\ = ( \control|presentstate.calculate_dmg~q\ ) # ( !\control|presentstate.calculate_dmg~q\ & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_presentstate.calculate_dmg~q\,
	combout => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\);

-- Location: FF_X29_Y31_N25
\data|pika_damage|d_calc|DMG_dealt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~0_combout\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(0));

-- Location: LABCELL_X27_Y31_N45
\data|pika_damage|HP|current_HP[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[0]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(0),
	combout => \data|pika_damage|HP|current_HP[0]~feeder_combout\);

-- Location: LABCELL_X22_Y32_N45
\data|pika_damage|HP|current_HP[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[7]~0_combout\ = ( \control|presentstate.update_HP~q\ ) # ( !\control|presentstate.update_HP~q\ & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_presentstate.update_HP~q\,
	combout => \data|pika_damage|HP|current_HP[7]~0_combout\);

-- Location: FF_X27_Y31_N47
\data|pika_damage|HP|current_HP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[0]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(0));

-- Location: MLABCELL_X28_Y31_N33
\data|pika_damage|d_calc|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~33_sumout\ = SUM(( !\data|pika_damage|HP|current_HP\(1) $ (\data|pika_damage|DMG|DMG|out\(1)) ) + ( \data|pika_damage|d_calc|Add0~3\ ) + ( \data|pika_damage|d_calc|Add0~2\ ))
-- \data|pika_damage|d_calc|Add0~34\ = CARRY(( !\data|pika_damage|HP|current_HP\(1) $ (\data|pika_damage|DMG|DMG|out\(1)) ) + ( \data|pika_damage|d_calc|Add0~3\ ) + ( \data|pika_damage|d_calc|Add0~2\ ))
-- \data|pika_damage|d_calc|Add0~35\ = SHARE((\data|pika_damage|HP|current_HP\(1) & !\data|pika_damage|DMG|DMG|out\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001010101001010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|HP|ALT_INV_current_HP\(1),
	datad => \data|pika_damage|DMG|DMG|ALT_INV_out\(1),
	cin => \data|pika_damage|d_calc|Add0~2\,
	sharein => \data|pika_damage|d_calc|Add0~3\,
	sumout => \data|pika_damage|d_calc|Add0~33_sumout\,
	cout => \data|pika_damage|d_calc|Add0~34\,
	shareout => \data|pika_damage|d_calc|Add0~35\);

-- Location: LABCELL_X29_Y31_N39
\data|pika_damage|d_calc|DMG_dealt~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~9_combout\ = ( \data|pika_damage|d_calc|Add0~33_sumout\ & ( !\data|pika_damage|d_calc|always0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datae => \data|pika_damage|d_calc|ALT_INV_Add0~33_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~9_combout\);

-- Location: FF_X29_Y31_N40
\data|pika_damage|d_calc|DMG_dealt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~9_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(1));

-- Location: LABCELL_X27_Y31_N48
\data|pika_damage|HP|current_HP[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[1]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(1),
	combout => \data|pika_damage|HP|current_HP[1]~feeder_combout\);

-- Location: FF_X27_Y31_N50
\data|pika_damage|HP|current_HP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[1]~feeder_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(1));

-- Location: MLABCELL_X28_Y31_N36
\data|pika_damage|d_calc|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~29_sumout\ = SUM(( !\data|pika_damage|HP|current_HP\(2) $ (\data|pika_damage|DMG|DMG|out\(2)) ) + ( \data|pika_damage|d_calc|Add0~35\ ) + ( \data|pika_damage|d_calc|Add0~34\ ))
-- \data|pika_damage|d_calc|Add0~30\ = CARRY(( !\data|pika_damage|HP|current_HP\(2) $ (\data|pika_damage|DMG|DMG|out\(2)) ) + ( \data|pika_damage|d_calc|Add0~35\ ) + ( \data|pika_damage|d_calc|Add0~34\ ))
-- \data|pika_damage|d_calc|Add0~31\ = SHARE((\data|pika_damage|HP|current_HP\(2) & !\data|pika_damage|DMG|DMG|out\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110000000000000000000000001100110000110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|pika_damage|HP|ALT_INV_current_HP\(2),
	datad => \data|pika_damage|DMG|DMG|ALT_INV_out\(2),
	cin => \data|pika_damage|d_calc|Add0~34\,
	sharein => \data|pika_damage|d_calc|Add0~35\,
	sumout => \data|pika_damage|d_calc|Add0~29_sumout\,
	cout => \data|pika_damage|d_calc|Add0~30\,
	shareout => \data|pika_damage|d_calc|Add0~31\);

-- Location: LABCELL_X29_Y31_N45
\data|pika_damage|d_calc|DMG_dealt~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~8_combout\ = ( \data|pika_damage|d_calc|Add0~29_sumout\ & ( !\data|pika_damage|d_calc|always0~1_combout\ $ (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pika_damage|d_calc|ALT_INV_Add0~29_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~8_combout\);

-- Location: FF_X29_Y31_N46
\data|pika_damage|d_calc|DMG_dealt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~8_combout\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(2));

-- Location: MLABCELL_X28_Y31_N9
\data|pika_damage|HP|current_HP[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[2]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(2),
	combout => \data|pika_damage|HP|current_HP[2]~feeder_combout\);

-- Location: FF_X28_Y31_N11
\data|pika_damage|HP|current_HP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(2));

-- Location: MLABCELL_X28_Y31_N39
\data|pika_damage|d_calc|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~25_sumout\ = SUM(( !\data|pika_damage|DMG|DMG|out\(1) $ (\data|pika_damage|HP|current_HP\(3)) ) + ( \data|pika_damage|d_calc|Add0~31\ ) + ( \data|pika_damage|d_calc|Add0~30\ ))
-- \data|pika_damage|d_calc|Add0~26\ = CARRY(( !\data|pika_damage|DMG|DMG|out\(1) $ (\data|pika_damage|HP|current_HP\(3)) ) + ( \data|pika_damage|d_calc|Add0~31\ ) + ( \data|pika_damage|d_calc|Add0~30\ ))
-- \data|pika_damage|d_calc|Add0~27\ = SHARE((!\data|pika_damage|DMG|DMG|out\(1) & \data|pika_damage|HP|current_HP\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000001010010110100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|DMG|DMG|ALT_INV_out\(1),
	datac => \data|pika_damage|HP|ALT_INV_current_HP\(3),
	cin => \data|pika_damage|d_calc|Add0~30\,
	sharein => \data|pika_damage|d_calc|Add0~31\,
	sumout => \data|pika_damage|d_calc|Add0~25_sumout\,
	cout => \data|pika_damage|d_calc|Add0~26\,
	shareout => \data|pika_damage|d_calc|Add0~27\);

-- Location: LABCELL_X29_Y31_N42
\data|pika_damage|d_calc|DMG_dealt~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~7_combout\ = ( \data|pika_damage|d_calc|Add0~25_sumout\ & ( !\data|pika_damage|d_calc|always0~1_combout\ $ (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pika_damage|d_calc|ALT_INV_Add0~25_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~7_combout\);

-- Location: FF_X29_Y31_N43
\data|pika_damage|d_calc|DMG_dealt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~7_combout\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(3));

-- Location: MLABCELL_X28_Y31_N6
\data|pika_damage|HP|current_HP[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[3]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(3),
	combout => \data|pika_damage|HP|current_HP[3]~feeder_combout\);

-- Location: FF_X28_Y31_N8
\data|pika_damage|HP|current_HP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(3));

-- Location: MLABCELL_X28_Y31_N42
\data|pika_damage|d_calc|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~21_sumout\ = SUM(( !\data|pika_damage|DMG|DMG|out\(4) $ (\data|pika_damage|HP|current_HP\(4)) ) + ( \data|pika_damage|d_calc|Add0~27\ ) + ( \data|pika_damage|d_calc|Add0~26\ ))
-- \data|pika_damage|d_calc|Add0~22\ = CARRY(( !\data|pika_damage|DMG|DMG|out\(4) $ (\data|pika_damage|HP|current_HP\(4)) ) + ( \data|pika_damage|d_calc|Add0~27\ ) + ( \data|pika_damage|d_calc|Add0~26\ ))
-- \data|pika_damage|d_calc|Add0~23\ = SHARE((!\data|pika_damage|DMG|DMG|out\(4) & \data|pika_damage|HP|current_HP\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000001100001111000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|pika_damage|DMG|DMG|ALT_INV_out\(4),
	datac => \data|pika_damage|HP|ALT_INV_current_HP\(4),
	cin => \data|pika_damage|d_calc|Add0~26\,
	sharein => \data|pika_damage|d_calc|Add0~27\,
	sumout => \data|pika_damage|d_calc|Add0~21_sumout\,
	cout => \data|pika_damage|d_calc|Add0~22\,
	shareout => \data|pika_damage|d_calc|Add0~23\);

-- Location: LABCELL_X29_Y31_N30
\data|pika_damage|d_calc|DMG_dealt~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~6_combout\ = (!\data|pika_damage|d_calc|always0~1_combout\ & \data|pika_damage|d_calc|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datab => \data|pika_damage|d_calc|ALT_INV_Add0~21_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~6_combout\);

-- Location: FF_X29_Y31_N31
\data|pika_damage|d_calc|DMG_dealt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~6_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(4));

-- Location: MLABCELL_X28_Y31_N3
\data|pika_damage|HP|current_HP[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[4]~feeder_combout\ = ( \data|pika_damage|d_calc|DMG_dealt\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(4),
	combout => \data|pika_damage|HP|current_HP[4]~feeder_combout\);

-- Location: FF_X28_Y31_N5
\data|pika_damage|HP|current_HP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[4]~feeder_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(4));

-- Location: MLABCELL_X28_Y31_N45
\data|pika_damage|d_calc|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~17_sumout\ = SUM(( !\data|pika_damage|HP|current_HP\(5) ) + ( \data|pika_damage|d_calc|Add0~23\ ) + ( \data|pika_damage|d_calc|Add0~22\ ))
-- \data|pika_damage|d_calc|Add0~18\ = CARRY(( !\data|pika_damage|HP|current_HP\(5) ) + ( \data|pika_damage|d_calc|Add0~23\ ) + ( \data|pika_damage|d_calc|Add0~22\ ))
-- \data|pika_damage|d_calc|Add0~19\ = SHARE(\data|pika_damage|HP|current_HP\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|HP|ALT_INV_current_HP\(5),
	cin => \data|pika_damage|d_calc|Add0~22\,
	sharein => \data|pika_damage|d_calc|Add0~23\,
	sumout => \data|pika_damage|d_calc|Add0~17_sumout\,
	cout => \data|pika_damage|d_calc|Add0~18\,
	shareout => \data|pika_damage|d_calc|Add0~19\);

-- Location: LABCELL_X29_Y31_N3
\data|pika_damage|d_calc|DMG_dealt~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~5_combout\ = ( \data|pika_damage|d_calc|Add0~17_sumout\ & ( !\data|pika_damage|d_calc|always0~1_combout\ $ (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pika_damage|d_calc|ALT_INV_Add0~17_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~5_combout\);

-- Location: FF_X29_Y31_N4
\data|pika_damage|d_calc|DMG_dealt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~5_combout\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(5));

-- Location: MLABCELL_X28_Y31_N27
\data|pika_damage|HP|current_HP[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[5]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(5),
	combout => \data|pika_damage|HP|current_HP[5]~feeder_combout\);

-- Location: FF_X28_Y31_N29
\data|pika_damage|HP|current_HP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[5]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(5));

-- Location: MLABCELL_X28_Y31_N48
\data|pika_damage|d_calc|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~13_sumout\ = SUM(( !\data|pika_damage|HP|current_HP\(6) ) + ( \data|pika_damage|d_calc|Add0~19\ ) + ( \data|pika_damage|d_calc|Add0~18\ ))
-- \data|pika_damage|d_calc|Add0~14\ = CARRY(( !\data|pika_damage|HP|current_HP\(6) ) + ( \data|pika_damage|d_calc|Add0~19\ ) + ( \data|pika_damage|d_calc|Add0~18\ ))
-- \data|pika_damage|d_calc|Add0~15\ = SHARE(\data|pika_damage|HP|current_HP\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111000011110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|HP|ALT_INV_current_HP\(6),
	cin => \data|pika_damage|d_calc|Add0~18\,
	sharein => \data|pika_damage|d_calc|Add0~19\,
	sumout => \data|pika_damage|d_calc|Add0~13_sumout\,
	cout => \data|pika_damage|d_calc|Add0~14\,
	shareout => \data|pika_damage|d_calc|Add0~15\);

-- Location: LABCELL_X29_Y31_N51
\data|pika_damage|d_calc|DMG_dealt~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~4_combout\ = (!\data|pika_damage|d_calc|always0~1_combout\ & \data|pika_damage|d_calc|Add0~13_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datac => \data|pika_damage|d_calc|ALT_INV_Add0~13_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~4_combout\);

-- Location: FF_X29_Y31_N52
\data|pika_damage|d_calc|DMG_dealt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~4_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(6));

-- Location: LABCELL_X27_Y31_N6
\data|pika_damage|HP|current_HP[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[6]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(6),
	combout => \data|pika_damage|HP|current_HP[6]~feeder_combout\);

-- Location: FF_X27_Y31_N8
\data|pika_damage|HP|current_HP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[6]~feeder_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(6));

-- Location: LABCELL_X27_Y31_N24
\data|pika_damage|HP|current_HP[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[8]~feeder_combout\ = ( \data|pika_damage|d_calc|DMG_dealt\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(8),
	combout => \data|pika_damage|HP|current_HP[8]~feeder_combout\);

-- Location: FF_X27_Y31_N26
\data|pika_damage|HP|current_HP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(8));

-- Location: MLABCELL_X28_Y31_N51
\data|pika_damage|d_calc|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~9_sumout\ = SUM(( !\data|pika_damage|HP|current_HP\(7) ) + ( \data|pika_damage|d_calc|Add0~15\ ) + ( \data|pika_damage|d_calc|Add0~14\ ))
-- \data|pika_damage|d_calc|Add0~10\ = CARRY(( !\data|pika_damage|HP|current_HP\(7) ) + ( \data|pika_damage|d_calc|Add0~15\ ) + ( \data|pika_damage|d_calc|Add0~14\ ))
-- \data|pika_damage|d_calc|Add0~11\ = SHARE(\data|pika_damage|HP|current_HP\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|HP|ALT_INV_current_HP\(7),
	cin => \data|pika_damage|d_calc|Add0~14\,
	sharein => \data|pika_damage|d_calc|Add0~15\,
	sumout => \data|pika_damage|d_calc|Add0~9_sumout\,
	cout => \data|pika_damage|d_calc|Add0~10\,
	shareout => \data|pika_damage|d_calc|Add0~11\);

-- Location: LABCELL_X29_Y31_N0
\data|pika_damage|d_calc|DMG_dealt~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~3_combout\ = ( \data|pika_damage|d_calc|Add0~9_sumout\ & ( !\data|pika_damage|d_calc|always0~1_combout\ $ (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pika_damage|d_calc|ALT_INV_Add0~9_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~3_combout\);

-- Location: FF_X29_Y31_N1
\data|pika_damage|d_calc|DMG_dealt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~3_combout\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(7));

-- Location: MLABCELL_X28_Y31_N24
\data|pika_damage|HP|current_HP[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|HP|current_HP[7]~feeder_combout\ = \data|pika_damage|d_calc|DMG_dealt\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(7),
	combout => \data|pika_damage|HP|current_HP[7]~feeder_combout\);

-- Location: FF_X28_Y31_N26
\data|pika_damage|HP|current_HP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|HP|current_HP[7]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|HP|current_HP[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|HP|current_HP\(7));

-- Location: MLABCELL_X28_Y31_N0
\data|pika_damage|d_calc|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|always0~0_combout\ = ( !\data|pika_damage|HP|current_HP\(7) & ( (!\data|pika_damage|HP|current_HP\(6) & (\control|presentstate.calculate_dmg~q\ & (!\data|pika_damage|HP|current_HP\(5) & !\data|pika_damage|HP|current_HP\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|HP|ALT_INV_current_HP\(6),
	datab => \control|ALT_INV_presentstate.calculate_dmg~q\,
	datac => \data|pika_damage|HP|ALT_INV_current_HP\(5),
	datad => \data|pika_damage|HP|ALT_INV_current_HP\(8),
	dataf => \data|pika_damage|HP|ALT_INV_current_HP\(7),
	combout => \data|pika_damage|d_calc|always0~0_combout\);

-- Location: MLABCELL_X28_Y31_N18
\data|pika_damage|d_calc|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|LessThan1~0_combout\ = ( \data|pika_damage|DMG|DMG|out\(0) & ( \data|pika_damage|HP|current_HP\(0) & ( (!\data|pika_damage|DMG|DMG|out\(2) & (((!\data|pika_damage|DMG|DMG|out\(1) & \data|pika_damage|HP|current_HP\(1))) # 
-- (\data|pika_damage|HP|current_HP\(2)))) # (\data|pika_damage|DMG|DMG|out\(2) & (!\data|pika_damage|DMG|DMG|out\(1) & (\data|pika_damage|HP|current_HP\(1) & \data|pika_damage|HP|current_HP\(2)))) ) ) ) # ( !\data|pika_damage|DMG|DMG|out\(0) & ( 
-- \data|pika_damage|HP|current_HP\(0) & ( (!\data|pika_damage|DMG|DMG|out\(2) & ((!\data|pika_damage|DMG|DMG|out\(1)) # ((\data|pika_damage|HP|current_HP\(2)) # (\data|pika_damage|HP|current_HP\(1))))) # (\data|pika_damage|DMG|DMG|out\(2) & 
-- (\data|pika_damage|HP|current_HP\(2) & ((!\data|pika_damage|DMG|DMG|out\(1)) # (\data|pika_damage|HP|current_HP\(1))))) ) ) ) # ( \data|pika_damage|DMG|DMG|out\(0) & ( !\data|pika_damage|HP|current_HP\(0) & ( (!\data|pika_damage|DMG|DMG|out\(2) & 
-- (((!\data|pika_damage|DMG|DMG|out\(1) & \data|pika_damage|HP|current_HP\(1))) # (\data|pika_damage|HP|current_HP\(2)))) # (\data|pika_damage|DMG|DMG|out\(2) & (!\data|pika_damage|DMG|DMG|out\(1) & (\data|pika_damage|HP|current_HP\(1) & 
-- \data|pika_damage|HP|current_HP\(2)))) ) ) ) # ( !\data|pika_damage|DMG|DMG|out\(0) & ( !\data|pika_damage|HP|current_HP\(0) & ( (!\data|pika_damage|DMG|DMG|out\(2) & (((!\data|pika_damage|DMG|DMG|out\(1) & \data|pika_damage|HP|current_HP\(1))) # 
-- (\data|pika_damage|HP|current_HP\(2)))) # (\data|pika_damage|DMG|DMG|out\(2) & (!\data|pika_damage|DMG|DMG|out\(1) & (\data|pika_damage|HP|current_HP\(1) & \data|pika_damage|HP|current_HP\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100011001110000010001100111010001100111011110000100011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|DMG|DMG|ALT_INV_out\(1),
	datab => \data|pika_damage|DMG|DMG|ALT_INV_out\(2),
	datac => \data|pika_damage|HP|ALT_INV_current_HP\(1),
	datad => \data|pika_damage|HP|ALT_INV_current_HP\(2),
	datae => \data|pika_damage|DMG|DMG|ALT_INV_out\(0),
	dataf => \data|pika_damage|HP|ALT_INV_current_HP\(0),
	combout => \data|pika_damage|d_calc|LessThan1~0_combout\);

-- Location: MLABCELL_X28_Y31_N12
\data|pika_damage|d_calc|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|always0~1_combout\ = ( \data|pika_damage|DMG|DMG|out\(1) & ( \data|pika_damage|d_calc|LessThan1~0_combout\ & ( (\data|pika_damage|d_calc|always0~0_combout\ & ((!\data|pika_damage|HP|current_HP\(4) & 
-- ((!\data|pika_damage|HP|current_HP\(3)) # (\data|pika_damage|DMG|DMG|out\(4)))) # (\data|pika_damage|HP|current_HP\(4) & (\data|pika_damage|DMG|DMG|out\(4) & !\data|pika_damage|HP|current_HP\(3))))) ) ) ) # ( !\data|pika_damage|DMG|DMG|out\(1) & ( 
-- \data|pika_damage|d_calc|LessThan1~0_combout\ & ( (!\data|pika_damage|HP|current_HP\(4) & (\data|pika_damage|DMG|DMG|out\(4) & \data|pika_damage|d_calc|always0~0_combout\)) ) ) ) # ( \data|pika_damage|DMG|DMG|out\(1) & ( 
-- !\data|pika_damage|d_calc|LessThan1~0_combout\ & ( (\data|pika_damage|d_calc|always0~0_combout\ & ((!\data|pika_damage|HP|current_HP\(4)) # (\data|pika_damage|DMG|DMG|out\(4)))) ) ) ) # ( !\data|pika_damage|DMG|DMG|out\(1) & ( 
-- !\data|pika_damage|d_calc|LessThan1~0_combout\ & ( (\data|pika_damage|d_calc|always0~0_combout\ & ((!\data|pika_damage|HP|current_HP\(4) & ((!\data|pika_damage|HP|current_HP\(3)) # (\data|pika_damage|DMG|DMG|out\(4)))) # 
-- (\data|pika_damage|HP|current_HP\(4) & (\data|pika_damage|DMG|DMG|out\(4) & !\data|pika_damage|HP|current_HP\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101100000010000010110000101100000010000000100000101100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|HP|ALT_INV_current_HP\(4),
	datab => \data|pika_damage|DMG|DMG|ALT_INV_out\(4),
	datac => \data|pika_damage|d_calc|ALT_INV_always0~0_combout\,
	datad => \data|pika_damage|HP|ALT_INV_current_HP\(3),
	datae => \data|pika_damage|DMG|DMG|ALT_INV_out\(1),
	dataf => \data|pika_damage|d_calc|ALT_INV_LessThan1~0_combout\,
	combout => \data|pika_damage|d_calc|always0~1_combout\);

-- Location: MLABCELL_X28_Y31_N54
\data|pika_damage|d_calc|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|Add0~5_sumout\ = SUM(( !\data|pika_damage|HP|current_HP\(8) ) + ( \data|pika_damage|d_calc|Add0~11\ ) + ( \data|pika_damage|d_calc|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|pika_damage|HP|ALT_INV_current_HP\(8),
	cin => \data|pika_damage|d_calc|Add0~10\,
	sharein => \data|pika_damage|d_calc|Add0~11\,
	sumout => \data|pika_damage|d_calc|Add0~5_sumout\);

-- Location: LABCELL_X29_Y31_N9
\data|pika_damage|d_calc|DMG_dealt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|DMG_dealt~2_combout\ = ( \data|pika_damage|d_calc|Add0~5_sumout\ & ( !\data|pika_damage|d_calc|always0~1_combout\ $ (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pika_damage|d_calc|ALT_INV_Add0~5_sumout\,
	combout => \data|pika_damage|d_calc|DMG_dealt~2_combout\);

-- Location: FF_X29_Y31_N10
\data|pika_damage|d_calc|DMG_dealt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|DMG_dealt~2_combout\,
	ena => \data|pika_damage|d_calc|DMG_dealt[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|DMG_dealt\(8));

-- Location: LABCELL_X24_Y31_N0
\data|pika_damage|d_control|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~29_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(1) ) + ( VCC ) + ( !VCC ))
-- \data|pika_damage|d_control|Add1~30\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(1),
	cin => GND,
	sumout => \data|pika_damage|d_control|Add1~29_sumout\,
	cout => \data|pika_damage|d_control|Add1~30\);

-- Location: LABCELL_X24_Y31_N3
\data|pika_damage|d_control|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~25_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(2) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~30\ ))
-- \data|pika_damage|d_control|Add1~26\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(2) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(2),
	cin => \data|pika_damage|d_control|Add1~30\,
	sumout => \data|pika_damage|d_control|Add1~25_sumout\,
	cout => \data|pika_damage|d_control|Add1~26\);

-- Location: LABCELL_X24_Y31_N6
\data|pika_damage|d_control|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~21_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(3) ) + ( VCC ) + ( \data|pika_damage|d_control|Add1~26\ ))
-- \data|pika_damage|d_control|Add1~22\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(3) ) + ( VCC ) + ( \data|pika_damage|d_control|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(3),
	cin => \data|pika_damage|d_control|Add1~26\,
	sumout => \data|pika_damage|d_control|Add1~21_sumout\,
	cout => \data|pika_damage|d_control|Add1~22\);

-- Location: LABCELL_X24_Y31_N9
\data|pika_damage|d_control|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~17_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(4) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~22\ ))
-- \data|pika_damage|d_control|Add1~18\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(4) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(4),
	cin => \data|pika_damage|d_control|Add1~22\,
	sumout => \data|pika_damage|d_control|Add1~17_sumout\,
	cout => \data|pika_damage|d_control|Add1~18\);

-- Location: LABCELL_X24_Y31_N12
\data|pika_damage|d_control|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~13_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(5) ) + ( VCC ) + ( \data|pika_damage|d_control|Add1~18\ ))
-- \data|pika_damage|d_control|Add1~14\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(5) ) + ( VCC ) + ( \data|pika_damage|d_control|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(5),
	cin => \data|pika_damage|d_control|Add1~18\,
	sumout => \data|pika_damage|d_control|Add1~13_sumout\,
	cout => \data|pika_damage|d_control|Add1~14\);

-- Location: LABCELL_X24_Y31_N15
\data|pika_damage|d_control|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~9_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(6) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~14\ ))
-- \data|pika_damage|d_control|Add1~10\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(6) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(6),
	cin => \data|pika_damage|d_control|Add1~14\,
	sumout => \data|pika_damage|d_control|Add1~9_sumout\,
	cout => \data|pika_damage|d_control|Add1~10\);

-- Location: LABCELL_X24_Y31_N18
\data|pika_damage|d_control|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~5_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(7) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~10\ ))
-- \data|pika_damage|d_control|Add1~6\ = CARRY(( \data|pika_damage|d_calc|DMG_dealt\(7) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(7),
	cin => \data|pika_damage|d_control|Add1~10\,
	sumout => \data|pika_damage|d_control|Add1~5_sumout\,
	cout => \data|pika_damage|d_control|Add1~6\);

-- Location: LABCELL_X24_Y31_N21
\data|pika_damage|d_control|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add1~1_sumout\ = SUM(( \data|pika_damage|d_calc|DMG_dealt\(8) ) + ( GND ) + ( \data|pika_damage|d_control|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(8),
	cin => \data|pika_damage|d_control|Add1~6\,
	sumout => \data|pika_damage|d_control|Add1~1_sumout\);

-- Location: LABCELL_X24_Y31_N33
\data|pika_damage|d_control|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~1_combout\ = ( \data|pika_damage|d_control|out_x\(7) & ( !\data|pika_damage|d_control|Add1~5_sumout\ ) ) # ( !\data|pika_damage|d_control|out_x\(7) & ( \data|pika_damage|d_control|Add1~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_Add1~5_sumout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x\(7),
	combout => \data|pika_damage|d_control|LessThan0~1_combout\);

-- Location: FF_X25_Y31_N13
\data|pika_damage|d_control|out_x[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~29_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\);

-- Location: FF_X25_Y31_N2
\data|pika_damage|d_control|out_x[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~13_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x[0]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y31_N42
\data|pika_damage|d_control|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~2_combout\ = ( \data|pika_damage|d_control|out_x\(1) & ( \data|pika_damage|d_calc|DMG_dealt\(0) & ( (!\data|pika_damage|d_control|Add1~29_sumout\ & ((!\data|pika_damage|d_control|Add1~25_sumout\) # 
-- (\data|pika_damage|d_control|out_x\(2)))) # (\data|pika_damage|d_control|Add1~29_sumout\ & (\data|pika_damage|d_control|out_x\(2) & !\data|pika_damage|d_control|Add1~25_sumout\)) ) ) ) # ( !\data|pika_damage|d_control|out_x\(1) & ( 
-- \data|pika_damage|d_calc|DMG_dealt\(0) & ( (\data|pika_damage|d_control|out_x\(2) & !\data|pika_damage|d_control|Add1~25_sumout\) ) ) ) # ( \data|pika_damage|d_control|out_x\(1) & ( !\data|pika_damage|d_calc|DMG_dealt\(0) & ( 
-- (!\data|pika_damage|d_control|out_x\(2) & (!\data|pika_damage|d_control|Add1~25_sumout\ & ((!\data|pika_damage|d_control|Add1~29_sumout\) # (\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\)))) # (\data|pika_damage|d_control|out_x\(2) & 
-- (((!\data|pika_damage|d_control|Add1~29_sumout\) # (!\data|pika_damage|d_control|Add1~25_sumout\)) # (\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\))) ) ) ) # ( !\data|pika_damage|d_control|out_x\(1) & ( !\data|pika_damage|d_calc|DMG_dealt\(0) & ( 
-- (!\data|pika_damage|d_control|out_x\(2) & (\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ & (!\data|pika_damage|d_control|Add1~29_sumout\ & !\data|pika_damage|d_control|Add1~25_sumout\))) # (\data|pika_damage|d_control|out_x\(2) & 
-- ((!\data|pika_damage|d_control|Add1~25_sumout\) # ((\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ & !\data|pika_damage|d_control|Add1~29_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100000100110111110000110100001111000000001100111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x[0]~DUPLICATE_q\,
	datab => \data|pika_damage|d_control|ALT_INV_Add1~29_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_out_x\(2),
	datad => \data|pika_damage|d_control|ALT_INV_Add1~25_sumout\,
	datae => \data|pika_damage|d_control|ALT_INV_out_x\(1),
	dataf => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(0),
	combout => \data|pika_damage|d_control|LessThan0~2_combout\);

-- Location: MLABCELL_X25_Y31_N48
\data|pika_damage|d_control|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~3_combout\ = ( \data|pika_damage|d_control|LessThan0~2_combout\ & ( (!\data|pika_damage|d_control|Add1~17_sumout\ & (((!\data|pika_damage|d_control|Add1~21_sumout\) # 
-- (\data|pika_damage|d_control|out_x[4]~DUPLICATE_q\)) # (\data|pika_damage|d_control|out_x\(3)))) # (\data|pika_damage|d_control|Add1~17_sumout\ & (\data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ((!\data|pika_damage|d_control|Add1~21_sumout\) # 
-- (\data|pika_damage|d_control|out_x\(3))))) ) ) # ( !\data|pika_damage|d_control|LessThan0~2_combout\ & ( (!\data|pika_damage|d_control|Add1~17_sumout\ & (((\data|pika_damage|d_control|out_x\(3) & !\data|pika_damage|d_control|Add1~21_sumout\)) # 
-- (\data|pika_damage|d_control|out_x[4]~DUPLICATE_q\))) # (\data|pika_damage|d_control|Add1~17_sumout\ & (\data|pika_damage|d_control|out_x\(3) & (!\data|pika_damage|d_control|Add1~21_sumout\ & \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011011100010000001101110011000100111111011100010011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(3),
	datab => \data|pika_damage|d_control|ALT_INV_Add1~17_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_Add1~21_sumout\,
	datad => \data|pika_damage|d_control|ALT_INV_out_x[4]~DUPLICATE_q\,
	dataf => \data|pika_damage|d_control|ALT_INV_LessThan0~2_combout\,
	combout => \data|pika_damage|d_control|LessThan0~3_combout\);

-- Location: LABCELL_X24_Y31_N36
\data|pika_damage|d_control|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~4_combout\ = ( \data|pika_damage|d_control|LessThan0~3_combout\ & ( \data|pika_damage|d_control|Add1~9_sumout\ & ( (!\data|pika_damage|d_control|LessThan0~1_combout\ & (\data|pika_damage|d_control|out_x\(6) & 
-- ((!\data|pika_damage|d_control|Add1~13_sumout\) # (\data|pika_damage|d_control|out_x\(5))))) ) ) ) # ( !\data|pika_damage|d_control|LessThan0~3_combout\ & ( \data|pika_damage|d_control|Add1~9_sumout\ & ( (\data|pika_damage|d_control|out_x\(5) & 
-- (!\data|pika_damage|d_control|Add1~13_sumout\ & (!\data|pika_damage|d_control|LessThan0~1_combout\ & \data|pika_damage|d_control|out_x\(6)))) ) ) ) # ( \data|pika_damage|d_control|LessThan0~3_combout\ & ( !\data|pika_damage|d_control|Add1~9_sumout\ & ( 
-- (!\data|pika_damage|d_control|LessThan0~1_combout\ & (((!\data|pika_damage|d_control|Add1~13_sumout\) # (\data|pika_damage|d_control|out_x\(6))) # (\data|pika_damage|d_control|out_x\(5)))) ) ) ) # ( !\data|pika_damage|d_control|LessThan0~3_combout\ & ( 
-- !\data|pika_damage|d_control|Add1~9_sumout\ & ( (!\data|pika_damage|d_control|LessThan0~1_combout\ & (((\data|pika_damage|d_control|out_x\(5) & !\data|pika_damage|d_control|Add1~13_sumout\)) # (\data|pika_damage|d_control|out_x\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011110000110100001111000000000000010000000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(5),
	datab => \data|pika_damage|d_control|ALT_INV_Add1~13_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_LessThan0~1_combout\,
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(6),
	datae => \data|pika_damage|d_control|ALT_INV_LessThan0~3_combout\,
	dataf => \data|pika_damage|d_control|ALT_INV_Add1~9_sumout\,
	combout => \data|pika_damage|d_control|LessThan0~4_combout\);

-- Location: LABCELL_X18_Y31_N30
\data|pika_damage|white|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~25_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|pika_damage|white|testCountX_Y|Add0~26\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~25_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~26\);

-- Location: FF_X18_Y31_N34
\data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~21_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\);

-- Location: FF_X18_Y31_N31
\data|pika_damage|white|testCountX_Y|out_y[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~25_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y[0]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y31_N24
\data|pika_damage|white|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|Equal0~1_combout\ = ( !\data|pika_damage|white|testCountX_Y|out_y[0]~DUPLICATE_q\ & ( (!\data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\ & (\data|pika_damage|white|Equal0~0_combout\ & 
-- \data|pika_damage|white|testCountX_Y|out_y\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\,
	datac => \data|pika_damage|white|ALT_INV_Equal0~0_combout\,
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\,
	combout => \data|pika_damage|white|Equal0~1_combout\);

-- Location: MLABCELL_X15_Y31_N33
\control|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector14~0_combout\ = ( \control|presentstate.update_HP~q\ ) # ( !\control|presentstate.update_HP~q\ & ( ((!\data|pika_damage|d_control|done_decrement~q\ & (!\data|pika_damage|white|Equal0~1_combout\ & 
-- \control|presentstate.erase_HP_meowth~q\))) # (\control|presentstate.decrement_HP_pos~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111010101010101011101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.decrement_HP_pos~q\,
	datab => \data|pika_damage|d_control|ALT_INV_done_decrement~q\,
	datac => \data|pika_damage|white|ALT_INV_Equal0~1_combout\,
	datad => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	dataf => \control|ALT_INV_presentstate.update_HP~q\,
	combout => \control|Selector14~0_combout\);

-- Location: FF_X15_Y31_N35
\control|presentstate.erase_HP_meowth\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector14~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.erase_HP_meowth~q\);

-- Location: LABCELL_X18_Y31_N57
\control|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector15~0_combout\ = ( \data|pika_damage|white|Equal0~1_combout\ ) # ( !\data|pika_damage|white|Equal0~1_combout\ & ( !\control|presentstate.erase_HP_meowth~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	dataf => \data|pika_damage|white|ALT_INV_Equal0~1_combout\,
	combout => \control|Selector15~0_combout\);

-- Location: FF_X18_Y31_N32
\data|pika_damage|white|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~25_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(0));

-- Location: LABCELL_X18_Y31_N33
\data|pika_damage|white|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~21_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~26\ ))
-- \data|pika_damage|white|testCountX_Y|Add0~22\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|pika_damage|white|testCountX_Y|Add0~26\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~21_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~22\);

-- Location: FF_X18_Y31_N35
\data|pika_damage|white|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~21_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(1));

-- Location: LABCELL_X18_Y31_N36
\data|pika_damage|white|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~17_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~22\ ))
-- \data|pika_damage|white|testCountX_Y|Add0~18\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|pika_damage|white|testCountX_Y|Add0~22\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~17_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~18\);

-- Location: FF_X18_Y31_N38
\data|pika_damage|white|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~17_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(2));

-- Location: LABCELL_X18_Y31_N39
\data|pika_damage|white|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~29_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~18\ ))
-- \data|pika_damage|white|testCountX_Y|Add0~30\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|pika_damage|white|testCountX_Y|Add0~18\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~29_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~30\);

-- Location: FF_X18_Y31_N40
\data|pika_damage|white|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~29_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(3));

-- Location: LABCELL_X18_Y31_N42
\data|pika_damage|white|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~5_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~30\ ))
-- \data|pika_damage|white|testCountX_Y|Add0~6\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|pika_damage|white|testCountX_Y|Add0~30\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~5_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~6\);

-- Location: FF_X18_Y31_N43
\data|pika_damage|white|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~5_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(4));

-- Location: LABCELL_X18_Y31_N45
\data|pika_damage|white|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~1_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~6\ ))
-- \data|pika_damage|white|testCountX_Y|Add0~2\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|pika_damage|white|testCountX_Y|Add0~6\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~1_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~2\);

-- Location: FF_X18_Y31_N46
\data|pika_damage|white|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~1_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(5));

-- Location: LABCELL_X18_Y31_N48
\data|pika_damage|white|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~13_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~2\ ))
-- \data|pika_damage|white|testCountX_Y|Add0~14\ = CARRY(( \data|pika_damage|white|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|pika_damage|white|testCountX_Y|Add0~2\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~13_sumout\,
	cout => \data|pika_damage|white|testCountX_Y|Add0~14\);

-- Location: FF_X18_Y31_N50
\data|pika_damage|white|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~13_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(6));

-- Location: LABCELL_X18_Y31_N51
\data|pika_damage|white|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|testCountX_Y|Add0~9_sumout\ = SUM(( \data|pika_damage|white|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|pika_damage|white|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|pika_damage|white|testCountX_Y|Add0~14\,
	sumout => \data|pika_damage|white|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X18_Y31_N53
\data|pika_damage|white|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~9_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y\(7));

-- Location: LABCELL_X18_Y31_N54
\data|pika_damage|white|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|white|Equal0~0_combout\ = ( !\data|pika_damage|white|testCountX_Y|out_y\(7) & ( (!\data|pika_damage|white|testCountX_Y|out_y\(4) & (\data|pika_damage|white|testCountX_Y|out_y\(3) & (!\data|pika_damage|white|testCountX_Y|out_y\(6) & 
-- !\data|pika_damage|white|testCountX_Y|out_y\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(4),
	datab => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(6),
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(7),
	combout => \data|pika_damage|white|Equal0~0_combout\);

-- Location: LABCELL_X18_Y31_N6
\control|presentstate~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|presentstate~62_combout\ = ( \data|pika_damage|white|testCountX_Y|out_y\(2) & ( !\data|pika_damage|white|testCountX_Y|out_y[0]~DUPLICATE_q\ & ( (\data|pika_damage|white|Equal0~0_combout\ & (\control|presentstate.erase_HP_meowth~q\ & 
-- (!\data|pika_damage|white|testCountX_Y|out_y\(1) & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|white|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	datac => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(1),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\,
	combout => \control|presentstate~62_combout\);

-- Location: FF_X18_Y31_N8
\control|presentstate.decrement_HP_pos\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|presentstate~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.decrement_HP_pos~q\);

-- Location: LABCELL_X24_Y32_N48
\data|pika_damage|d_control|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~0_combout\ = ( !\data|pika_damage|d_control|Add1~5_sumout\ & ( \data|pika_damage|d_control|out_x\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \data|pika_damage|d_control|ALT_INV_Add1~5_sumout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x\(7),
	combout => \data|pika_damage|d_control|LessThan0~0_combout\);

-- Location: LABCELL_X24_Y31_N42
\data|pika_damage|d_control|out_x[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|out_x[8]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( \data|pika_damage|d_control|LessThan0~0_combout\ & ( (\control|presentstate.decrement_HP_pos~q\ & ((!\data|pika_damage|d_control|Add1~1_sumout\) # 
-- (\data|pika_damage|d_control|out_x\(8)))) ) ) ) # ( !\control|presentstate.reset_state~q\ & ( \data|pika_damage|d_control|LessThan0~0_combout\ ) ) # ( \control|presentstate.reset_state~q\ & ( !\data|pika_damage|d_control|LessThan0~0_combout\ & ( 
-- (\control|presentstate.decrement_HP_pos~q\ & ((!\data|pika_damage|d_control|Add1~1_sumout\ & ((\data|pika_damage|d_control|LessThan0~4_combout\) # (\data|pika_damage|d_control|out_x\(8)))) # (\data|pika_damage|d_control|Add1~1_sumout\ & 
-- (\data|pika_damage|d_control|out_x\(8) & \data|pika_damage|d_control|LessThan0~4_combout\)))) ) ) ) # ( !\control|presentstate.reset_state~q\ & ( !\data|pika_damage|d_control|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000010101111111111111111110000000010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_Add1~1_sumout\,
	datab => \data|pika_damage|d_control|ALT_INV_out_x\(8),
	datac => \data|pika_damage|d_control|ALT_INV_LessThan0~4_combout\,
	datad => \control|ALT_INV_presentstate.decrement_HP_pos~q\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pika_damage|d_control|ALT_INV_LessThan0~0_combout\,
	combout => \data|pika_damage|d_control|out_x[8]~0_combout\);

-- Location: FF_X25_Y31_N1
\data|pika_damage|d_control|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~13_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(0));

-- Location: MLABCELL_X25_Y31_N3
\data|pika_damage|d_control|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~17_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(1) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~14\ ))
-- \data|pika_damage|d_control|Add0~18\ = CARRY(( \data|pika_damage|d_control|out_x\(1) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(1),
	cin => \data|pika_damage|d_control|Add0~14\,
	sumout => \data|pika_damage|d_control|Add0~17_sumout\,
	cout => \data|pika_damage|d_control|Add0~18\);

-- Location: FF_X25_Y31_N5
\data|pika_damage|d_control|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~17_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(1));

-- Location: MLABCELL_X25_Y31_N6
\data|pika_damage|d_control|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~21_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(2) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~18\ ))
-- \data|pika_damage|d_control|Add0~22\ = CARRY(( \data|pika_damage|d_control|out_x\(2) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(2),
	cin => \data|pika_damage|d_control|Add0~18\,
	sumout => \data|pika_damage|d_control|Add0~21_sumout\,
	cout => \data|pika_damage|d_control|Add0~22\);

-- Location: FF_X25_Y31_N7
\data|pika_damage|d_control|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~21_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(2));

-- Location: MLABCELL_X25_Y31_N9
\data|pika_damage|d_control|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~25_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(3) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~22\ ))
-- \data|pika_damage|d_control|Add0~26\ = CARRY(( \data|pika_damage|d_control|out_x\(3) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(3),
	cin => \data|pika_damage|d_control|Add0~22\,
	sumout => \data|pika_damage|d_control|Add0~25_sumout\,
	cout => \data|pika_damage|d_control|Add0~26\);

-- Location: FF_X25_Y31_N10
\data|pika_damage|d_control|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~25_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(3));

-- Location: MLABCELL_X25_Y31_N12
\data|pika_damage|d_control|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~29_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(4) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~26\ ))
-- \data|pika_damage|d_control|Add0~30\ = CARRY(( \data|pika_damage|d_control|out_x\(4) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(4),
	cin => \data|pika_damage|d_control|Add0~26\,
	sumout => \data|pika_damage|d_control|Add0~29_sumout\,
	cout => \data|pika_damage|d_control|Add0~30\);

-- Location: FF_X25_Y31_N14
\data|pika_damage|d_control|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~29_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(4));

-- Location: MLABCELL_X25_Y31_N15
\data|pika_damage|d_control|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~33_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(5) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~30\ ))
-- \data|pika_damage|d_control|Add0~34\ = CARRY(( \data|pika_damage|d_control|out_x\(5) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(5),
	cin => \data|pika_damage|d_control|Add0~30\,
	sumout => \data|pika_damage|d_control|Add0~33_sumout\,
	cout => \data|pika_damage|d_control|Add0~34\);

-- Location: FF_X25_Y31_N16
\data|pika_damage|d_control|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~33_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(5));

-- Location: MLABCELL_X25_Y31_N18
\data|pika_damage|d_control|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~9_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(6) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~34\ ))
-- \data|pika_damage|d_control|Add0~10\ = CARRY(( \data|pika_damage|d_control|out_x\(6) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(6),
	cin => \data|pika_damage|d_control|Add0~34\,
	sumout => \data|pika_damage|d_control|Add0~9_sumout\,
	cout => \data|pika_damage|d_control|Add0~10\);

-- Location: FF_X25_Y31_N20
\data|pika_damage|d_control|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~9_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(6));

-- Location: MLABCELL_X25_Y31_N21
\data|pika_damage|d_control|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~5_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(7) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~10\ ))
-- \data|pika_damage|d_control|Add0~6\ = CARRY(( \data|pika_damage|d_control|out_x\(7) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(7),
	cin => \data|pika_damage|d_control|Add0~10\,
	sumout => \data|pika_damage|d_control|Add0~5_sumout\,
	cout => \data|pika_damage|d_control|Add0~6\);

-- Location: FF_X25_Y31_N22
\data|pika_damage|d_control|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~5_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(7));

-- Location: MLABCELL_X25_Y31_N24
\data|pika_damage|d_control|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|Add0~1_sumout\ = SUM(( \data|pika_damage|d_control|out_x\(8) ) + ( VCC ) + ( \data|pika_damage|d_control|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pika_damage|d_control|ALT_INV_out_x\(8),
	cin => \data|pika_damage|d_control|Add0~6\,
	sumout => \data|pika_damage|d_control|Add0~1_sumout\);

-- Location: FF_X25_Y31_N26
\data|pika_damage|d_control|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~1_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x\(8));

-- Location: LABCELL_X24_Y31_N24
\data|pika_damage|d_control|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~6_combout\ = ( \data|pika_damage|d_control|Add1~13_sumout\ & ( !\data|pika_damage|d_control|out_x\(5) ) ) # ( !\data|pika_damage|d_control|Add1~13_sumout\ & ( \data|pika_damage|d_control|out_x\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pika_damage|d_control|ALT_INV_out_x\(5),
	dataf => \data|pika_damage|d_control|ALT_INV_Add1~13_sumout\,
	combout => \data|pika_damage|d_control|LessThan0~6_combout\);

-- Location: LABCELL_X24_Y31_N27
\data|pika_damage|d_control|done_decrement~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|done_decrement~0_combout\ = ( \data|pika_damage|d_control|Add1~5_sumout\ & ( (\data|pika_damage|d_control|out_x\(7) & (!\data|pika_damage|d_control|Add1~9_sumout\ $ (\data|pika_damage|d_control|out_x\(6)))) ) ) # ( 
-- !\data|pika_damage|d_control|Add1~5_sumout\ & ( (!\data|pika_damage|d_control|out_x\(7) & (!\data|pika_damage|d_control|Add1~9_sumout\ $ (\data|pika_damage|d_control|out_x\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001010000010100000101000001001000001010000010100000101000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(7),
	datab => \data|pika_damage|d_control|ALT_INV_Add1~9_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_out_x\(6),
	dataf => \data|pika_damage|d_control|ALT_INV_Add1~5_sumout\,
	combout => \data|pika_damage|d_control|done_decrement~0_combout\);

-- Location: MLABCELL_X25_Y31_N36
\data|pika_damage|d_control|done_decrement~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|done_decrement~1_combout\ = ( \data|pika_damage|d_control|out_x\(1) & ( \data|pika_damage|d_calc|DMG_dealt\(0) & ( (\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ & (\data|pika_damage|d_control|Add1~29_sumout\ & 
-- (!\data|pika_damage|d_control|Add1~25_sumout\ $ (\data|pika_damage|d_control|out_x\(2))))) ) ) ) # ( !\data|pika_damage|d_control|out_x\(1) & ( \data|pika_damage|d_calc|DMG_dealt\(0) & ( (\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ & 
-- (!\data|pika_damage|d_control|Add1~29_sumout\ & (!\data|pika_damage|d_control|Add1~25_sumout\ $ (\data|pika_damage|d_control|out_x\(2))))) ) ) ) # ( \data|pika_damage|d_control|out_x\(1) & ( !\data|pika_damage|d_calc|DMG_dealt\(0) & ( 
-- (!\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ & (\data|pika_damage|d_control|Add1~29_sumout\ & (!\data|pika_damage|d_control|Add1~25_sumout\ $ (\data|pika_damage|d_control|out_x\(2))))) ) ) ) # ( !\data|pika_damage|d_control|out_x\(1) & ( 
-- !\data|pika_damage|d_calc|DMG_dealt\(0) & ( (!\data|pika_damage|d_control|out_x[0]~DUPLICATE_q\ & (!\data|pika_damage|d_control|Add1~29_sumout\ & (!\data|pika_damage|d_control|Add1~25_sumout\ $ (\data|pika_damage|d_control|out_x\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x[0]~DUPLICATE_q\,
	datab => \data|pika_damage|d_control|ALT_INV_Add1~25_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_out_x\(2),
	datad => \data|pika_damage|d_control|ALT_INV_Add1~29_sumout\,
	datae => \data|pika_damage|d_control|ALT_INV_out_x\(1),
	dataf => \data|pika_damage|d_calc|ALT_INV_DMG_dealt\(0),
	combout => \data|pika_damage|d_control|done_decrement~1_combout\);

-- Location: MLABCELL_X25_Y31_N51
\data|pika_damage|d_control|done_decrement~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|done_decrement~2_combout\ = ( \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ( (\data|pika_damage|d_control|Add1~17_sumout\ & (!\data|pika_damage|d_control|out_x\(3) $ (\data|pika_damage|d_control|Add1~21_sumout\))) ) ) # 
-- ( !\data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ( (!\data|pika_damage|d_control|Add1~17_sumout\ & (!\data|pika_damage|d_control|out_x\(3) $ (\data|pika_damage|d_control|Add1~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(3),
	datac => \data|pika_damage|d_control|ALT_INV_Add1~17_sumout\,
	datad => \data|pika_damage|d_control|ALT_INV_Add1~21_sumout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x[4]~DUPLICATE_q\,
	combout => \data|pika_damage|d_control|done_decrement~2_combout\);

-- Location: MLABCELL_X25_Y31_N30
\data|pika_damage|d_control|done_decrement~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|done_decrement~3_combout\ = ( \data|pika_damage|d_control|done_decrement~1_combout\ & ( \data|pika_damage|d_control|done_decrement~2_combout\ & ( (!\data|pika_damage|d_control|LessThan0~6_combout\ & 
-- (\data|pika_damage|d_control|done_decrement~0_combout\ & (!\data|pika_damage|d_control|out_x\(8) $ (\data|pika_damage|d_control|Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(8),
	datab => \data|pika_damage|d_control|ALT_INV_LessThan0~6_combout\,
	datac => \data|pika_damage|d_control|ALT_INV_Add1~1_sumout\,
	datad => \data|pika_damage|d_control|ALT_INV_done_decrement~0_combout\,
	datae => \data|pika_damage|d_control|ALT_INV_done_decrement~1_combout\,
	dataf => \data|pika_damage|d_control|ALT_INV_done_decrement~2_combout\,
	combout => \data|pika_damage|d_control|done_decrement~3_combout\);

-- Location: LABCELL_X24_Y31_N30
\data|pika_damage|d_control|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~5_combout\ = ( \data|pika_damage|d_control|out_x\(5) & ( !\data|pika_damage|d_control|Add1~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|pika_damage|d_control|ALT_INV_Add1~13_sumout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x\(5),
	combout => \data|pika_damage|d_control|LessThan0~5_combout\);

-- Location: MLABCELL_X25_Y31_N54
\data|pika_damage|d_control|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~7_combout\ = ( \data|pika_damage|d_control|Add1~21_sumout\ & ( \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ( (!\data|pika_damage|d_control|LessThan0~6_combout\ & ((!\data|pika_damage|d_control|Add1~17_sumout\) 
-- # ((\data|pika_damage|d_control|out_x\(3) & \data|pika_damage|d_control|LessThan0~2_combout\)))) ) ) ) # ( !\data|pika_damage|d_control|Add1~21_sumout\ & ( \data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ( 
-- (!\data|pika_damage|d_control|LessThan0~6_combout\ & ((!\data|pika_damage|d_control|Add1~17_sumout\) # ((\data|pika_damage|d_control|LessThan0~2_combout\) # (\data|pika_damage|d_control|out_x\(3))))) ) ) ) # ( \data|pika_damage|d_control|Add1~21_sumout\ & 
-- ( !\data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ( (!\data|pika_damage|d_control|LessThan0~6_combout\ & (!\data|pika_damage|d_control|Add1~17_sumout\ & (\data|pika_damage|d_control|out_x\(3) & \data|pika_damage|d_control|LessThan0~2_combout\))) ) ) 
-- ) # ( !\data|pika_damage|d_control|Add1~21_sumout\ & ( !\data|pika_damage|d_control|out_x[4]~DUPLICATE_q\ & ( (!\data|pika_damage|d_control|LessThan0~6_combout\ & (!\data|pika_damage|d_control|Add1~17_sumout\ & 
-- ((\data|pika_damage|d_control|LessThan0~2_combout\) # (\data|pika_damage|d_control|out_x\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001000000000000000100010001010101010101000100010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_LessThan0~6_combout\,
	datab => \data|pika_damage|d_control|ALT_INV_Add1~17_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_out_x\(3),
	datad => \data|pika_damage|d_control|ALT_INV_LessThan0~2_combout\,
	datae => \data|pika_damage|d_control|ALT_INV_Add1~21_sumout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x[4]~DUPLICATE_q\,
	combout => \data|pika_damage|d_control|LessThan0~7_combout\);

-- Location: LABCELL_X24_Y31_N54
\data|pika_damage|d_control|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|LessThan0~8_combout\ = ( \data|pika_damage|d_control|LessThan0~7_combout\ & ( \data|pika_damage|d_control|out_x\(6) & ( (!\data|pika_damage|d_control|out_x\(7) & \data|pika_damage|d_control|Add1~5_sumout\) ) ) ) # ( 
-- !\data|pika_damage|d_control|LessThan0~7_combout\ & ( \data|pika_damage|d_control|out_x\(6) & ( (!\data|pika_damage|d_control|out_x\(7) & (((\data|pika_damage|d_control|Add1~9_sumout\ & !\data|pika_damage|d_control|LessThan0~5_combout\)) # 
-- (\data|pika_damage|d_control|Add1~5_sumout\))) # (\data|pika_damage|d_control|out_x\(7) & (\data|pika_damage|d_control|Add1~9_sumout\ & (\data|pika_damage|d_control|Add1~5_sumout\ & !\data|pika_damage|d_control|LessThan0~5_combout\))) ) ) ) # ( 
-- \data|pika_damage|d_control|LessThan0~7_combout\ & ( !\data|pika_damage|d_control|out_x\(6) & ( (!\data|pika_damage|d_control|out_x\(7) & ((\data|pika_damage|d_control|Add1~5_sumout\) # (\data|pika_damage|d_control|Add1~9_sumout\))) # 
-- (\data|pika_damage|d_control|out_x\(7) & (\data|pika_damage|d_control|Add1~9_sumout\ & \data|pika_damage|d_control|Add1~5_sumout\)) ) ) ) # ( !\data|pika_damage|d_control|LessThan0~7_combout\ & ( !\data|pika_damage|d_control|out_x\(6) & ( 
-- (!\data|pika_damage|d_control|out_x\(7) & (((!\data|pika_damage|d_control|LessThan0~5_combout\) # (\data|pika_damage|d_control|Add1~5_sumout\)) # (\data|pika_damage|d_control|Add1~9_sumout\))) # (\data|pika_damage|d_control|out_x\(7) & 
-- (\data|pika_damage|d_control|Add1~5_sumout\ & ((!\data|pika_damage|d_control|LessThan0~5_combout\) # (\data|pika_damage|d_control|Add1~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100101011001010110010101100101011000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(7),
	datab => \data|pika_damage|d_control|ALT_INV_Add1~9_sumout\,
	datac => \data|pika_damage|d_control|ALT_INV_Add1~5_sumout\,
	datad => \data|pika_damage|d_control|ALT_INV_LessThan0~5_combout\,
	datae => \data|pika_damage|d_control|ALT_INV_LessThan0~7_combout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x\(6),
	combout => \data|pika_damage|d_control|LessThan0~8_combout\);

-- Location: LABCELL_X24_Y31_N48
\data|pika_damage|d_control|done_decrement~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_control|done_decrement~4_combout\ = ( \data|pika_damage|d_control|done_decrement~q\ & ( \data|pika_damage|d_control|LessThan0~8_combout\ & ( \control|presentstate.decrement_HP_pos~q\ ) ) ) # ( 
-- !\data|pika_damage|d_control|done_decrement~q\ & ( \data|pika_damage|d_control|LessThan0~8_combout\ & ( (\data|pika_damage|d_control|done_decrement~3_combout\ & (\control|presentstate.decrement_HP_pos~q\ & ((!\data|pika_damage|d_control|out_x\(8)) # 
-- (\data|pika_damage|d_control|Add1~1_sumout\)))) ) ) ) # ( \data|pika_damage|d_control|done_decrement~q\ & ( !\data|pika_damage|d_control|LessThan0~8_combout\ & ( \control|presentstate.decrement_HP_pos~q\ ) ) ) # ( 
-- !\data|pika_damage|d_control|done_decrement~q\ & ( !\data|pika_damage|d_control|LessThan0~8_combout\ & ( (\data|pika_damage|d_control|done_decrement~3_combout\ & (!\data|pika_damage|d_control|out_x\(8) & (\data|pika_damage|d_control|Add1~1_sumout\ & 
-- \control|presentstate.decrement_HP_pos~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000001111111100000000010001010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_done_decrement~3_combout\,
	datab => \data|pika_damage|d_control|ALT_INV_out_x\(8),
	datac => \data|pika_damage|d_control|ALT_INV_Add1~1_sumout\,
	datad => \control|ALT_INV_presentstate.decrement_HP_pos~q\,
	datae => \data|pika_damage|d_control|ALT_INV_done_decrement~q\,
	dataf => \data|pika_damage|d_control|ALT_INV_LessThan0~8_combout\,
	combout => \data|pika_damage|d_control|done_decrement~4_combout\);

-- Location: FF_X24_Y31_N49
\data|pika_damage|d_control|done_decrement\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|done_decrement~4_combout\,
	sclr => \control|ALT_INV_presentstate.reset_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|done_decrement~q\);

-- Location: MLABCELL_X15_Y31_N6
\control|Selector15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector15~1_combout\ = ( \control|presentstate.battle_idle~q\ & ( (!\data|attack_one|done|Equal0~0_combout\) # ((\data|pika_damage|d_control|done_decrement~q\ & (!\data|pika_damage|white|Equal0~1_combout\ & 
-- \control|presentstate.erase_HP_meowth~q\))) ) ) # ( !\control|presentstate.battle_idle~q\ & ( (\data|pika_damage|d_control|done_decrement~q\ & (!\data|pika_damage|white|Equal0~1_combout\ & \control|presentstate.erase_HP_meowth~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100111111110000010000000100000001001111111100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_done_decrement~q\,
	datab => \data|pika_damage|white|ALT_INV_Equal0~1_combout\,
	datac => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	datad => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.battle_idle~q\,
	combout => \control|Selector15~1_combout\);

-- Location: FF_X15_Y31_N8
\control|presentstate.battle_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector15~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.battle_idle~q\);

-- Location: MLABCELL_X28_Y34_N0
\data|enemy_attack|animate|sixty_hz|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~33_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|animate|sixty_hz|Add0~34\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(0),
	cin => GND,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~33_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~34\);

-- Location: MLABCELL_X28_Y34_N48
\data|enemy_attack|animate|sixty_hz|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ = ( !\data|enemy_attack|animate|sixty_hz|rate\(1) & ( !\data|enemy_attack|animate|sixty_hz|rate\(5) & ( (!\data|enemy_attack|animate|sixty_hz|rate\(3) & (!\data|enemy_attack|animate|sixty_hz|rate\(4) & 
-- (!\data|enemy_attack|animate|sixty_hz|rate\(0) & !\data|enemy_attack|animate|sixty_hz|rate\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(3),
	datab => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(4),
	datac => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(0),
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(2),
	datae => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(1),
	dataf => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(5),
	combout => \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y34_N33
\data|enemy_attack|animate|sixty_hz|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~57_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~54\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~58\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(11),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~54\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~57_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~58\);

-- Location: MLABCELL_X28_Y34_N36
\data|enemy_attack|animate|sixty_hz|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~1_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~58\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~2\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(12),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~58\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~1_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~2\);

-- Location: FF_X28_Y34_N37
\data|enemy_attack|animate|sixty_hz|rate[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~1_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(12));

-- Location: MLABCELL_X28_Y34_N39
\data|enemy_attack|animate|sixty_hz|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~5_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~2\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~6\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(13),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~2\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~5_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~6\);

-- Location: FF_X28_Y34_N40
\data|enemy_attack|animate|sixty_hz|rate[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~5_sumout\,
	asdata => VCC,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(13));

-- Location: MLABCELL_X28_Y34_N42
\data|enemy_attack|animate|sixty_hz|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~9_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(14) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(14),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~6\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~9_sumout\);

-- Location: FF_X28_Y34_N43
\data|enemy_attack|animate|sixty_hz|rate[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~9_sumout\,
	asdata => VCC,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(14));

-- Location: LABCELL_X29_Y34_N39
\data|enemy_attack|animate|sixty_hz|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ = ( !\data|enemy_attack|animate|sixty_hz|rate\(14) & ( !\data|enemy_attack|animate|sixty_hz|rate\(12) & ( !\data|enemy_attack|animate|sixty_hz|rate\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(13),
	datae => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(14),
	dataf => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(12),
	combout => \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\);

-- Location: LABCELL_X29_Y32_N18
\data|enemy_attack|animate|sixty_hz|rate[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\ = ( \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & ( (!\control|presentstate.idle_m_qa~q\) # ((\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ & 
-- \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\)) ) ) # ( !\data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & ( !\control|presentstate.idle_m_qa~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011111100110011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datac => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	dataf => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	combout => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\);

-- Location: FF_X28_Y34_N2
\data|enemy_attack|animate|sixty_hz|rate[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~33_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(0));

-- Location: MLABCELL_X28_Y34_N3
\data|enemy_attack|animate|sixty_hz|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~29_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~34\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~30\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(1),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~34\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~29_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~30\);

-- Location: FF_X28_Y34_N5
\data|enemy_attack|animate|sixty_hz|rate[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~29_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(1));

-- Location: MLABCELL_X28_Y34_N6
\data|enemy_attack|animate|sixty_hz|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~25_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~30\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~26\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(2),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~30\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~25_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~26\);

-- Location: FF_X28_Y34_N8
\data|enemy_attack|animate|sixty_hz|rate[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~25_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(2));

-- Location: MLABCELL_X28_Y34_N9
\data|enemy_attack|animate|sixty_hz|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~21_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~26\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~22\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(3),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~26\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~21_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~22\);

-- Location: FF_X28_Y34_N10
\data|enemy_attack|animate|sixty_hz|rate[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~21_sumout\,
	asdata => VCC,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(3));

-- Location: MLABCELL_X28_Y34_N12
\data|enemy_attack|animate|sixty_hz|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~17_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~22\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~18\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(4),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~22\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~17_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~18\);

-- Location: FF_X28_Y34_N14
\data|enemy_attack|animate|sixty_hz|rate[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~17_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(4));

-- Location: MLABCELL_X28_Y34_N15
\data|enemy_attack|animate|sixty_hz|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~13_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~18\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~14\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(5),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~18\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~13_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~14\);

-- Location: FF_X28_Y34_N17
\data|enemy_attack|animate|sixty_hz|rate[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~13_sumout\,
	asdata => VCC,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(5));

-- Location: MLABCELL_X28_Y34_N18
\data|enemy_attack|animate|sixty_hz|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~37_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~14\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~38\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(6),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~14\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~37_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~38\);

-- Location: FF_X28_Y34_N20
\data|enemy_attack|animate|sixty_hz|rate[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~37_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(6));

-- Location: MLABCELL_X28_Y34_N21
\data|enemy_attack|animate|sixty_hz|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~41_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~38\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~42\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(7),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~38\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~41_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~42\);

-- Location: FF_X28_Y34_N23
\data|enemy_attack|animate|sixty_hz|rate[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~41_sumout\,
	asdata => VCC,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(7));

-- Location: MLABCELL_X28_Y34_N24
\data|enemy_attack|animate|sixty_hz|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~45_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~42\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~46\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(8),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~42\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~45_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~46\);

-- Location: FF_X28_Y34_N25
\data|enemy_attack|animate|sixty_hz|rate[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~45_sumout\,
	asdata => VCC,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(8));

-- Location: MLABCELL_X28_Y34_N27
\data|enemy_attack|animate|sixty_hz|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~49_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~46\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~50\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(9),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~46\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~49_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~50\);

-- Location: FF_X28_Y34_N29
\data|enemy_attack|animate|sixty_hz|rate[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~49_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(9));

-- Location: MLABCELL_X28_Y34_N30
\data|enemy_attack|animate|sixty_hz|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Add0~53_sumout\ = SUM(( \data|enemy_attack|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~50\ ))
-- \data|enemy_attack|animate|sixty_hz|Add0~54\ = CARRY(( \data|enemy_attack|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|enemy_attack|animate|sixty_hz|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(10),
	cin => \data|enemy_attack|animate|sixty_hz|Add0~50\,
	sumout => \data|enemy_attack|animate|sixty_hz|Add0~53_sumout\,
	cout => \data|enemy_attack|animate|sixty_hz|Add0~54\);

-- Location: FF_X28_Y34_N32
\data|enemy_attack|animate|sixty_hz|rate[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~53_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(10));

-- Location: FF_X28_Y34_N35
\data|enemy_attack|animate|sixty_hz|rate[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|sixty_hz|Add0~57_sumout\,
	asdata => \~GND~combout\,
	sload => \data|enemy_attack|animate|sixty_hz|rate[13]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|sixty_hz|rate\(11));

-- Location: MLABCELL_X28_Y34_N54
\data|enemy_attack|animate|sixty_hz|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ = ( !\data|enemy_attack|animate|sixty_hz|rate\(7) & ( !\data|enemy_attack|animate|sixty_hz|rate\(6) & ( (!\data|enemy_attack|animate|sixty_hz|rate\(11) & (!\data|enemy_attack|animate|sixty_hz|rate\(10) 
-- & (!\data|enemy_attack|animate|sixty_hz|rate\(9) & !\data|enemy_attack|animate|sixty_hz|rate\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(11),
	datab => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(10),
	datac => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(9),
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(8),
	datae => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(7),
	dataf => \data|enemy_attack|animate|sixty_hz|ALT_INV_rate\(6),
	combout => \data|enemy_attack|animate|sixty_hz|Equal0~2_combout\);

-- Location: LABCELL_X29_Y32_N36
\data|enemy_attack|animate|done_fifteen|counter[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|counter[0]~3_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(0) & ( \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & ( (\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & 
-- (\control|presentstate.idle_m_qa~q\ & ((!\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\) # (!\data|enemy_attack|animate|sixty_hz|Equal0~1_combout\)))) ) ) ) # ( !\data|enemy_attack|animate|done_fifteen|counter\(0) & ( 
-- \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & ( (\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ & (\data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ & \control|presentstate.idle_m_qa~q\)) ) ) ) # ( 
-- \data|enemy_attack|animate|done_fifteen|counter\(0) & ( !\data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & ( (\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & \control|presentstate.idle_m_qa~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000100010000000000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datab => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datae => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	combout => \data|enemy_attack|animate|done_fifteen|counter[0]~3_combout\);

-- Location: FF_X29_Y32_N38
\data|enemy_attack|animate|done_fifteen|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|done_fifteen|counter[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|done_fifteen|counter\(0));

-- Location: FF_X29_Y32_N37
\data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|done_fifteen|counter[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y32_N45
\data|enemy_attack|animate|done_fifteen|counter[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|counter[1]~2_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(1) & ( \data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\ & ( (\data|enemy_attack|done|counter[0]~0_combout\ & 
-- ((!\data|enemy_attack|animate|sixty_hz|Equal0~0_combout\) # ((!\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\) # (!\data|enemy_attack|animate|sixty_hz|Equal0~1_combout\)))) ) ) ) # ( !\data|enemy_attack|animate|done_fifteen|counter\(1) & ( 
-- \data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\ & ( (\data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & (\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ & (\data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ & 
-- \data|enemy_attack|done|counter[0]~0_combout\))) ) ) ) # ( \data|enemy_attack|animate|done_fifteen|counter\(1) & ( !\data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\ & ( \data|enemy_attack|done|counter[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000010000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datac => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datad => \data|enemy_attack|done|ALT_INV_counter[0]~0_combout\,
	datae => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(1),
	dataf => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[0]~DUPLICATE_q\,
	combout => \data|enemy_attack|animate|done_fifteen|counter[1]~2_combout\);

-- Location: FF_X28_Y32_N46
\data|enemy_attack|animate|done_fifteen|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|done_fifteen|counter[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|done_fifteen|counter\(1));

-- Location: LABCELL_X29_Y32_N15
\data|enemy_attack|animate|done_fifteen|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|Equal0~1_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(1) & ( (\data|enemy_attack|animate|done_fifteen|counter[2]~DUPLICATE_q\ & \data|enemy_attack|animate|done_fifteen|counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[2]~DUPLICATE_q\,
	datad => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(1),
	combout => \data|enemy_attack|animate|done_fifteen|Equal0~1_combout\);

-- Location: MLABCELL_X28_Y32_N48
\data|enemy_attack|animate|done_fifteen|counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|counter[3]~0_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(3) & ( \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ & ( (\control|presentstate.idle_m_qa~q\ & 
-- !\data|enemy_attack|animate|done_fifteen|Equal0~1_combout\) ) ) ) # ( !\data|enemy_attack|animate|done_fifteen|counter\(3) & ( \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ & ( (\control|presentstate.idle_m_qa~q\ & 
-- (\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ & (\data|enemy_attack|animate|done_fifteen|Equal0~1_combout\ & \data|enemy_attack|animate|sixty_hz|Equal0~0_combout\))) ) ) ) # ( \data|enemy_attack|animate|done_fifteen|counter\(3) & ( 
-- !\data|enemy_attack|animate|sixty_hz|Equal0~1_combout\ & ( (\control|presentstate.idle_m_qa~q\ & !\data|enemy_attack|animate|done_fifteen|Equal0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datab => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~1_combout\,
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datae => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	combout => \data|enemy_attack|animate|done_fifteen|counter[3]~0_combout\);

-- Location: FF_X28_Y32_N49
\data|enemy_attack|animate|done_fifteen|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|done_fifteen|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|done_fifteen|counter\(3));

-- Location: FF_X28_Y32_N44
\data|enemy_attack|animate|done_fifteen|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|done_fifteen|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|done_fifteen|counter\(2));

-- Location: MLABCELL_X28_Y32_N15
\data|enemy_attack|done|counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[0]~0_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(2) & ( (\control|presentstate.idle_m_qa~q\ & ((!\data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\) # 
-- ((!\data|enemy_attack|animate|done_fifteen|counter\(1)) # (!\data|enemy_attack|animate|done_fifteen|counter\(3))))) ) ) # ( !\data|enemy_attack|animate|done_fifteen|counter\(2) & ( \control|presentstate.idle_m_qa~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111100000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[0]~DUPLICATE_q\,
	datab => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(1),
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(3),
	datad => \control|ALT_INV_presentstate.idle_m_qa~q\,
	dataf => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(2),
	combout => \data|enemy_attack|done|counter[0]~0_combout\);

-- Location: MLABCELL_X28_Y32_N12
\data|enemy_attack|animate|done_fifteen|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|Add0~0_combout\ = (\data|enemy_attack|animate|done_fifteen|counter[0]~DUPLICATE_q\ & \data|enemy_attack|animate|done_fifteen|counter\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[0]~DUPLICATE_q\,
	datab => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(1),
	combout => \data|enemy_attack|animate|done_fifteen|Add0~0_combout\);

-- Location: MLABCELL_X28_Y32_N42
\data|enemy_attack|animate|done_fifteen|counter[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|counter[2]~1_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(2) & ( \data|enemy_attack|animate|done_fifteen|Add0~0_combout\ & ( (\data|enemy_attack|done|counter[0]~0_combout\ & 
-- ((!\data|enemy_attack|animate|sixty_hz|Equal0~0_combout\) # ((!\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\) # (!\data|enemy_attack|animate|sixty_hz|Equal0~1_combout\)))) ) ) ) # ( !\data|enemy_attack|animate|done_fifteen|counter\(2) & ( 
-- \data|enemy_attack|animate|done_fifteen|Add0~0_combout\ & ( (\data|enemy_attack|animate|sixty_hz|Equal0~0_combout\ & (\data|enemy_attack|animate|sixty_hz|Equal0~2_combout\ & (\data|enemy_attack|done|counter[0]~0_combout\ & 
-- \data|enemy_attack|animate|sixty_hz|Equal0~1_combout\))) ) ) ) # ( \data|enemy_attack|animate|done_fifteen|counter\(2) & ( !\data|enemy_attack|animate|done_fifteen|Add0~0_combout\ & ( \data|enemy_attack|done|counter[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000010000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datac => \data|enemy_attack|done|ALT_INV_counter[0]~0_combout\,
	datad => \data|enemy_attack|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datae => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(2),
	dataf => \data|enemy_attack|animate|done_fifteen|ALT_INV_Add0~0_combout\,
	combout => \data|enemy_attack|animate|done_fifteen|counter[2]~1_combout\);

-- Location: FF_X28_Y32_N43
\data|enemy_attack|animate|done_fifteen|counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|animate|done_fifteen|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|animate|done_fifteen|counter[2]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y32_N21
\data|enemy_attack|animate|done_fifteen|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ = ( \data|enemy_attack|animate|done_fifteen|counter\(1) & ( (!\data|enemy_attack|animate|done_fifteen|counter\(0)) # ((!\data|enemy_attack|animate|done_fifteen|counter[2]~DUPLICATE_q\) # 
-- (!\data|enemy_attack|animate|done_fifteen|counter\(3))) ) ) # ( !\data|enemy_attack|animate|done_fifteen|counter\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(0),
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter[2]~DUPLICATE_q\,
	datad => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \data|enemy_attack|animate|done_fifteen|ALT_INV_counter\(1),
	combout => \data|enemy_attack|animate|done_fifteen|Equal0~0_combout\);

-- Location: FF_X29_Y31_N56
\data|enemy_attack|done|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter\(1));

-- Location: LABCELL_X29_Y31_N12
\data|enemy_attack|done|counter[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[0]~2_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\control|presentstate.idle_m_qa~q\ & (((\data|enemy_attack|done|counter\(0))))) # (\control|presentstate.idle_m_qa~q\ & 
-- (!\data|enemy_attack|done|Equal0~0_combout\ & (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ $ (\data|enemy_attack|done|counter\(0))))) ) ) # ( !\control|presentstate.reset_state~q\ & ( (\control|presentstate.idle_m_qa~q\ & 
-- (!\data|enemy_attack|done|Equal0~0_combout\ & (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ $ (\data|enemy_attack|done|counter\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000001000000001000000100000110111000010000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datac => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datad => \data|enemy_attack|done|ALT_INV_counter\(0),
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|enemy_attack|done|counter[0]~2_combout\);

-- Location: FF_X29_Y31_N13
\data|enemy_attack|done|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter\(0));

-- Location: LABCELL_X29_Y31_N54
\data|enemy_attack|done|counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[1]~1_combout\ = ( \data|enemy_attack|done|counter\(1) & ( \data|enemy_attack|done|counter\(0) & ( (!\control|presentstate.idle_m_qa~q\ & (((\control|presentstate.reset_state~q\)))) # (\control|presentstate.idle_m_qa~q\ & 
-- (\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & (!\data|enemy_attack|done|Equal0~0_combout\))) ) ) ) # ( !\data|enemy_attack|done|counter\(1) & ( \data|enemy_attack|done|counter\(0) & ( 
-- (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & (\control|presentstate.idle_m_qa~q\ & !\data|enemy_attack|done|Equal0~0_combout\)) ) ) ) # ( \data|enemy_attack|done|counter\(1) & ( !\data|enemy_attack|done|counter\(0) & ( 
-- (!\control|presentstate.idle_m_qa~q\ & ((\control|presentstate.reset_state~q\))) # (\control|presentstate.idle_m_qa~q\ & (!\data|enemy_attack|done|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100001111110000100000001000000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datac => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|enemy_attack|done|ALT_INV_counter\(1),
	dataf => \data|enemy_attack|done|ALT_INV_counter\(0),
	combout => \data|enemy_attack|done|counter[1]~1_combout\);

-- Location: FF_X29_Y31_N55
\data|enemy_attack|done|counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y31_N18
\data|enemy_attack|done|counter[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[2]~6_combout\ = ( !\control|presentstate.idle_m_qa~q\ & ( ((\data|enemy_attack|done|counter\(2) & (\control|presentstate.reset_state~q\))) ) ) # ( \control|presentstate.idle_m_qa~q\ & ( 
-- (!\data|enemy_attack|done|Equal0~0_combout\ & (!\data|enemy_attack|done|counter\(2) $ (((!\data|enemy_attack|done|counter\(0)) # ((!\data|enemy_attack|done|counter\(1)) # (\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001100000011001000100010001000000011000000110010100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datab => \data|enemy_attack|done|ALT_INV_counter\(2),
	datac => \data|enemy_attack|done|ALT_INV_counter\(0),
	datad => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.idle_m_qa~q\,
	dataf => \data|enemy_attack|done|ALT_INV_counter\(1),
	datag => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|enemy_attack|done|counter[2]~6_combout\);

-- Location: FF_X29_Y31_N19
\data|enemy_attack|done|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter\(2));

-- Location: LABCELL_X29_Y31_N15
\data|enemy_attack|done|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|Add0~0_combout\ = ( \data|enemy_attack|done|counter\(1) & ( (\data|enemy_attack|done|counter\(0) & \data|enemy_attack|done|counter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|done|ALT_INV_counter\(0),
	datad => \data|enemy_attack|done|ALT_INV_counter\(2),
	dataf => \data|enemy_attack|done|ALT_INV_counter\(1),
	combout => \data|enemy_attack|done|Add0~0_combout\);

-- Location: LABCELL_X29_Y31_N57
\data|enemy_attack|done|counter[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[3]~3_combout\ = ( \data|enemy_attack|done|counter\(3) & ( \data|enemy_attack|done|Add0~0_combout\ & ( (!\control|presentstate.idle_m_qa~q\ & (((\control|presentstate.reset_state~q\)))) # (\control|presentstate.idle_m_qa~q\ 
-- & (\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & ((!\data|enemy_attack|done|Equal0~0_combout\)))) ) ) ) # ( !\data|enemy_attack|done|counter\(3) & ( \data|enemy_attack|done|Add0~0_combout\ & ( 
-- (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & (\control|presentstate.idle_m_qa~q\ & !\data|enemy_attack|done|Equal0~0_combout\)) ) ) ) # ( \data|enemy_attack|done|counter\(3) & ( !\data|enemy_attack|done|Add0~0_combout\ & ( 
-- (!\control|presentstate.idle_m_qa~q\ & (\control|presentstate.reset_state~q\)) # (\control|presentstate.idle_m_qa~q\ & ((!\data|enemy_attack|done|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111110000110000100010000000000001110100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datae => \data|enemy_attack|done|ALT_INV_counter\(3),
	dataf => \data|enemy_attack|done|ALT_INV_Add0~0_combout\,
	combout => \data|enemy_attack|done|counter[3]~3_combout\);

-- Location: FF_X29_Y31_N58
\data|enemy_attack|done|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter\(3));

-- Location: LABCELL_X29_Y32_N33
\data|enemy_attack|done|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|Add0~1_combout\ = ( \data|enemy_attack|done|counter\(2) & ( (\data|enemy_attack|done|counter\(3) & (\data|enemy_attack|done|counter\(0) & \data|enemy_attack|done|counter[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|done|ALT_INV_counter\(3),
	datac => \data|enemy_attack|done|ALT_INV_counter\(0),
	datad => \data|enemy_attack|done|ALT_INV_counter[1]~DUPLICATE_q\,
	dataf => \data|enemy_attack|done|ALT_INV_counter\(2),
	combout => \data|enemy_attack|done|Add0~1_combout\);

-- Location: LABCELL_X29_Y32_N54
\data|enemy_attack|done|counter[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[4]~4_combout\ = ( \data|enemy_attack|done|counter\(4) & ( \data|enemy_attack|done|Add0~1_combout\ & ( (!\control|presentstate.idle_m_qa~q\ & (((\control|presentstate.reset_state~q\)))) # (\control|presentstate.idle_m_qa~q\ 
-- & (!\data|enemy_attack|done|Equal0~0_combout\ & ((\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\)))) ) ) ) # ( !\data|enemy_attack|done|counter\(4) & ( \data|enemy_attack|done|Add0~1_combout\ & ( (!\data|enemy_attack|done|Equal0~0_combout\ & 
-- (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & \control|presentstate.idle_m_qa~q\)) ) ) ) # ( \data|enemy_attack|done|counter\(4) & ( !\data|enemy_attack|done|Add0~1_combout\ & ( (!\control|presentstate.idle_m_qa~q\ & 
-- ((\control|presentstate.reset_state~q\))) # (\control|presentstate.idle_m_qa~q\ & (!\data|enemy_attack|done|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100111010101000000000101000000011001100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datae => \data|enemy_attack|done|ALT_INV_counter\(4),
	dataf => \data|enemy_attack|done|ALT_INV_Add0~1_combout\,
	combout => \data|enemy_attack|done|counter[4]~4_combout\);

-- Location: FF_X29_Y32_N56
\data|enemy_attack|done|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter\(4));

-- Location: LABCELL_X29_Y32_N12
\data|enemy_attack|done|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|Add0~2_combout\ = ( \data|enemy_attack|done|counter\(2) & ( (\data|enemy_attack|done|counter\(4) & (\data|enemy_attack|done|counter\(3) & (\data|enemy_attack|done|counter[1]~DUPLICATE_q\ & \data|enemy_attack|done|counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|done|ALT_INV_counter\(4),
	datab => \data|enemy_attack|done|ALT_INV_counter\(3),
	datac => \data|enemy_attack|done|ALT_INV_counter[1]~DUPLICATE_q\,
	datad => \data|enemy_attack|done|ALT_INV_counter\(0),
	dataf => \data|enemy_attack|done|ALT_INV_counter\(2),
	combout => \data|enemy_attack|done|Add0~2_combout\);

-- Location: LABCELL_X29_Y32_N57
\data|enemy_attack|done|counter[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|counter[5]~5_combout\ = ( \data|enemy_attack|done|counter\(5) & ( \data|enemy_attack|done|Add0~2_combout\ & ( (!\control|presentstate.idle_m_qa~q\ & (((\control|presentstate.reset_state~q\)))) # (\control|presentstate.idle_m_qa~q\ 
-- & (!\data|enemy_attack|done|Equal0~0_combout\ & ((\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\)))) ) ) ) # ( !\data|enemy_attack|done|counter\(5) & ( \data|enemy_attack|done|Add0~2_combout\ & ( (!\data|enemy_attack|done|Equal0~0_combout\ & 
-- (\control|presentstate.idle_m_qa~q\ & !\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\)) ) ) ) # ( \data|enemy_attack|done|counter\(5) & ( !\data|enemy_attack|done|Add0~2_combout\ & ( (!\control|presentstate.idle_m_qa~q\ & 
-- ((\control|presentstate.reset_state~q\))) # (\control|presentstate.idle_m_qa~q\ & (!\data|enemy_attack|done|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001110100011101000001010000000000011000000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datad => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datae => \data|enemy_attack|done|ALT_INV_counter\(5),
	dataf => \data|enemy_attack|done|ALT_INV_Add0~2_combout\,
	combout => \data|enemy_attack|done|counter[5]~5_combout\);

-- Location: FF_X29_Y32_N59
\data|enemy_attack|done|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|done|counter[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|done|counter\(5));

-- Location: LABCELL_X29_Y32_N0
\data|enemy_attack|done|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|done|Equal0~0_combout\ = ( !\data|enemy_attack|done|counter\(3) & ( !\data|enemy_attack|done|counter\(2) & ( (\data|enemy_attack|done|counter[1]~DUPLICATE_q\ & (\data|enemy_attack|done|counter\(5) & (\data|enemy_attack|done|counter\(4) 
-- & !\data|enemy_attack|done|counter\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|done|ALT_INV_counter[1]~DUPLICATE_q\,
	datab => \data|enemy_attack|done|ALT_INV_counter\(5),
	datac => \data|enemy_attack|done|ALT_INV_counter\(4),
	datad => \data|enemy_attack|done|ALT_INV_counter\(0),
	datae => \data|enemy_attack|done|ALT_INV_counter\(3),
	dataf => \data|enemy_attack|done|ALT_INV_counter\(2),
	combout => \data|enemy_attack|done|Equal0~0_combout\);

-- Location: MLABCELL_X15_Y31_N36
\control|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector18~0_combout\ = ( \control|presentstate.erase_meowth_qa~q\ & ( \control|presentstate.idle_m_qa~q\ & ( (!\data|enemy_attack|draw_meowth|done~combout\) # ((!\data|enemy_attack|done|Equal0~0_combout\ & 
-- (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & !\data|pika_damage|d_calc|game_over~q\))) ) ) ) # ( !\control|presentstate.erase_meowth_qa~q\ & ( \control|presentstate.idle_m_qa~q\ & ( (!\data|enemy_attack|done|Equal0~0_combout\ & 
-- (!\data|enemy_attack|animate|done_fifteen|Equal0~0_combout\ & !\data|pika_damage|d_calc|game_over~q\)) ) ) ) # ( \control|presentstate.erase_meowth_qa~q\ & ( !\control|presentstate.idle_m_qa~q\ & ( !\data|enemy_attack|draw_meowth|done~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110010100000000000001110110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	datab => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	datac => \data|enemy_attack|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datad => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	datae => \control|ALT_INV_presentstate.erase_meowth_qa~q\,
	dataf => \control|ALT_INV_presentstate.idle_m_qa~q\,
	combout => \control|Selector18~0_combout\);

-- Location: FF_X15_Y31_N38
\control|presentstate.erase_meowth_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector18~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.erase_meowth_qa~q\);

-- Location: LABCELL_X23_Y33_N30
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~21_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~22\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~21_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~22\);

-- Location: FF_X23_Y33_N31
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~21_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0));

-- Location: LABCELL_X23_Y33_N33
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~17_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~22\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~18\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~22\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~17_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~18\);

-- Location: FF_X23_Y33_N35
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~17_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1));

-- Location: LABCELL_X23_Y33_N36
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~13_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~18\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~14\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~18\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~13_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~14\);

-- Location: FF_X23_Y33_N37
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~13_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2));

-- Location: LABCELL_X23_Y33_N39
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~9_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~14\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~10\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~14\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~9_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~10\);

-- Location: FF_X23_Y33_N41
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~9_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(3));

-- Location: LABCELL_X23_Y33_N42
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~33_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~10\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~34\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~10\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~33_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~34\);

-- Location: FF_X23_Y33_N44
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~33_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4));

-- Location: LABCELL_X23_Y33_N45
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~5_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~34\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~6\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~34\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~5_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~6\);

-- Location: FF_X23_Y33_N47
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~5_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5));

-- Location: LABCELL_X23_Y33_N48
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~1_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~6\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~2\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~6\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~1_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~2\);

-- Location: FF_X23_Y33_N50
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~1_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(6));

-- Location: LABCELL_X23_Y33_N12
\data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2) & ( !\data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1) & ( (!\data|enemy_attack|draw_meowth|testCountX_Y|out_x\(6) & 
-- (\data|enemy_attack|draw_meowth|testCountX_Y|out_x\(3) & (!\data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0) & \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(6),
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(3),
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(0),
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(5),
	datae => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(2),
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(1),
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X23_Y33_N51
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~29_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~2\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~30\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~2\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~29_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~30\);

-- Location: FF_X23_Y33_N53
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~29_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(7));

-- Location: LABCELL_X23_Y33_N54
\data|enemy_attack|draw_meowth|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add1~25_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~30\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~25_sumout\);

-- Location: FF_X23_Y33_N55
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~25_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(8));

-- Location: LABCELL_X23_Y33_N6
\data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\ = ( !\data|enemy_attack|draw_meowth|testCountX_Y|out_x\(8) & ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4) & ( !\data|enemy_attack|draw_meowth|testCountX_Y|out_x\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(7),
	datae => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(4),
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\);

-- Location: MLABCELL_X15_Y31_N18
\control|presentstate~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|presentstate~64_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\ & ( \data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\ & ( (\KEY[0]~input_o\ & (\data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\ 
-- & (\control|presentstate.erase_meowth_qa~q\ & \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \control|ALT_INV_presentstate.erase_meowth_qa~q\,
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datae => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~0_combout\,
	combout => \control|presentstate~64_combout\);

-- Location: FF_X15_Y31_N20
\control|presentstate.m_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|presentstate~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.m_qa~q\);

-- Location: MLABCELL_X15_Y31_N57
\control|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector16~0_combout\ = ( \control|presentstate.m_qa~q\ ) # ( !\control|presentstate.m_qa~q\ & ( (!\data|enemy_attack|draw_meowth|done~combout\ & (((\control|presentstate.battle_idle~q\ & \data|attack_one|done|Equal0~0_combout\)) # 
-- (\control|presentstate.draw_meowth_qa~q\))) # (\data|enemy_attack|draw_meowth|done~combout\ & (((\control|presentstate.battle_idle~q\ & \data|attack_one|done|Equal0~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000101111001000100010111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	datab => \control|ALT_INV_presentstate.draw_meowth_qa~q\,
	datac => \control|ALT_INV_presentstate.battle_idle~q\,
	datad => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	dataf => \control|ALT_INV_presentstate.m_qa~q\,
	combout => \control|Selector16~0_combout\);

-- Location: FF_X15_Y31_N59
\control|presentstate.draw_meowth_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector16~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_meowth_qa~q\);

-- Location: MLABCELL_X15_Y31_N54
\control|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector17~0_combout\ = ( \data|pika_damage|d_calc|game_over~q\ & ( (\data|enemy_attack|draw_meowth|done~combout\ & \control|presentstate.draw_meowth_qa~q\) ) ) # ( !\data|pika_damage|d_calc|game_over~q\ & ( 
-- (!\data|enemy_attack|draw_meowth|done~combout\ & (((\data|enemy_attack|done|counter[0]~0_combout\ & !\data|enemy_attack|done|Equal0~0_combout\)))) # (\data|enemy_attack|draw_meowth|done~combout\ & (((\data|enemy_attack|done|counter[0]~0_combout\ & 
-- !\data|enemy_attack|done|Equal0~0_combout\)) # (\control|presentstate.draw_meowth_qa~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100010001000111110001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	datab => \control|ALT_INV_presentstate.draw_meowth_qa~q\,
	datac => \data|enemy_attack|done|ALT_INV_counter[0]~0_combout\,
	datad => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	dataf => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	combout => \control|Selector17~0_combout\);

-- Location: FF_X15_Y31_N56
\control|presentstate.idle_m_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector17~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_m_qa~q\);

-- Location: LABCELL_X16_Y34_N3
\control|presentstate~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|presentstate~65_combout\ = ( \data|enemy_attack|done|Equal0~0_combout\ & ( (\control|presentstate.idle_m_qa~q\ & (!\data|pika_damage|d_calc|game_over~q\ & \KEY[0]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datac => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \data|enemy_attack|done|ALT_INV_Equal0~0_combout\,
	combout => \control|presentstate~65_combout\);

-- Location: FF_X16_Y34_N5
\control|presentstate.calculate_dmg_m\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|presentstate~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.calculate_dmg_m~q\);

-- Location: LABCELL_X11_Y35_N54
\data|meowth_damage|d_calc|DMG_dealt~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~8_combout\ = ( !\data|meowth_damage|HP|current_HP\(1) & ( !\data|meowth_damage|d_calc|always0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	dataf => \data|meowth_damage|HP|ALT_INV_current_HP\(1),
	combout => \data|meowth_damage|d_calc|DMG_dealt~8_combout\);

-- Location: LABCELL_X13_Y35_N3
\data|meowth_damage|d_calc|DMG_dealt[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\ = (!\control|presentstate.reset_state~q\) # (\control|presentstate.calculate_dmg_m~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.calculate_dmg_m~q\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\);

-- Location: FF_X11_Y35_N56
\data|meowth_damage|d_calc|DMG_dealt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~8_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(1));

-- Location: LABCELL_X11_Y35_N24
\data|meowth_damage|HP|current_HP[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[1]~feeder_combout\ = \data|meowth_damage|d_calc|DMG_dealt\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(1),
	combout => \data|meowth_damage|HP|current_HP[1]~feeder_combout\);

-- Location: FF_X13_Y31_N35
\control|presentstate.update_HP_m\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|presentstate.calculate_dmg_m~q\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.update_HP_m~q\);

-- Location: LABCELL_X12_Y33_N39
\data|meowth_damage|HP|current_HP[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[5]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( \control|presentstate.update_HP_m~q\ ) ) # ( !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.update_HP_m~q\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|meowth_damage|HP|current_HP[5]~0_combout\);

-- Location: FF_X11_Y35_N25
\data|meowth_damage|HP|current_HP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[1]~feeder_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(1));

-- Location: LABCELL_X11_Y35_N30
\data|meowth_damage|d_calc|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~25_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(2) ) + ( \data|meowth_damage|HP|current_HP\(1) ) + ( !VCC ))
-- \data|meowth_damage|d_calc|Add0~26\ = CARRY(( \data|meowth_damage|HP|current_HP\(2) ) + ( \data|meowth_damage|HP|current_HP\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|HP|ALT_INV_current_HP\(1),
	datac => \data|meowth_damage|HP|ALT_INV_current_HP\(2),
	cin => GND,
	sumout => \data|meowth_damage|d_calc|Add0~25_sumout\,
	cout => \data|meowth_damage|d_calc|Add0~26\);

-- Location: LABCELL_X10_Y35_N15
\data|meowth_damage|d_calc|DMG_dealt~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~7_combout\ = ( \data|meowth_damage|d_calc|always0~0_combout\ & ( (!\control|presentstate.reset_state~q\ & \data|meowth_damage|d_calc|Add0~25_sumout\) ) ) # ( !\data|meowth_damage|d_calc|always0~0_combout\ & ( 
-- (\control|presentstate.reset_state~q\ & \data|meowth_damage|d_calc|Add0~25_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|meowth_damage|d_calc|ALT_INV_Add0~25_sumout\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~7_combout\);

-- Location: FF_X10_Y35_N16
\data|meowth_damage|d_calc|DMG_dealt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~7_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(2));

-- Location: LABCELL_X11_Y35_N27
\data|meowth_damage|HP|current_HP[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[2]~feeder_combout\ = ( \data|meowth_damage|d_calc|DMG_dealt\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(2),
	combout => \data|meowth_damage|HP|current_HP[2]~feeder_combout\);

-- Location: FF_X11_Y35_N29
\data|meowth_damage|HP|current_HP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[2]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(2));

-- Location: LABCELL_X11_Y35_N33
\data|meowth_damage|d_calc|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~21_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(3) ) + ( GND ) + ( \data|meowth_damage|d_calc|Add0~26\ ))
-- \data|meowth_damage|d_calc|Add0~22\ = CARRY(( \data|meowth_damage|HP|current_HP\(3) ) + ( GND ) + ( \data|meowth_damage|d_calc|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|HP|ALT_INV_current_HP\(3),
	cin => \data|meowth_damage|d_calc|Add0~26\,
	sumout => \data|meowth_damage|d_calc|Add0~21_sumout\,
	cout => \data|meowth_damage|d_calc|Add0~22\);

-- Location: LABCELL_X13_Y35_N57
\data|meowth_damage|d_calc|DMG_dealt~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~6_combout\ = ( !\control|presentstate.reset_state~q\ & ( \data|meowth_damage|d_calc|always0~0_combout\ & ( \data|meowth_damage|d_calc|Add0~21_sumout\ ) ) ) # ( \control|presentstate.reset_state~q\ & ( 
-- !\data|meowth_damage|d_calc|always0~0_combout\ & ( \data|meowth_damage|d_calc|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_calc|ALT_INV_Add0~21_sumout\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~6_combout\);

-- Location: FF_X13_Y35_N58
\data|meowth_damage|d_calc|DMG_dealt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~6_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(3));

-- Location: LABCELL_X11_Y35_N15
\data|meowth_damage|HP|current_HP[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[3]~feeder_combout\ = \data|meowth_damage|d_calc|DMG_dealt\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(3),
	combout => \data|meowth_damage|HP|current_HP[3]~feeder_combout\);

-- Location: FF_X11_Y35_N17
\data|meowth_damage|HP|current_HP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[3]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(3));

-- Location: LABCELL_X11_Y35_N36
\data|meowth_damage|d_calc|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~17_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(4) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~22\ ))
-- \data|meowth_damage|d_calc|Add0~18\ = CARRY(( \data|meowth_damage|HP|current_HP\(4) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|HP|ALT_INV_current_HP\(4),
	cin => \data|meowth_damage|d_calc|Add0~22\,
	sumout => \data|meowth_damage|d_calc|Add0~17_sumout\,
	cout => \data|meowth_damage|d_calc|Add0~18\);

-- Location: LABCELL_X11_Y35_N57
\data|meowth_damage|d_calc|DMG_dealt~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~5_combout\ = ( !\data|meowth_damage|d_calc|always0~0_combout\ & ( \data|meowth_damage|d_calc|Add0~17_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_calc|ALT_INV_Add0~17_sumout\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~5_combout\);

-- Location: FF_X11_Y35_N58
\data|meowth_damage|d_calc|DMG_dealt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~5_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(4));

-- Location: LABCELL_X11_Y35_N12
\data|meowth_damage|HP|current_HP[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[4]~feeder_combout\ = ( \data|meowth_damage|d_calc|DMG_dealt\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(4),
	combout => \data|meowth_damage|HP|current_HP[4]~feeder_combout\);

-- Location: FF_X11_Y35_N14
\data|meowth_damage|HP|current_HP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[4]~feeder_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(4));

-- Location: LABCELL_X11_Y35_N39
\data|meowth_damage|d_calc|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~13_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(5) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~18\ ))
-- \data|meowth_damage|d_calc|Add0~14\ = CARRY(( \data|meowth_damage|HP|current_HP\(5) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|HP|ALT_INV_current_HP\(5),
	cin => \data|meowth_damage|d_calc|Add0~18\,
	sumout => \data|meowth_damage|d_calc|Add0~13_sumout\,
	cout => \data|meowth_damage|d_calc|Add0~14\);

-- Location: LABCELL_X10_Y35_N18
\data|meowth_damage|d_calc|DMG_dealt~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~4_combout\ = ( \data|meowth_damage|d_calc|always0~0_combout\ & ( (\data|meowth_damage|d_calc|Add0~13_sumout\ & !\control|presentstate.reset_state~q\) ) ) # ( !\data|meowth_damage|d_calc|always0~0_combout\ & ( 
-- (\data|meowth_damage|d_calc|Add0~13_sumout\ & \control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_calc|ALT_INV_Add0~13_sumout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~4_combout\);

-- Location: FF_X10_Y35_N19
\data|meowth_damage|d_calc|DMG_dealt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~4_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(5));

-- Location: LABCELL_X11_Y35_N0
\data|meowth_damage|HP|current_HP[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[5]~feeder_combout\ = \data|meowth_damage|d_calc|DMG_dealt\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(5),
	combout => \data|meowth_damage|HP|current_HP[5]~feeder_combout\);

-- Location: FF_X11_Y35_N2
\data|meowth_damage|HP|current_HP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[5]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(5));

-- Location: LABCELL_X11_Y35_N42
\data|meowth_damage|d_calc|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~9_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(6) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~14\ ))
-- \data|meowth_damage|d_calc|Add0~10\ = CARRY(( \data|meowth_damage|HP|current_HP\(6) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|HP|ALT_INV_current_HP\(6),
	cin => \data|meowth_damage|d_calc|Add0~14\,
	sumout => \data|meowth_damage|d_calc|Add0~9_sumout\,
	cout => \data|meowth_damage|d_calc|Add0~10\);

-- Location: LABCELL_X10_Y35_N24
\data|meowth_damage|d_calc|DMG_dealt~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~3_combout\ = ( !\data|meowth_damage|d_calc|always0~0_combout\ & ( \data|meowth_damage|d_calc|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|d_calc|ALT_INV_Add0~9_sumout\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~3_combout\);

-- Location: FF_X10_Y35_N25
\data|meowth_damage|d_calc|DMG_dealt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~3_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(6));

-- Location: LABCELL_X11_Y35_N9
\data|meowth_damage|HP|current_HP[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[6]~feeder_combout\ = ( \data|meowth_damage|d_calc|DMG_dealt\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(6),
	combout => \data|meowth_damage|HP|current_HP[6]~feeder_combout\);

-- Location: FF_X11_Y35_N11
\data|meowth_damage|HP|current_HP[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[6]~feeder_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(6));

-- Location: LABCELL_X11_Y35_N45
\data|meowth_damage|d_calc|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~5_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(7) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~10\ ))
-- \data|meowth_damage|d_calc|Add0~6\ = CARRY(( \data|meowth_damage|HP|current_HP\(7) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|HP|ALT_INV_current_HP\(7),
	cin => \data|meowth_damage|d_calc|Add0~10\,
	sumout => \data|meowth_damage|d_calc|Add0~5_sumout\,
	cout => \data|meowth_damage|d_calc|Add0~6\);

-- Location: LABCELL_X10_Y35_N3
\data|meowth_damage|d_calc|DMG_dealt~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~2_combout\ = ( \data|meowth_damage|d_calc|always0~0_combout\ & ( (\data|meowth_damage|d_calc|Add0~5_sumout\ & !\control|presentstate.reset_state~q\) ) ) # ( !\data|meowth_damage|d_calc|always0~0_combout\ & ( 
-- (\data|meowth_damage|d_calc|Add0~5_sumout\ & \control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_calc|ALT_INV_Add0~5_sumout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~2_combout\);

-- Location: FF_X10_Y35_N4
\data|meowth_damage|d_calc|DMG_dealt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~2_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(7));

-- Location: LABCELL_X11_Y35_N6
\data|meowth_damage|HP|current_HP[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[7]~feeder_combout\ = \data|meowth_damage|d_calc|DMG_dealt\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(7),
	combout => \data|meowth_damage|HP|current_HP[7]~feeder_combout\);

-- Location: FF_X11_Y35_N8
\data|meowth_damage|HP|current_HP[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[7]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(7));

-- Location: LABCELL_X11_Y35_N48
\data|meowth_damage|d_calc|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|Add0~1_sumout\ = SUM(( \data|meowth_damage|HP|current_HP\(8) ) + ( VCC ) + ( \data|meowth_damage|d_calc|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|HP|ALT_INV_current_HP\(8),
	cin => \data|meowth_damage|d_calc|Add0~6\,
	sumout => \data|meowth_damage|d_calc|Add0~1_sumout\);

-- Location: LABCELL_X10_Y35_N57
\data|meowth_damage|d_calc|DMG_dealt~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|DMG_dealt~0_combout\ = ( \data|meowth_damage|d_calc|Add0~1_sumout\ & ( \data|meowth_damage|d_calc|always0~0_combout\ & ( !\control|presentstate.reset_state~q\ ) ) ) # ( \data|meowth_damage|d_calc|Add0~1_sumout\ & ( 
-- !\data|meowth_damage|d_calc|always0~0_combout\ & ( \control|presentstate.reset_state~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|meowth_damage|d_calc|ALT_INV_Add0~1_sumout\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|DMG_dealt~0_combout\);

-- Location: FF_X10_Y35_N58
\data|meowth_damage|d_calc|DMG_dealt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~0_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt\(8));

-- Location: LABCELL_X11_Y35_N3
\data|meowth_damage|HP|current_HP[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|HP|current_HP[8]~feeder_combout\ = \data|meowth_damage|d_calc|DMG_dealt\(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(8),
	combout => \data|meowth_damage|HP|current_HP[8]~feeder_combout\);

-- Location: FF_X11_Y35_N5
\data|meowth_damage|HP|current_HP[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|HP|current_HP[8]~feeder_combout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|HP|current_HP[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|HP|current_HP\(8));

-- Location: LABCELL_X11_Y35_N18
\data|meowth_damage|d_calc|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|always0~0_combout\ = ( !\data|meowth_damage|HP|current_HP\(8) & ( !\data|meowth_damage|HP|current_HP\(7) & ( (!\data|meowth_damage|HP|current_HP\(5) & (!\data|meowth_damage|HP|current_HP\(4) & 
-- (\control|presentstate.calculate_dmg_m~q\ & !\data|meowth_damage|HP|current_HP\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|HP|ALT_INV_current_HP\(5),
	datab => \data|meowth_damage|HP|ALT_INV_current_HP\(4),
	datac => \control|ALT_INV_presentstate.calculate_dmg_m~q\,
	datad => \data|meowth_damage|HP|ALT_INV_current_HP\(6),
	datae => \data|meowth_damage|HP|ALT_INV_current_HP\(8),
	dataf => \data|meowth_damage|HP|ALT_INV_current_HP\(7),
	combout => \data|meowth_damage|d_calc|always0~0_combout\);

-- Location: LABCELL_X13_Y35_N0
\data|meowth_damage|d_calc|game_over~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_calc|game_over~0_combout\ = ( \data|meowth_damage|d_calc|always0~0_combout\ ) # ( !\data|meowth_damage|d_calc|always0~0_combout\ & ( (!\control|presentstate.calculate_dmg_m~q\ & \data|meowth_damage|d_calc|game_over~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.calculate_dmg_m~q\,
	datad => \data|meowth_damage|d_calc|ALT_INV_game_over~q\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_always0~0_combout\,
	combout => \data|meowth_damage|d_calc|game_over~0_combout\);

-- Location: FF_X13_Y35_N1
\data|meowth_damage|d_calc|game_over\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|game_over~0_combout\,
	sclr => \control|ALT_INV_presentstate.reset_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|game_over~q\);

-- Location: LABCELL_X22_Y32_N15
\control|presentstate~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|presentstate~63_combout\ = ( \data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & ( \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ & ( (\control|presentstate.erase_pikachu_qa~q\ & 
-- (\data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\ & (\data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\ & \KEY[0]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_pikachu_qa~q\,
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|presentstate~63_combout\);

-- Location: FF_X22_Y32_N17
\control|presentstate.p_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|presentstate~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.p_qa~q\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X12_Y34_N36
\control|Selector41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector41~2_combout\ = ( \data|team_menu|testCountX_Y|out_y\(6) & ( !\data|team_menu|testCountX_Y|out_y\(7) & ( (\data|team_menu|testCountX_Y|Equal1~1_combout\ & (\data|team_menu|testCountX_Y|always0~0_combout\ & 
-- (\control|presentstate.draw_team~q\ & \data|team_menu|testCountX_Y|Equal1~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \data|team_menu|testCountX_Y|ALT_INV_always0~0_combout\,
	datac => \control|ALT_INV_presentstate.draw_team~q\,
	datad => \data|team_menu|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datae => \data|team_menu|testCountX_Y|ALT_INV_out_y\(6),
	dataf => \data|team_menu|testCountX_Y|ALT_INV_out_y\(7),
	combout => \control|Selector41~2_combout\);

-- Location: MLABCELL_X15_Y33_N0
\data|meowth_damage|white|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~21_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_damage|white|testCountX_Y|Add0~22\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~21_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~22\);

-- Location: MLABCELL_X15_Y33_N9
\data|meowth_damage|white|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~9_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~14\ ))
-- \data|meowth_damage|white|testCountX_Y|Add0~10\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~14\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~9_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~10\);

-- Location: MLABCELL_X15_Y33_N12
\data|meowth_damage|white|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~5_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~10\ ))
-- \data|meowth_damage|white|testCountX_Y|Add0~6\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~10\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~5_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~6\);

-- Location: FF_X15_Y33_N13
\data|meowth_damage|white|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~5_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(4));

-- Location: MLABCELL_X15_Y33_N15
\data|meowth_damage|white|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~1_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~6\ ))
-- \data|meowth_damage|white|testCountX_Y|Add0~2\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~6\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~1_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~2\);

-- Location: FF_X15_Y33_N17
\data|meowth_damage|white|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~1_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(5));

-- Location: MLABCELL_X15_Y33_N18
\data|meowth_damage|white|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~29_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~2\ ))
-- \data|meowth_damage|white|testCountX_Y|Add0~30\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~2\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~29_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~30\);

-- Location: FF_X15_Y33_N20
\data|meowth_damage|white|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~29_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(6));

-- Location: MLABCELL_X15_Y33_N21
\data|meowth_damage|white|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~25_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~30\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~25_sumout\);

-- Location: FF_X15_Y33_N23
\data|meowth_damage|white|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~25_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(7));

-- Location: MLABCELL_X15_Y33_N24
\data|meowth_damage|white|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Equal0~0_combout\ = ( !\data|meowth_damage|white|testCountX_Y|out_y\(7) & ( !\data|meowth_damage|white|testCountX_Y|out_y\(6) & ( (!\data|meowth_damage|white|testCountX_Y|out_y\(0) & 
-- (\data|meowth_damage|white|testCountX_Y|out_y\(2) & !\data|meowth_damage|white|testCountX_Y|out_y\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(0),
	datab => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(2),
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(1),
	datae => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(7),
	dataf => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|meowth_damage|white|Equal0~0_combout\);

-- Location: FF_X15_Y33_N14
\data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~5_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y30_N24
\control|presentstate~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|presentstate~61_combout\ = ( \control|presentstate.erase_HP_pikachu~q\ & ( \KEY[0]~input_o\ & ( (!\data|meowth_damage|white|testCountX_Y|out_y\(5) & (\data|meowth_damage|white|testCountX_Y|out_y\(3) & 
-- (!\data|meowth_damage|white|testCountX_Y|out_y\(4) & \data|meowth_damage|white|Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	datab => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(4),
	datad => \data|meowth_damage|white|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.erase_HP_pikachu~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \control|presentstate~61_combout\);

-- Location: FF_X12_Y30_N26
\control|presentstate.decrement_HP_pos_m\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|presentstate~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.decrement_HP_pos_m~q\);

-- Location: FF_X10_Y35_N17
\data|meowth_damage|d_calc|DMG_dealt[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~7_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt[2]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y35_N30
\data|meowth_damage|d_control|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~29_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt\(1) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_damage|d_control|Add1~30\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(1),
	cin => GND,
	sumout => \data|meowth_damage|d_control|Add1~29_sumout\,
	cout => \data|meowth_damage|d_control|Add1~30\);

-- Location: LABCELL_X10_Y35_N33
\data|meowth_damage|d_control|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~25_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt[2]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~30\ ))
-- \data|meowth_damage|d_control|Add1~26\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt[2]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[2]~DUPLICATE_q\,
	cin => \data|meowth_damage|d_control|Add1~30\,
	sumout => \data|meowth_damage|d_control|Add1~25_sumout\,
	cout => \data|meowth_damage|d_control|Add1~26\);

-- Location: LABCELL_X10_Y35_N36
\data|meowth_damage|d_control|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~21_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt\(3) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~26\ ))
-- \data|meowth_damage|d_control|Add1~22\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt\(3) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(3),
	cin => \data|meowth_damage|d_control|Add1~26\,
	sumout => \data|meowth_damage|d_control|Add1~21_sumout\,
	cout => \data|meowth_damage|d_control|Add1~22\);

-- Location: LABCELL_X10_Y35_N39
\data|meowth_damage|d_control|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~17_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt\(4) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~22\ ))
-- \data|meowth_damage|d_control|Add1~18\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt\(4) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt\(4),
	cin => \data|meowth_damage|d_control|Add1~22\,
	sumout => \data|meowth_damage|d_control|Add1~17_sumout\,
	cout => \data|meowth_damage|d_control|Add1~18\);

-- Location: LABCELL_X9_Y34_N0
\data|meowth_damage|d_control|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~13_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_damage|d_control|Add0~14\ = CARRY(( \data|meowth_damage|d_control|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|meowth_damage|d_control|Add0~13_sumout\,
	cout => \data|meowth_damage|d_control|Add0~14\);

-- Location: FF_X10_Y35_N20
\data|meowth_damage|d_calc|DMG_dealt[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~4_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt[5]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y35_N42
\data|meowth_damage|d_control|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~13_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt[5]~DUPLICATE_q\ ) + ( GND ) + ( \data|meowth_damage|d_control|Add1~18\ ))
-- \data|meowth_damage|d_control|Add1~14\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt[5]~DUPLICATE_q\ ) + ( GND ) + ( \data|meowth_damage|d_control|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[5]~DUPLICATE_q\,
	cin => \data|meowth_damage|d_control|Add1~18\,
	sumout => \data|meowth_damage|d_control|Add1~13_sumout\,
	cout => \data|meowth_damage|d_control|Add1~14\);

-- Location: FF_X9_Y34_N17
\data|meowth_damage|d_control|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~33_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(5));

-- Location: LABCELL_X9_Y34_N9
\data|meowth_damage|d_control|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~25_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(3) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~22\ ))
-- \data|meowth_damage|d_control|Add0~26\ = CARRY(( \data|meowth_damage|d_control|out_x\(3) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(3),
	cin => \data|meowth_damage|d_control|Add0~22\,
	sumout => \data|meowth_damage|d_control|Add0~25_sumout\,
	cout => \data|meowth_damage|d_control|Add0~26\);

-- Location: LABCELL_X9_Y34_N12
\data|meowth_damage|d_control|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~29_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(4) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~26\ ))
-- \data|meowth_damage|d_control|Add0~30\ = CARRY(( \data|meowth_damage|d_control|out_x\(4) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(4),
	cin => \data|meowth_damage|d_control|Add0~26\,
	sumout => \data|meowth_damage|d_control|Add0~29_sumout\,
	cout => \data|meowth_damage|d_control|Add0~30\);

-- Location: FF_X9_Y34_N13
\data|meowth_damage|d_control|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~29_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(4));

-- Location: LABCELL_X9_Y34_N15
\data|meowth_damage|d_control|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~33_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(5) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~30\ ))
-- \data|meowth_damage|d_control|Add0~34\ = CARRY(( \data|meowth_damage|d_control|out_x\(5) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(5),
	cin => \data|meowth_damage|d_control|Add0~30\,
	sumout => \data|meowth_damage|d_control|Add0~33_sumout\,
	cout => \data|meowth_damage|d_control|Add0~34\);

-- Location: FF_X9_Y34_N16
\data|meowth_damage|d_control|out_x[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~33_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y34_N54
\data|meowth_damage|d_control|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~2_combout\ = ( \data|meowth_damage|d_control|Add1~25_sumout\ & ( (\data|meowth_damage|d_control|out_x\(2) & ((!\data|meowth_damage|d_control|Add1~29_sumout\ & ((\data|meowth_damage|d_control|out_x\(1)) # 
-- (\data|meowth_damage|d_control|out_x\(0)))) # (\data|meowth_damage|d_control|Add1~29_sumout\ & (\data|meowth_damage|d_control|out_x\(0) & \data|meowth_damage|d_control|out_x\(1))))) ) ) # ( !\data|meowth_damage|d_control|Add1~25_sumout\ & ( 
-- ((!\data|meowth_damage|d_control|Add1~29_sumout\ & ((\data|meowth_damage|d_control|out_x\(1)) # (\data|meowth_damage|d_control|out_x\(0)))) # (\data|meowth_damage|d_control|Add1~29_sumout\ & (\data|meowth_damage|d_control|out_x\(0) & 
-- \data|meowth_damage|d_control|out_x\(1)))) # (\data|meowth_damage|d_control|out_x\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101110111111001110111011111100000010001000110000001000100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_Add1~29_sumout\,
	datab => \data|meowth_damage|d_control|ALT_INV_out_x\(2),
	datac => \data|meowth_damage|d_control|ALT_INV_out_x\(0),
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(1),
	dataf => \data|meowth_damage|d_control|ALT_INV_Add1~25_sumout\,
	combout => \data|meowth_damage|d_control|LessThan0~2_combout\);

-- Location: LABCELL_X9_Y34_N36
\data|meowth_damage|d_control|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~3_combout\ = ( \data|meowth_damage|d_control|out_x\(4) & ( (!\data|meowth_damage|d_control|Add1~17_sumout\) # ((!\data|meowth_damage|d_control|Add1~21_sumout\ & ((\data|meowth_damage|d_control|out_x\(3)) # 
-- (\data|meowth_damage|d_control|LessThan0~2_combout\))) # (\data|meowth_damage|d_control|Add1~21_sumout\ & (\data|meowth_damage|d_control|LessThan0~2_combout\ & \data|meowth_damage|d_control|out_x\(3)))) ) ) # ( !\data|meowth_damage|d_control|out_x\(4) & ( 
-- (!\data|meowth_damage|d_control|Add1~17_sumout\ & ((!\data|meowth_damage|d_control|Add1~21_sumout\ & ((\data|meowth_damage|d_control|out_x\(3)) # (\data|meowth_damage|d_control|LessThan0~2_combout\))) # (\data|meowth_damage|d_control|Add1~21_sumout\ & 
-- (\data|meowth_damage|d_control|LessThan0~2_combout\ & \data|meowth_damage|d_control|out_x\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100010001100000010001000110011001110111011111100111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_Add1~21_sumout\,
	datab => \data|meowth_damage|d_control|ALT_INV_Add1~17_sumout\,
	datac => \data|meowth_damage|d_control|ALT_INV_LessThan0~2_combout\,
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(3),
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(4),
	combout => \data|meowth_damage|d_control|LessThan0~3_combout\);

-- Location: LABCELL_X9_Y34_N18
\data|meowth_damage|d_control|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~9_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(6) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~34\ ))
-- \data|meowth_damage|d_control|Add0~10\ = CARRY(( \data|meowth_damage|d_control|out_x\(6) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(6),
	cin => \data|meowth_damage|d_control|Add0~34\,
	sumout => \data|meowth_damage|d_control|Add0~9_sumout\,
	cout => \data|meowth_damage|d_control|Add0~10\);

-- Location: FF_X9_Y34_N19
\data|meowth_damage|d_control|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~9_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(6));

-- Location: LABCELL_X9_Y34_N21
\data|meowth_damage|d_control|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~5_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(7) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~10\ ))
-- \data|meowth_damage|d_control|Add0~6\ = CARRY(( \data|meowth_damage|d_control|out_x\(7) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(7),
	cin => \data|meowth_damage|d_control|Add0~10\,
	sumout => \data|meowth_damage|d_control|Add0~5_sumout\,
	cout => \data|meowth_damage|d_control|Add0~6\);

-- Location: FF_X9_Y34_N22
\data|meowth_damage|d_control|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~5_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(7));

-- Location: FF_X10_Y35_N5
\data|meowth_damage|d_calc|DMG_dealt[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~2_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt[7]~DUPLICATE_q\);

-- Location: FF_X10_Y35_N26
\data|meowth_damage|d_calc|DMG_dealt[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~3_combout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt[6]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y35_N45
\data|meowth_damage|d_control|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~9_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt[6]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~14\ ))
-- \data|meowth_damage|d_control|Add1~10\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt[6]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[6]~DUPLICATE_q\,
	cin => \data|meowth_damage|d_control|Add1~14\,
	sumout => \data|meowth_damage|d_control|Add1~9_sumout\,
	cout => \data|meowth_damage|d_control|Add1~10\);

-- Location: LABCELL_X10_Y35_N48
\data|meowth_damage|d_control|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~5_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt[7]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~10\ ))
-- \data|meowth_damage|d_control|Add1~6\ = CARRY(( \data|meowth_damage|d_calc|DMG_dealt[7]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|d_control|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[7]~DUPLICATE_q\,
	cin => \data|meowth_damage|d_control|Add1~10\,
	sumout => \data|meowth_damage|d_control|Add1~5_sumout\,
	cout => \data|meowth_damage|d_control|Add1~6\);

-- Location: LABCELL_X10_Y34_N39
\data|meowth_damage|d_control|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~1_combout\ = !\data|meowth_damage|d_control|out_x\(7) $ (!\data|meowth_damage|d_control|Add1~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(7),
	datab => \data|meowth_damage|d_control|ALT_INV_Add1~5_sumout\,
	combout => \data|meowth_damage|d_control|LessThan0~1_combout\);

-- Location: LABCELL_X10_Y34_N18
\data|meowth_damage|d_control|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~4_combout\ = ( \data|meowth_damage|d_control|Add1~9_sumout\ & ( \data|meowth_damage|d_control|out_x\(6) & ( (!\data|meowth_damage|d_control|LessThan0~1_combout\ & ((!\data|meowth_damage|d_control|Add1~13_sumout\ & 
-- ((\data|meowth_damage|d_control|LessThan0~3_combout\) # (\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\))) # (\data|meowth_damage|d_control|Add1~13_sumout\ & (\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\ & 
-- \data|meowth_damage|d_control|LessThan0~3_combout\)))) ) ) ) # ( !\data|meowth_damage|d_control|Add1~9_sumout\ & ( \data|meowth_damage|d_control|out_x\(6) & ( !\data|meowth_damage|d_control|LessThan0~1_combout\ ) ) ) # ( 
-- !\data|meowth_damage|d_control|Add1~9_sumout\ & ( !\data|meowth_damage|d_control|out_x\(6) & ( (!\data|meowth_damage|d_control|LessThan0~1_combout\ & ((!\data|meowth_damage|d_control|Add1~13_sumout\ & ((\data|meowth_damage|d_control|LessThan0~3_combout\) 
-- # (\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\))) # (\data|meowth_damage|d_control|Add1~13_sumout\ & (\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\ & \data|meowth_damage|d_control|LessThan0~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101100000000000000000000000011111111000000000010101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_Add1~13_sumout\,
	datab => \data|meowth_damage|d_control|ALT_INV_out_x[5]~DUPLICATE_q\,
	datac => \data|meowth_damage|d_control|ALT_INV_LessThan0~3_combout\,
	datad => \data|meowth_damage|d_control|ALT_INV_LessThan0~1_combout\,
	datae => \data|meowth_damage|d_control|ALT_INV_Add1~9_sumout\,
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(6),
	combout => \data|meowth_damage|d_control|LessThan0~4_combout\);

-- Location: LABCELL_X9_Y34_N24
\data|meowth_damage|d_control|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~1_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(8) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(8),
	cin => \data|meowth_damage|d_control|Add0~6\,
	sumout => \data|meowth_damage|d_control|Add0~1_sumout\);

-- Location: FF_X9_Y34_N26
\data|meowth_damage|d_control|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~1_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(8));

-- Location: FF_X10_Y35_N59
\data|meowth_damage|d_calc|DMG_dealt[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_calc|DMG_dealt~0_combout\,
	ena => \data|meowth_damage|d_calc|DMG_dealt[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_calc|DMG_dealt[8]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y35_N51
\data|meowth_damage|d_control|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add1~1_sumout\ = SUM(( \data|meowth_damage|d_calc|DMG_dealt[8]~DUPLICATE_q\ ) + ( GND ) + ( \data|meowth_damage|d_control|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_calc|ALT_INV_DMG_dealt[8]~DUPLICATE_q\,
	cin => \data|meowth_damage|d_control|Add1~6\,
	sumout => \data|meowth_damage|d_control|Add1~1_sumout\);

-- Location: LABCELL_X10_Y34_N36
\data|meowth_damage|d_control|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~0_combout\ = (\data|meowth_damage|d_control|out_x\(7) & !\data|meowth_damage|d_control|Add1~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(7),
	datab => \data|meowth_damage|d_control|ALT_INV_Add1~5_sumout\,
	combout => \data|meowth_damage|d_control|LessThan0~0_combout\);

-- Location: LABCELL_X10_Y34_N48
\data|meowth_damage|d_control|out_x[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|out_x[4]~0_combout\ = ( \data|meowth_damage|d_control|LessThan0~0_combout\ & ( \control|presentstate.decrement_HP_pos_m~q\ & ( ((!\data|meowth_damage|d_control|Add1~1_sumout\) # (!\control|presentstate.reset_state~q\)) # 
-- (\data|meowth_damage|d_control|out_x\(8)) ) ) ) # ( !\data|meowth_damage|d_control|LessThan0~0_combout\ & ( \control|presentstate.decrement_HP_pos_m~q\ & ( (!\control|presentstate.reset_state~q\) # ((!\data|meowth_damage|d_control|LessThan0~4_combout\ & 
-- (\data|meowth_damage|d_control|out_x\(8) & !\data|meowth_damage|d_control|Add1~1_sumout\)) # (\data|meowth_damage|d_control|LessThan0~4_combout\ & ((!\data|meowth_damage|d_control|Add1~1_sumout\) # (\data|meowth_damage|d_control|out_x\(8))))) ) ) ) # ( 
-- \data|meowth_damage|d_control|LessThan0~0_combout\ & ( !\control|presentstate.decrement_HP_pos_m~q\ & ( !\control|presentstate.reset_state~q\ ) ) ) # ( !\data|meowth_damage|d_control|LessThan0~0_combout\ & ( !\control|presentstate.decrement_HP_pos_m~q\ & 
-- ( !\control|presentstate.reset_state~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111011100011111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_LessThan0~4_combout\,
	datab => \data|meowth_damage|d_control|ALT_INV_out_x\(8),
	datac => \data|meowth_damage|d_control|ALT_INV_Add1~1_sumout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|meowth_damage|d_control|ALT_INV_LessThan0~0_combout\,
	dataf => \control|ALT_INV_presentstate.decrement_HP_pos_m~q\,
	combout => \data|meowth_damage|d_control|out_x[4]~0_combout\);

-- Location: FF_X9_Y34_N1
\data|meowth_damage|d_control|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~13_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(0));

-- Location: LABCELL_X9_Y34_N3
\data|meowth_damage|d_control|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~17_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(1) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~14\ ))
-- \data|meowth_damage|d_control|Add0~18\ = CARRY(( \data|meowth_damage|d_control|out_x\(1) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(1),
	cin => \data|meowth_damage|d_control|Add0~14\,
	sumout => \data|meowth_damage|d_control|Add0~17_sumout\,
	cout => \data|meowth_damage|d_control|Add0~18\);

-- Location: FF_X9_Y34_N5
\data|meowth_damage|d_control|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~17_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(1));

-- Location: LABCELL_X9_Y34_N6
\data|meowth_damage|d_control|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|Add0~21_sumout\ = SUM(( \data|meowth_damage|d_control|out_x\(2) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~18\ ))
-- \data|meowth_damage|d_control|Add0~22\ = CARRY(( \data|meowth_damage|d_control|out_x\(2) ) + ( VCC ) + ( \data|meowth_damage|d_control|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(2),
	cin => \data|meowth_damage|d_control|Add0~18\,
	sumout => \data|meowth_damage|d_control|Add0~21_sumout\,
	cout => \data|meowth_damage|d_control|Add0~22\);

-- Location: FF_X9_Y34_N8
\data|meowth_damage|d_control|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~21_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(2));

-- Location: FF_X9_Y34_N10
\data|meowth_damage|d_control|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~25_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x\(3));

-- Location: LABCELL_X9_Y34_N39
\data|meowth_damage|d_control|done_decrement~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|done_decrement~2_combout\ = ( \data|meowth_damage|d_control|out_x\(4) & ( (\data|meowth_damage|d_control|Add1~17_sumout\ & (!\data|meowth_damage|d_control|Add1~21_sumout\ $ (\data|meowth_damage|d_control|out_x\(3)))) ) ) # ( 
-- !\data|meowth_damage|d_control|out_x\(4) & ( (!\data|meowth_damage|d_control|Add1~17_sumout\ & (!\data|meowth_damage|d_control|Add1~21_sumout\ $ (\data|meowth_damage|d_control|out_x\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001000100100010000100010000100010000100010010001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_Add1~21_sumout\,
	datab => \data|meowth_damage|d_control|ALT_INV_Add1~17_sumout\,
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(3),
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(4),
	combout => \data|meowth_damage|d_control|done_decrement~2_combout\);

-- Location: LABCELL_X9_Y34_N33
\data|meowth_damage|d_control|done_decrement~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|done_decrement~1_combout\ = ( !\data|meowth_damage|d_control|out_x\(0) & ( \data|meowth_damage|d_control|Add1~25_sumout\ & ( (\data|meowth_damage|d_control|out_x\(2) & (!\data|meowth_damage|d_control|out_x\(1) $ 
-- (\data|meowth_damage|d_control|Add1~29_sumout\))) ) ) ) # ( !\data|meowth_damage|d_control|out_x\(0) & ( !\data|meowth_damage|d_control|Add1~25_sumout\ & ( (!\data|meowth_damage|d_control|out_x\(2) & (!\data|meowth_damage|d_control|out_x\(1) $ 
-- (\data|meowth_damage|d_control|Add1~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000000000000000000000001010000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(1),
	datac => \data|meowth_damage|d_control|ALT_INV_out_x\(2),
	datad => \data|meowth_damage|d_control|ALT_INV_Add1~29_sumout\,
	datae => \data|meowth_damage|d_control|ALT_INV_out_x\(0),
	dataf => \data|meowth_damage|d_control|ALT_INV_Add1~25_sumout\,
	combout => \data|meowth_damage|d_control|done_decrement~1_combout\);

-- Location: LABCELL_X9_Y34_N57
\data|meowth_damage|d_control|LessThan0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~6_combout\ = ( \data|meowth_damage|d_control|Add1~13_sumout\ & ( !\data|meowth_damage|d_control|out_x\(5) ) ) # ( !\data|meowth_damage|d_control|Add1~13_sumout\ & ( \data|meowth_damage|d_control|out_x\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|d_control|ALT_INV_out_x\(5),
	dataf => \data|meowth_damage|d_control|ALT_INV_Add1~13_sumout\,
	combout => \data|meowth_damage|d_control|LessThan0~6_combout\);

-- Location: LABCELL_X10_Y34_N0
\data|meowth_damage|d_control|done_decrement~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|done_decrement~0_combout\ = ( \data|meowth_damage|d_control|Add1~5_sumout\ & ( \data|meowth_damage|d_control|out_x\(6) & ( (\data|meowth_damage|d_control|out_x\(7) & \data|meowth_damage|d_control|Add1~9_sumout\) ) ) ) # ( 
-- !\data|meowth_damage|d_control|Add1~5_sumout\ & ( \data|meowth_damage|d_control|out_x\(6) & ( (!\data|meowth_damage|d_control|out_x\(7) & \data|meowth_damage|d_control|Add1~9_sumout\) ) ) ) # ( \data|meowth_damage|d_control|Add1~5_sumout\ & ( 
-- !\data|meowth_damage|d_control|out_x\(6) & ( (\data|meowth_damage|d_control|out_x\(7) & !\data|meowth_damage|d_control|Add1~9_sumout\) ) ) ) # ( !\data|meowth_damage|d_control|Add1~5_sumout\ & ( !\data|meowth_damage|d_control|out_x\(6) & ( 
-- (!\data|meowth_damage|d_control|out_x\(7) & !\data|meowth_damage|d_control|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(7),
	datac => \data|meowth_damage|d_control|ALT_INV_Add1~9_sumout\,
	datae => \data|meowth_damage|d_control|ALT_INV_Add1~5_sumout\,
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(6),
	combout => \data|meowth_damage|d_control|done_decrement~0_combout\);

-- Location: LABCELL_X10_Y34_N33
\data|meowth_damage|d_control|done_decrement~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|done_decrement~3_combout\ = ( \data|meowth_damage|d_control|done_decrement~0_combout\ & ( \data|meowth_damage|d_control|out_x\(8) & ( (\data|meowth_damage|d_control|done_decrement~2_combout\ & 
-- (\data|meowth_damage|d_control|done_decrement~1_combout\ & (!\data|meowth_damage|d_control|LessThan0~6_combout\ & \data|meowth_damage|d_control|Add1~1_sumout\))) ) ) ) # ( \data|meowth_damage|d_control|done_decrement~0_combout\ & ( 
-- !\data|meowth_damage|d_control|out_x\(8) & ( (\data|meowth_damage|d_control|done_decrement~2_combout\ & (\data|meowth_damage|d_control|done_decrement~1_combout\ & (!\data|meowth_damage|d_control|LessThan0~6_combout\ & 
-- !\data|meowth_damage|d_control|Add1~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_done_decrement~2_combout\,
	datab => \data|meowth_damage|d_control|ALT_INV_done_decrement~1_combout\,
	datac => \data|meowth_damage|d_control|ALT_INV_LessThan0~6_combout\,
	datad => \data|meowth_damage|d_control|ALT_INV_Add1~1_sumout\,
	datae => \data|meowth_damage|d_control|ALT_INV_done_decrement~0_combout\,
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(8),
	combout => \data|meowth_damage|d_control|done_decrement~3_combout\);

-- Location: LABCELL_X9_Y34_N48
\data|meowth_damage|d_control|LessThan0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~7_combout\ = ( \data|meowth_damage|d_control|Add1~17_sumout\ & ( \data|meowth_damage|d_control|Add1~21_sumout\ & ( (\data|meowth_damage|d_control|LessThan0~2_combout\ & (\data|meowth_damage|d_control|out_x\(4) & 
-- (\data|meowth_damage|d_control|out_x\(3) & !\data|meowth_damage|d_control|LessThan0~6_combout\))) ) ) ) # ( !\data|meowth_damage|d_control|Add1~17_sumout\ & ( \data|meowth_damage|d_control|Add1~21_sumout\ & ( 
-- (!\data|meowth_damage|d_control|LessThan0~6_combout\ & (((\data|meowth_damage|d_control|LessThan0~2_combout\ & \data|meowth_damage|d_control|out_x\(3))) # (\data|meowth_damage|d_control|out_x\(4)))) ) ) ) # ( \data|meowth_damage|d_control|Add1~17_sumout\ 
-- & ( !\data|meowth_damage|d_control|Add1~21_sumout\ & ( (\data|meowth_damage|d_control|out_x\(4) & (!\data|meowth_damage|d_control|LessThan0~6_combout\ & ((\data|meowth_damage|d_control|out_x\(3)) # (\data|meowth_damage|d_control|LessThan0~2_combout\)))) ) 
-- ) ) # ( !\data|meowth_damage|d_control|Add1~17_sumout\ & ( !\data|meowth_damage|d_control|Add1~21_sumout\ & ( (!\data|meowth_damage|d_control|LessThan0~6_combout\ & (((\data|meowth_damage|d_control|out_x\(3)) # (\data|meowth_damage|d_control|out_x\(4))) # 
-- (\data|meowth_damage|d_control|LessThan0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111100000000000100110000000000110111000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_LessThan0~2_combout\,
	datab => \data|meowth_damage|d_control|ALT_INV_out_x\(4),
	datac => \data|meowth_damage|d_control|ALT_INV_out_x\(3),
	datad => \data|meowth_damage|d_control|ALT_INV_LessThan0~6_combout\,
	datae => \data|meowth_damage|d_control|ALT_INV_Add1~17_sumout\,
	dataf => \data|meowth_damage|d_control|ALT_INV_Add1~21_sumout\,
	combout => \data|meowth_damage|d_control|LessThan0~7_combout\);

-- Location: LABCELL_X9_Y34_N42
\data|meowth_damage|d_control|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~5_combout\ = ( !\data|meowth_damage|d_control|Add1~13_sumout\ & ( \data|meowth_damage|d_control|out_x\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|d_control|ALT_INV_out_x\(5),
	dataf => \data|meowth_damage|d_control|ALT_INV_Add1~13_sumout\,
	combout => \data|meowth_damage|d_control|LessThan0~5_combout\);

-- Location: LABCELL_X10_Y34_N42
\data|meowth_damage|d_control|LessThan0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|LessThan0~8_combout\ = ( \data|meowth_damage|d_control|LessThan0~5_combout\ & ( \data|meowth_damage|d_control|out_x\(6) & ( (\data|meowth_damage|d_control|Add1~5_sumout\ & !\data|meowth_damage|d_control|out_x\(7)) ) ) ) # ( 
-- !\data|meowth_damage|d_control|LessThan0~5_combout\ & ( \data|meowth_damage|d_control|out_x\(6) & ( (!\data|meowth_damage|d_control|Add1~5_sumout\ & (\data|meowth_damage|d_control|Add1~9_sumout\ & (!\data|meowth_damage|d_control|out_x\(7) & 
-- !\data|meowth_damage|d_control|LessThan0~7_combout\))) # (\data|meowth_damage|d_control|Add1~5_sumout\ & ((!\data|meowth_damage|d_control|out_x\(7)) # ((\data|meowth_damage|d_control|Add1~9_sumout\ & !\data|meowth_damage|d_control|LessThan0~7_combout\)))) 
-- ) ) ) # ( \data|meowth_damage|d_control|LessThan0~5_combout\ & ( !\data|meowth_damage|d_control|out_x\(6) & ( (!\data|meowth_damage|d_control|Add1~9_sumout\ & (\data|meowth_damage|d_control|Add1~5_sumout\ & !\data|meowth_damage|d_control|out_x\(7))) # 
-- (\data|meowth_damage|d_control|Add1~9_sumout\ & ((!\data|meowth_damage|d_control|out_x\(7)) # (\data|meowth_damage|d_control|Add1~5_sumout\))) ) ) ) # ( !\data|meowth_damage|d_control|LessThan0~5_combout\ & ( !\data|meowth_damage|d_control|out_x\(6) & ( 
-- (!\data|meowth_damage|d_control|Add1~5_sumout\ & (!\data|meowth_damage|d_control|out_x\(7) & ((!\data|meowth_damage|d_control|LessThan0~7_combout\) # (\data|meowth_damage|d_control|Add1~9_sumout\)))) # (\data|meowth_damage|d_control|Add1~5_sumout\ & 
-- (((!\data|meowth_damage|d_control|out_x\(7)) # (!\data|meowth_damage|d_control|LessThan0~7_combout\)) # (\data|meowth_damage|d_control|Add1~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101110001011100010111000101110001001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_Add1~9_sumout\,
	datab => \data|meowth_damage|d_control|ALT_INV_Add1~5_sumout\,
	datac => \data|meowth_damage|d_control|ALT_INV_out_x\(7),
	datad => \data|meowth_damage|d_control|ALT_INV_LessThan0~7_combout\,
	datae => \data|meowth_damage|d_control|ALT_INV_LessThan0~5_combout\,
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(6),
	combout => \data|meowth_damage|d_control|LessThan0~8_combout\);

-- Location: LABCELL_X10_Y34_N24
\data|meowth_damage|d_control|done_decrement~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|d_control|done_decrement~4_combout\ = ( \data|meowth_damage|d_control|done_decrement~q\ & ( \data|meowth_damage|d_control|out_x\(8) & ( \control|presentstate.decrement_HP_pos_m~q\ ) ) ) # ( 
-- !\data|meowth_damage|d_control|done_decrement~q\ & ( \data|meowth_damage|d_control|out_x\(8) & ( (\data|meowth_damage|d_control|done_decrement~3_combout\ & (\control|presentstate.decrement_HP_pos_m~q\ & (\data|meowth_damage|d_control|Add1~1_sumout\ & 
-- \data|meowth_damage|d_control|LessThan0~8_combout\))) ) ) ) # ( \data|meowth_damage|d_control|done_decrement~q\ & ( !\data|meowth_damage|d_control|out_x\(8) & ( \control|presentstate.decrement_HP_pos_m~q\ ) ) ) # ( 
-- !\data|meowth_damage|d_control|done_decrement~q\ & ( !\data|meowth_damage|d_control|out_x\(8) & ( (\data|meowth_damage|d_control|done_decrement~3_combout\ & (\control|presentstate.decrement_HP_pos_m~q\ & 
-- ((\data|meowth_damage|d_control|LessThan0~8_combout\) # (\data|meowth_damage|d_control|Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010001001100110011001100000000000000010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_done_decrement~3_combout\,
	datab => \control|ALT_INV_presentstate.decrement_HP_pos_m~q\,
	datac => \data|meowth_damage|d_control|ALT_INV_Add1~1_sumout\,
	datad => \data|meowth_damage|d_control|ALT_INV_LessThan0~8_combout\,
	datae => \data|meowth_damage|d_control|ALT_INV_done_decrement~q\,
	dataf => \data|meowth_damage|d_control|ALT_INV_out_x\(8),
	combout => \data|meowth_damage|d_control|done_decrement~4_combout\);

-- Location: FF_X10_Y34_N25
\data|meowth_damage|d_control|done_decrement\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|done_decrement~4_combout\,
	sclr => \control|ALT_INV_presentstate.reset_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|done_decrement~q\);

-- Location: LABCELL_X13_Y31_N12
\control|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector19~0_combout\ = ( \data|meowth_damage|d_control|done_decrement~q\ & ( (\control|presentstate.update_HP_m~q\) # (\control|presentstate.decrement_HP_pos_m~q\) ) ) # ( !\data|meowth_damage|d_control|done_decrement~q\ & ( 
-- ((!\control|Selector41~0_combout\) # (\control|presentstate.update_HP_m~q\)) # (\control|presentstate.decrement_HP_pos_m~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100111111111111110011111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.decrement_HP_pos_m~q\,
	datac => \control|ALT_INV_presentstate.update_HP_m~q\,
	datad => \control|ALT_INV_Selector41~0_combout\,
	dataf => \data|meowth_damage|d_control|ALT_INV_done_decrement~q\,
	combout => \control|Selector19~0_combout\);

-- Location: FF_X13_Y31_N14
\control|presentstate.erase_HP_pikachu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector19~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.erase_HP_pikachu~q\);

-- Location: MLABCELL_X15_Y33_N54
\control|Selector41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector41~0_combout\ = ( !\control|presentstate.erase_HP_pikachu~q\ & ( \data|meowth_damage|white|testCountX_Y|out_y\(5) ) ) # ( \control|presentstate.erase_HP_pikachu~q\ & ( !\data|meowth_damage|white|testCountX_Y|out_y\(5) & ( 
-- (\data|meowth_damage|white|Equal0~0_combout\ & (!\data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE_q\ & \data|meowth_damage|white|testCountX_Y|out_y\(3))) ) ) ) # ( !\control|presentstate.erase_HP_pikachu~q\ & ( 
-- !\data|meowth_damage|white|testCountX_Y|out_y\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000100010011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|white|ALT_INV_Equal0~0_combout\,
	datab => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\,
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	datae => \control|ALT_INV_presentstate.erase_HP_pikachu~q\,
	dataf => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	combout => \control|Selector41~0_combout\);

-- Location: FF_X15_Y33_N2
\data|meowth_damage|white|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~21_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(0));

-- Location: MLABCELL_X15_Y33_N3
\data|meowth_damage|white|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~17_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~22\ ))
-- \data|meowth_damage|white|testCountX_Y|Add0~18\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~22\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~17_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~18\);

-- Location: FF_X15_Y33_N5
\data|meowth_damage|white|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~17_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(1));

-- Location: MLABCELL_X15_Y33_N6
\data|meowth_damage|white|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|testCountX_Y|Add0~13_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~18\ ))
-- \data|meowth_damage|white|testCountX_Y|Add0~14\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|meowth_damage|white|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|meowth_damage|white|testCountX_Y|Add0~18\,
	sumout => \data|meowth_damage|white|testCountX_Y|Add0~13_sumout\,
	cout => \data|meowth_damage|white|testCountX_Y|Add0~14\);

-- Location: FF_X15_Y33_N8
\data|meowth_damage|white|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~13_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(2));

-- Location: FF_X15_Y33_N11
\data|meowth_damage|white|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~9_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y\(3));

-- Location: LABCELL_X12_Y30_N54
\control|Selector41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector41~1_combout\ = ( \data|meowth_damage|d_control|done_decrement~q\ & ( \data|meowth_damage|white|testCountX_Y|out_y\(5) & ( \control|presentstate.erase_HP_pikachu~q\ ) ) ) # ( \data|meowth_damage|d_control|done_decrement~q\ & ( 
-- !\data|meowth_damage|white|testCountX_Y|out_y\(5) & ( (\control|presentstate.erase_HP_pikachu~q\ & ((!\data|meowth_damage|white|testCountX_Y|out_y\(3)) # ((!\data|meowth_damage|white|Equal0~0_combout\) # 
-- (\data|meowth_damage|white|testCountX_Y|out_y\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001110111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	datab => \data|meowth_damage|white|ALT_INV_Equal0~0_combout\,
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(4),
	datad => \control|ALT_INV_presentstate.erase_HP_pikachu~q\,
	datae => \data|meowth_damage|d_control|ALT_INV_done_decrement~q\,
	dataf => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	combout => \control|Selector41~1_combout\);

-- Location: LABCELL_X16_Y32_N42
\control|Selector41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector41~3_combout\ = ( \control|Selector41~1_combout\ & ( \control|Selector10~0_combout\ ) ) # ( !\control|Selector41~1_combout\ & ( \control|Selector10~0_combout\ & ( ((\KEY[3]~input_o\ & (\KEY[1]~input_o\ & \KEY[2]~input_o\))) # 
-- (\control|Selector41~2_combout\) ) ) ) # ( \control|Selector41~1_combout\ & ( !\control|Selector10~0_combout\ ) ) # ( !\control|Selector41~1_combout\ & ( !\control|Selector10~0_combout\ & ( \control|Selector41~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \control|ALT_INV_Selector41~2_combout\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \ALT_INV_KEY[2]~input_o\,
	datae => \control|ALT_INV_Selector41~1_combout\,
	dataf => \control|ALT_INV_Selector10~0_combout\,
	combout => \control|Selector41~3_combout\);

-- Location: FF_X13_Y31_N50
\control|presentstate.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector41~3_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle~q\);

-- Location: LABCELL_X22_Y32_N36
\control|Selector10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector10~2_combout\ = ( \data|pika_damage|d_calc|game_over~q\ & ( \control|presentstate.idle~q\ & ( (\control|presentstate.p_qa~q\) # (\control|Selector10~1_combout\) ) ) ) # ( !\data|pika_damage|d_calc|game_over~q\ & ( 
-- \control|presentstate.idle~q\ & ( (((!\data|meowth_damage|d_calc|game_over~q\ & !\KEY[1]~input_o\)) # (\control|presentstate.p_qa~q\)) # (\control|Selector10~1_combout\) ) ) ) # ( \data|pika_damage|d_calc|game_over~q\ & ( !\control|presentstate.idle~q\ & 
-- ( (\control|presentstate.p_qa~q\) # (\control|Selector10~1_combout\) ) ) ) # ( !\data|pika_damage|d_calc|game_over~q\ & ( !\control|presentstate.idle~q\ & ( (\control|presentstate.p_qa~q\) # (\control|Selector10~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111111010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_Selector10~1_combout\,
	datab => \data|meowth_damage|d_calc|ALT_INV_game_over~q\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \control|ALT_INV_presentstate.p_qa~q\,
	datae => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	dataf => \control|ALT_INV_presentstate.idle~q\,
	combout => \control|Selector10~2_combout\);

-- Location: FF_X22_Y32_N38
\control|presentstate.draw_pikachu_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector10~2_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_pikachu_qa~q\);

-- Location: LABCELL_X17_Y31_N54
\control|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector11~0_combout\ = ( \control|presentstate.idle_p_qa~q\ & ( \data|attack_one|draw_pika|done~combout\ & ( ((!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & !\data|attack_one|done|Equal0~0_combout\)) # 
-- (\control|presentstate.draw_pikachu_qa~q\) ) ) ) # ( !\control|presentstate.idle_p_qa~q\ & ( \data|attack_one|draw_pika|done~combout\ & ( \control|presentstate.draw_pikachu_qa~q\ ) ) ) # ( \control|presentstate.idle_p_qa~q\ & ( 
-- !\data|attack_one|draw_pika|done~combout\ & ( (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & !\data|attack_one|done|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000110011001100111011101100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.draw_pikachu_qa~q\,
	datad => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.idle_p_qa~q\,
	dataf => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	combout => \control|Selector11~0_combout\);

-- Location: FF_X17_Y31_N56
\control|presentstate.idle_p_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector11~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_p_qa~q\);

-- Location: MLABCELL_X15_Y32_N12
\control|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector13~0_combout\ = ( \control|presentstate.idle_p_qa~q\ & ( \data|attack_two|done|Equal0~0_combout\ & ( (((\control|presentstate.done_va~q\ & \data|attack_three|done_vt_c|Equal0~1_combout\)) # (\data|attack_one|done|Equal0~0_combout\)) # 
-- (\control|presentstate.idle_tb_4~q\) ) ) ) # ( !\control|presentstate.idle_p_qa~q\ & ( \data|attack_two|done|Equal0~0_combout\ & ( ((\control|presentstate.done_va~q\ & \data|attack_three|done_vt_c|Equal0~1_combout\)) # (\control|presentstate.idle_tb_4~q\) 
-- ) ) ) # ( \control|presentstate.idle_p_qa~q\ & ( !\data|attack_two|done|Equal0~0_combout\ & ( ((\control|presentstate.done_va~q\ & \data|attack_three|done_vt_c|Equal0~1_combout\)) # (\data|attack_one|done|Equal0~0_combout\) ) ) ) # ( 
-- !\control|presentstate.idle_p_qa~q\ & ( !\data|attack_two|done|Equal0~0_combout\ & ( (\control|presentstate.done_va~q\ & \data|attack_three|done_vt_c|Equal0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.done_va~q\,
	datab => \data|attack_three|done_vt_c|ALT_INV_Equal0~1_combout\,
	datac => \control|ALT_INV_presentstate.idle_tb_4~q\,
	datad => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.idle_p_qa~q\,
	dataf => \data|attack_two|done|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector13~0_combout\);

-- Location: FF_X15_Y32_N14
\control|presentstate.calculate_dmg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector13~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.calculate_dmg~q\);

-- Location: LABCELL_X13_Y35_N27
\data|pika_damage|d_calc|game_over~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pika_damage|d_calc|game_over~0_combout\ = ( \data|pika_damage|d_calc|game_over~q\ & ( \data|pika_damage|d_calc|always0~1_combout\ ) ) # ( !\data|pika_damage|d_calc|game_over~q\ & ( \data|pika_damage|d_calc|always0~1_combout\ ) ) # ( 
-- \data|pika_damage|d_calc|game_over~q\ & ( !\data|pika_damage|d_calc|always0~1_combout\ & ( !\control|presentstate.calculate_dmg~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.calculate_dmg~q\,
	datae => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	dataf => \data|pika_damage|d_calc|ALT_INV_always0~1_combout\,
	combout => \data|pika_damage|d_calc|game_over~0_combout\);

-- Location: FF_X13_Y35_N28
\data|pika_damage|d_calc|game_over\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_calc|game_over~0_combout\,
	sclr => \control|ALT_INV_presentstate.reset_state~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_calc|game_over~q\);

-- Location: LABCELL_X17_Y31_N3
\control|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector10~0_combout\ = ( \control|presentstate.idle~q\ & ( !\data|meowth_damage|d_calc|game_over~q\ & ( !\data|pika_damage|d_calc|game_over~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	datae => \control|ALT_INV_presentstate.idle~q\,
	dataf => \data|meowth_damage|d_calc|ALT_INV_game_over~q\,
	combout => \control|Selector10~0_combout\);

-- Location: LABCELL_X13_Y31_N30
\control|presentstate~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|presentstate~60_combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\ & ( \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ & ( (\KEY[0]~input_o\ & (\data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\ & 
-- (\control|presentstate.erase_pikachu_va~q\ & \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	datae => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	combout => \control|presentstate~60_combout\);

-- Location: FF_X13_Y31_N32
\control|presentstate.p_vt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|presentstate~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.p_vt~q\);

-- Location: LABCELL_X13_Y31_N51
\control|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector31~0_combout\ = ( \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ & ( \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( (\control|presentstate.draw_pikachu_va~q\ & 
-- ((!\data|attack_three|draw_t_pika|testCountX_Y|Equal1~0_combout\) # (!\data|attack_three|draw_t_pika|testCountX_Y|Equal1~1_combout\))) ) ) ) # ( !\data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ & ( 
-- \data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( \control|presentstate.draw_pikachu_va~q\ ) ) ) # ( \data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ & ( !\data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( 
-- \control|presentstate.draw_pikachu_va~q\ ) ) ) # ( !\data|attack_three|draw_t_pika|testCountX_Y|always0~0_combout\ & ( !\data|attack_three|draw_t_pika|testCountX_Y|always0~1_combout\ & ( \control|presentstate.draw_pikachu_va~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	datae => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector31~0_combout\);

-- Location: LABCELL_X13_Y31_N24
\control|Selector31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector31~1_combout\ = ( \control|presentstate.p_vt~q\ & ( \control|Selector31~0_combout\ ) ) # ( !\control|presentstate.p_vt~q\ & ( \control|Selector31~0_combout\ ) ) # ( \control|presentstate.p_vt~q\ & ( !\control|Selector31~0_combout\ ) ) # ( 
-- !\control|presentstate.p_vt~q\ & ( !\control|Selector31~0_combout\ & ( (\KEY[1]~input_o\ & (\KEY[2]~input_o\ & (\control|Selector10~0_combout\ & !\KEY[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \ALT_INV_KEY[2]~input_o\,
	datac => \control|ALT_INV_Selector10~0_combout\,
	datad => \ALT_INV_KEY[3]~input_o\,
	datae => \control|ALT_INV_presentstate.p_vt~q\,
	dataf => \control|ALT_INV_Selector31~0_combout\,
	combout => \control|Selector31~1_combout\);

-- Location: FF_X13_Y31_N26
\control|presentstate.draw_pikachu_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector31~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_pikachu_va~q\);

-- Location: LABCELL_X17_Y31_N24
\control|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector32~0_combout\ = ( \data|attack_three|animate|done_fifteen|Equal0~0_combout\ & ( (\control|presentstate.draw_pikachu_va~q\ & \data|attack_three|draw_t_pika|done~combout\) ) ) # ( !\data|attack_three|animate|done_fifteen|Equal0~0_combout\ & 
-- ( ((\control|presentstate.draw_pikachu_va~q\ & \data|attack_three|draw_t_pika|done~combout\)) # (\control|Selector33~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000100010001000100011111000111110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	datab => \data|attack_three|draw_t_pika|ALT_INV_done~combout\,
	datac => \control|ALT_INV_Selector33~0_combout\,
	datae => \data|attack_three|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	combout => \control|Selector32~0_combout\);

-- Location: FF_X15_Y32_N11
\control|presentstate.idle_p_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector32~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_p_va~q\);

-- Location: LABCELL_X23_Y32_N6
\data|attack_three|done_vt_c|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|done_vt_c|Equal1~0_combout\ = ( \data|attack_three|done_vt_c|Equal0~0_combout\ & ( (!\data|attack_three|done_vt_c|counter\(2) & (\data|attack_three|done_vt_c|counter\(1) & !\data|attack_three|done_vt_c|counter\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|done_vt_c|ALT_INV_counter\(2),
	datab => \data|attack_three|done_vt_c|ALT_INV_counter\(1),
	datac => \data|attack_three|done_vt_c|ALT_INV_counter\(3),
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_three|done_vt_c|Equal1~0_combout\);

-- Location: MLABCELL_X15_Y32_N3
\control|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector35~0_combout\ = ( \data|attack_three|done_vt_c|Equal1~0_combout\ & ( ((\control|presentstate.draw_hurt_meowth_va~q\ & ((!\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\) # 
-- (!\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\)))) # (\control|presentstate.idle_p_va~q\) ) ) # ( !\data|attack_three|done_vt_c|Equal1~0_combout\ & ( (\control|presentstate.draw_hurt_meowth_va~q\ & 
-- ((!\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\) # (!\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000001110111000001111111011110000111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~1_combout\,
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \control|ALT_INV_presentstate.idle_p_va~q\,
	datad => \control|ALT_INV_presentstate.draw_hurt_meowth_va~q\,
	dataf => \data|attack_three|done_vt_c|ALT_INV_Equal1~0_combout\,
	combout => \control|Selector35~0_combout\);

-- Location: FF_X15_Y32_N5
\control|presentstate.draw_hurt_meowth_va\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector35~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_hurt_meowth_va~q\);

-- Location: MLABCELL_X15_Y31_N30
\control|enable_draw_hurt_meowth\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_draw_hurt_meowth~combout\ = ( \control|enable_draw_hurt_meowth~combout\ & ( (\control|presentstate.update_HP~q\) # (\control|presentstate.draw_hurt_meowth_va~q\) ) ) # ( !\control|enable_draw_hurt_meowth~combout\ & ( 
-- (\control|presentstate.draw_hurt_meowth_va~q\ & !\control|presentstate.update_HP~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_hurt_meowth_va~q\,
	datad => \control|ALT_INV_presentstate.update_HP~q\,
	dataf => \control|ALT_INV_enable_draw_hurt_meowth~combout\,
	combout => \control|enable_draw_hurt_meowth~combout\);

-- Location: MLABCELL_X15_Y30_N54
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( \control|enable_draw_hurt_meowth~combout\ & ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\ ) ) ) # ( 
-- !\control|presentstate.reset_state~q\ & ( \control|enable_draw_hurt_meowth~combout\ ) ) # ( \control|presentstate.reset_state~q\ & ( !\control|enable_draw_hurt_meowth~combout\ ) ) # ( !\control|presentstate.reset_state~q\ & ( 
-- !\control|enable_draw_hurt_meowth~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_enable_draw_hurt_meowth~combout\,
	combout => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\);

-- Location: FF_X11_Y34_N32
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0));

-- Location: LABCELL_X11_Y34_N33
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~2\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~6\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~2\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~6\);

-- Location: FF_X11_Y34_N35
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1));

-- Location: LABCELL_X11_Y34_N36
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~33_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~6\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~34\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~6\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~33_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~34\);

-- Location: FF_X11_Y34_N38
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2));

-- Location: LABCELL_X11_Y34_N39
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~29_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~34\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~30\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~34\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~29_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~30\);

-- Location: FF_X11_Y34_N41
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3));

-- Location: LABCELL_X11_Y34_N42
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~25_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~30\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~26\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~30\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~25_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~26\);

-- Location: FF_X11_Y34_N44
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4));

-- Location: LABCELL_X11_Y34_N45
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~26\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~22\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~26\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~22\);

-- Location: FF_X11_Y34_N47
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5));

-- Location: LABCELL_X11_Y34_N48
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~22\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~18\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~22\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~18\);

-- Location: FF_X11_Y34_N50
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6));

-- Location: LABCELL_X11_Y34_N51
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~13_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~18\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~14\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~18\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~13_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~14\);

-- Location: FF_X11_Y34_N53
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7));

-- Location: LABCELL_X11_Y34_N27
\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~0_combout\ = ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2) & ( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3) & ( 
-- (\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6) & (!\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5) & !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(6),
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(5),
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(4),
	datae => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(2),
	dataf => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X11_Y34_N54
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~14\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~9_sumout\);

-- Location: FF_X11_Y34_N56
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X15_Y30_N0
\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\ = ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) & ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1) & ( 
-- (!\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7) & (\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~0_combout\ & !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(8),
	datae => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(1),
	combout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\);

-- Location: MLABCELL_X15_Y30_N27
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ ) ) # ( !\control|presentstate.reset_state~q\ & ( 
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ ) ) # ( \control|presentstate.reset_state~q\ & ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ & ( 
-- !\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\ ) ) ) # ( !\control|presentstate.reset_state~q\ & ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\);

-- Location: FF_X13_Y30_N2
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~13_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0));

-- Location: LABCELL_X13_Y30_N3
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~29_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~14\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~30\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~14\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~29_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~30\);

-- Location: FF_X13_Y30_N5
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~29_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1));

-- Location: LABCELL_X13_Y30_N6
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~1_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~30\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~2\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~30\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~1_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~2\);

-- Location: FF_X13_Y30_N8
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~1_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2));

-- Location: LABCELL_X13_Y30_N9
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~25_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~2\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~26\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~2\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~25_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~26\);

-- Location: FF_X13_Y30_N11
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~25_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3));

-- Location: LABCELL_X13_Y30_N12
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~21_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~26\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~22\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~26\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~21_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~22\);

-- Location: FF_X13_Y30_N14
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~21_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4));

-- Location: LABCELL_X13_Y30_N15
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~17_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~22\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~18\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~22\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~17_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~18\);

-- Location: FF_X13_Y30_N17
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~17_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5));

-- Location: LABCELL_X13_Y30_N18
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~9_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~18\ ))
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~10\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~18\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~9_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~10\);

-- Location: FF_X13_Y30_N20
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6));

-- Location: LABCELL_X13_Y30_N21
\data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~5_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~10\,
	sumout => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~5_sumout\);

-- Location: FF_X13_Y30_N23
\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(7));

-- Location: LABCELL_X10_Y32_N18
\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~0_combout\ = ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1) & ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4) & ( 
-- (!\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3) & !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(5),
	datae => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(1),
	dataf => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X13_Y30_N24
\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ = ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0) & ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2) & ( 
-- (!\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(7) & (\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~0_combout\ & \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(7),
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~0_combout\,
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(6),
	datae => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(0),
	dataf => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(2),
	combout => \data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\);

-- Location: MLABCELL_X15_Y32_N0
\control|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector36~0_combout\ = ( \control|presentstate.idle_va_1~q\ & ( (!\data|attack_one|done|Equal0~0_combout\) # ((\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ & 
-- (\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\ & \control|presentstate.draw_hurt_meowth_va~q\))) ) ) # ( !\control|presentstate.idle_va_1~q\ & ( (\data|attack_three|draw_hurt_meowth|testCountX_Y|always0~1_combout\ & 
-- (\data|attack_three|draw_hurt_meowth|testCountX_Y|Equal1~1_combout\ & \control|presentstate.draw_hurt_meowth_va~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000111111111000000011111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_always0~1_combout\,
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_hurt_meowth_va~q\,
	datad => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	dataf => \control|ALT_INV_presentstate.idle_va_1~q\,
	combout => \control|Selector36~0_combout\);

-- Location: FF_X11_Y32_N32
\control|presentstate.idle_va_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector36~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.idle_va_1~q\);

-- Location: LABCELL_X19_Y32_N30
\data|attack_one|done|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|done|always0~0_combout\ = ( \control|presentstate.idle_va_2~q\ & ( \control|presentstate.idle_p_qa~q\ & ( \control|presentstate.reset_state~q\ ) ) ) # ( !\control|presentstate.idle_va_2~q\ & ( \control|presentstate.idle_p_qa~q\ & ( 
-- \control|presentstate.reset_state~q\ ) ) ) # ( \control|presentstate.idle_va_2~q\ & ( !\control|presentstate.idle_p_qa~q\ & ( \control|presentstate.reset_state~q\ ) ) ) # ( !\control|presentstate.idle_va_2~q\ & ( !\control|presentstate.idle_p_qa~q\ & ( 
-- (\control|presentstate.reset_state~q\ & ((\control|presentstate.battle_idle~q\) # (\control|presentstate.idle_va_1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_va_1~q\,
	datab => \control|ALT_INV_presentstate.battle_idle~q\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \control|ALT_INV_presentstate.idle_va_2~q\,
	dataf => \control|ALT_INV_presentstate.idle_p_qa~q\,
	combout => \data|attack_one|done|always0~0_combout\);

-- Location: LABCELL_X22_Y30_N48
\data|attack_one|animate|sixty_hz|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Equal0~1_combout\ = ( !\data|attack_one|animate|sixty_hz|rate\(0) & ( !\data|attack_one|animate|sixty_hz|rate\(2) & ( (!\data|attack_one|animate|sixty_hz|rate\(3) & (!\data|attack_one|animate|sixty_hz|rate\(4) & 
-- (!\data|attack_one|animate|sixty_hz|rate\(1) & !\data|attack_one|animate|sixty_hz|rate\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(3),
	datab => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(4),
	datac => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(1),
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(5),
	datae => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(0),
	dataf => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(2),
	combout => \data|attack_one|animate|sixty_hz|Equal0~1_combout\);

-- Location: LABCELL_X22_Y30_N54
\data|attack_one|animate|sixty_hz|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Equal0~2_combout\ = ( !\data|attack_one|animate|sixty_hz|rate\(7) & ( !\data|attack_one|animate|sixty_hz|rate\(6) & ( (!\data|attack_one|animate|sixty_hz|rate\(11) & (!\data|attack_one|animate|sixty_hz|rate\(10) & 
-- (!\data|attack_one|animate|sixty_hz|rate\(9) & !\data|attack_one|animate|sixty_hz|rate\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(11),
	datab => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(10),
	datac => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(9),
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(8),
	datae => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(7),
	dataf => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(6),
	combout => \data|attack_one|animate|sixty_hz|Equal0~2_combout\);

-- Location: LABCELL_X16_Y31_N24
\data|attack_one|animate|sixty_hz|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Equal0~3_combout\ = ( \data|attack_one|animate|sixty_hz|Equal0~0_combout\ & ( \data|attack_one|animate|sixty_hz|Equal0~2_combout\ & ( \data|attack_one|animate|sixty_hz|Equal0~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datae => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	dataf => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	combout => \data|attack_one|animate|sixty_hz|Equal0~3_combout\);

-- Location: LABCELL_X16_Y31_N42
\data|attack_one|animate|sixty_hz|rate[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|rate[2]~0_combout\ = ( \data|attack_one|animate|sixty_hz|Equal0~3_combout\ ) # ( !\data|attack_one|animate|sixty_hz|Equal0~3_combout\ & ( !\data|attack_one|done|always0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|done|ALT_INV_always0~0_combout\,
	dataf => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	combout => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\);

-- Location: FF_X22_Y30_N2
\data|attack_one|animate|sixty_hz|rate[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~33_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(0));

-- Location: LABCELL_X22_Y30_N3
\data|attack_one|animate|sixty_hz|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~29_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~34\ ))
-- \data|attack_one|animate|sixty_hz|Add0~30\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(1) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(1),
	cin => \data|attack_one|animate|sixty_hz|Add0~34\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~29_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~30\);

-- Location: FF_X22_Y30_N5
\data|attack_one|animate|sixty_hz|rate[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~29_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(1));

-- Location: LABCELL_X22_Y30_N6
\data|attack_one|animate|sixty_hz|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~25_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~30\ ))
-- \data|attack_one|animate|sixty_hz|Add0~26\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(2) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(2),
	cin => \data|attack_one|animate|sixty_hz|Add0~30\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~25_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~26\);

-- Location: FF_X22_Y30_N8
\data|attack_one|animate|sixty_hz|rate[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~25_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(2));

-- Location: LABCELL_X22_Y30_N9
\data|attack_one|animate|sixty_hz|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~21_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~26\ ))
-- \data|attack_one|animate|sixty_hz|Add0~22\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(3) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(3),
	cin => \data|attack_one|animate|sixty_hz|Add0~26\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~21_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~22\);

-- Location: FF_X22_Y30_N10
\data|attack_one|animate|sixty_hz|rate[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~21_sumout\,
	asdata => VCC,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(3));

-- Location: LABCELL_X22_Y30_N12
\data|attack_one|animate|sixty_hz|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~17_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~22\ ))
-- \data|attack_one|animate|sixty_hz|Add0~18\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(4) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(4),
	cin => \data|attack_one|animate|sixty_hz|Add0~22\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~17_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~18\);

-- Location: FF_X22_Y30_N14
\data|attack_one|animate|sixty_hz|rate[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~17_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(4));

-- Location: LABCELL_X22_Y30_N15
\data|attack_one|animate|sixty_hz|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~13_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~18\ ))
-- \data|attack_one|animate|sixty_hz|Add0~14\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(5) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(5),
	cin => \data|attack_one|animate|sixty_hz|Add0~18\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~13_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~14\);

-- Location: FF_X22_Y30_N17
\data|attack_one|animate|sixty_hz|rate[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~13_sumout\,
	asdata => VCC,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(5));

-- Location: LABCELL_X22_Y30_N18
\data|attack_one|animate|sixty_hz|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~37_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~14\ ))
-- \data|attack_one|animate|sixty_hz|Add0~38\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(6) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(6),
	cin => \data|attack_one|animate|sixty_hz|Add0~14\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~37_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~38\);

-- Location: FF_X22_Y30_N20
\data|attack_one|animate|sixty_hz|rate[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~37_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(6));

-- Location: LABCELL_X22_Y30_N21
\data|attack_one|animate|sixty_hz|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~41_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~38\ ))
-- \data|attack_one|animate|sixty_hz|Add0~42\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(7) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(7),
	cin => \data|attack_one|animate|sixty_hz|Add0~38\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~41_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~42\);

-- Location: FF_X22_Y30_N23
\data|attack_one|animate|sixty_hz|rate[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~41_sumout\,
	asdata => VCC,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(7));

-- Location: LABCELL_X22_Y30_N24
\data|attack_one|animate|sixty_hz|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~45_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~42\ ))
-- \data|attack_one|animate|sixty_hz|Add0~46\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(8) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(8),
	cin => \data|attack_one|animate|sixty_hz|Add0~42\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~45_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~46\);

-- Location: FF_X22_Y30_N25
\data|attack_one|animate|sixty_hz|rate[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~45_sumout\,
	asdata => VCC,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(8));

-- Location: LABCELL_X22_Y30_N27
\data|attack_one|animate|sixty_hz|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~49_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~46\ ))
-- \data|attack_one|animate|sixty_hz|Add0~50\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(9) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(9),
	cin => \data|attack_one|animate|sixty_hz|Add0~46\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~49_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~50\);

-- Location: FF_X22_Y30_N29
\data|attack_one|animate|sixty_hz|rate[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~49_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(9));

-- Location: LABCELL_X22_Y30_N30
\data|attack_one|animate|sixty_hz|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~53_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~50\ ))
-- \data|attack_one|animate|sixty_hz|Add0~54\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(10) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(10),
	cin => \data|attack_one|animate|sixty_hz|Add0~50\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~53_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~54\);

-- Location: FF_X22_Y30_N32
\data|attack_one|animate|sixty_hz|rate[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~53_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(10));

-- Location: LABCELL_X22_Y30_N33
\data|attack_one|animate|sixty_hz|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~57_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~54\ ))
-- \data|attack_one|animate|sixty_hz|Add0~58\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(11) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(11),
	cin => \data|attack_one|animate|sixty_hz|Add0~54\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~57_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~58\);

-- Location: FF_X22_Y30_N35
\data|attack_one|animate|sixty_hz|rate[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~57_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(11));

-- Location: LABCELL_X22_Y30_N36
\data|attack_one|animate|sixty_hz|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~1_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~58\ ))
-- \data|attack_one|animate|sixty_hz|Add0~2\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(12) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(12),
	cin => \data|attack_one|animate|sixty_hz|Add0~58\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~1_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~2\);

-- Location: FF_X22_Y30_N38
\data|attack_one|animate|sixty_hz|rate[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~1_sumout\,
	asdata => \~GND~combout\,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(12));

-- Location: LABCELL_X22_Y30_N39
\data|attack_one|animate|sixty_hz|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~5_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~2\ ))
-- \data|attack_one|animate|sixty_hz|Add0~6\ = CARRY(( \data|attack_one|animate|sixty_hz|rate\(13) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(13),
	cin => \data|attack_one|animate|sixty_hz|Add0~2\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~5_sumout\,
	cout => \data|attack_one|animate|sixty_hz|Add0~6\);

-- Location: FF_X22_Y30_N41
\data|attack_one|animate|sixty_hz|rate[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~5_sumout\,
	asdata => VCC,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(13));

-- Location: LABCELL_X22_Y30_N42
\data|attack_one|animate|sixty_hz|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Add0~9_sumout\ = SUM(( \data|attack_one|animate|sixty_hz|rate\(14) ) + ( VCC ) + ( \data|attack_one|animate|sixty_hz|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(14),
	cin => \data|attack_one|animate|sixty_hz|Add0~6\,
	sumout => \data|attack_one|animate|sixty_hz|Add0~9_sumout\);

-- Location: FF_X22_Y30_N44
\data|attack_one|animate|sixty_hz|rate[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|sixty_hz|Add0~9_sumout\,
	asdata => VCC,
	sload => \data|attack_one|animate|sixty_hz|rate[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|sixty_hz|rate\(14));

-- Location: MLABCELL_X21_Y30_N36
\data|attack_one|animate|sixty_hz|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|sixty_hz|Equal0~0_combout\ = ( !\data|attack_one|animate|sixty_hz|rate\(12) & ( !\data|attack_one|animate|sixty_hz|rate\(13) & ( !\data|attack_one|animate|sixty_hz|rate\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(14),
	datae => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(12),
	dataf => \data|attack_one|animate|sixty_hz|ALT_INV_rate\(13),
	combout => \data|attack_one|animate|sixty_hz|Equal0~0_combout\);

-- Location: LABCELL_X16_Y31_N30
\data|attack_one|animate|done_fifteen|counter[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|done_fifteen|counter[0]~3_combout\ = ( \data|attack_one|animate|done_fifteen|counter\(0) & ( \data|attack_one|done|always0~0_combout\ & ( (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & 
-- ((!\data|attack_one|animate|sixty_hz|Equal0~1_combout\) # ((!\data|attack_one|animate|sixty_hz|Equal0~2_combout\) # (!\data|attack_one|animate|sixty_hz|Equal0~0_combout\)))) ) ) ) # ( !\data|attack_one|animate|done_fifteen|counter\(0) & ( 
-- \data|attack_one|done|always0~0_combout\ & ( ((\data|attack_one|animate|sixty_hz|Equal0~1_combout\ & (\data|attack_one|animate|sixty_hz|Equal0~2_combout\ & \data|attack_one|animate|sixty_hz|Equal0~0_combout\))) # 
-- (\data|attack_one|animate|done_fifteen|Equal0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001111111111111111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datab => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datac => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datae => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|attack_one|done|ALT_INV_always0~0_combout\,
	combout => \data|attack_one|animate|done_fifteen|counter[0]~3_combout\);

-- Location: FF_X16_Y31_N32
\data|attack_one|animate|done_fifteen|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|done_fifteen|counter[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|done_fifteen|counter\(0));

-- Location: FF_X16_Y31_N17
\data|attack_one|animate|done_fifteen|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|done_fifteen|counter[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|done_fifteen|counter\(1));

-- Location: LABCELL_X16_Y31_N15
\data|attack_one|animate|done_fifteen|counter[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|done_fifteen|counter[1]~2_combout\ = ( \data|attack_one|animate|done_fifteen|counter\(1) & ( \data|attack_one|done|always0~0_combout\ & ( (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & 
-- ((!\data|attack_one|animate|sixty_hz|Equal0~3_combout\) # (!\data|attack_one|animate|done_fifteen|counter\(0)))) ) ) ) # ( !\data|attack_one|animate|done_fifteen|counter\(1) & ( \data|attack_one|done|always0~0_combout\ & ( 
-- (\data|attack_one|animate|sixty_hz|Equal0~3_combout\ & (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & \data|attack_one|animate|done_fifteen|counter\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	datab => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(0),
	datae => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(1),
	dataf => \data|attack_one|done|ALT_INV_always0~0_combout\,
	combout => \data|attack_one|animate|done_fifteen|counter[1]~2_combout\);

-- Location: FF_X16_Y31_N16
\data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|done_fifteen|counter[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y31_N54
\data|attack_one|animate|done_fifteen|counter[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|done_fifteen|counter[2]~1_combout\ = ( \data|attack_one|animate|done_fifteen|counter\(2) & ( \data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( (\data|attack_one|done|always0~0_combout\ & 
-- ((!\data|attack_one|animate|done_fifteen|counter\(0)) # ((!\data|attack_one|animate|sixty_hz|Equal0~3_combout\ & !\data|attack_one|animate|done_fifteen|counter\(3))))) ) ) ) # ( !\data|attack_one|animate|done_fifteen|counter\(2) & ( 
-- \data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( (\data|attack_one|animate|sixty_hz|Equal0~3_combout\ & (\data|attack_one|done|always0~0_combout\ & \data|attack_one|animate|done_fifteen|counter\(0))) ) ) ) # ( 
-- \data|attack_one|animate|done_fifteen|counter\(2) & ( !\data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( \data|attack_one|done|always0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000100010011001100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~3_combout\,
	datab => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(3),
	datad => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(0),
	datae => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(2),
	dataf => \data|attack_one|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\,
	combout => \data|attack_one|animate|done_fifteen|counter[2]~1_combout\);

-- Location: FF_X16_Y31_N56
\data|attack_one|animate|done_fifteen|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|done_fifteen|counter[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|done_fifteen|counter\(2));

-- Location: LABCELL_X16_Y31_N21
\data|attack_one|animate|done_fifteen|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|done_fifteen|Equal0~1_combout\ = ( \data|attack_one|animate|done_fifteen|counter[1]~DUPLICATE_q\ & ( (\data|attack_one|animate|done_fifteen|counter\(2) & \data|attack_one|animate|done_fifteen|counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(2),
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(0),
	dataf => \data|attack_one|animate|done_fifteen|ALT_INV_counter[1]~DUPLICATE_q\,
	combout => \data|attack_one|animate|done_fifteen|Equal0~1_combout\);

-- Location: LABCELL_X16_Y31_N48
\data|attack_one|animate|done_fifteen|counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|done_fifteen|counter[3]~0_combout\ = ( !\data|attack_one|animate|done_fifteen|counter\(3) & ( \data|attack_one|animate|done_fifteen|Equal0~1_combout\ & ( (\data|attack_one|animate|sixty_hz|Equal0~0_combout\ & 
-- (\data|attack_one|animate|sixty_hz|Equal0~2_combout\ & (\data|attack_one|animate|sixty_hz|Equal0~1_combout\ & \data|attack_one|done|always0~0_combout\))) ) ) ) # ( \data|attack_one|animate|done_fifteen|counter\(3) & ( 
-- !\data|attack_one|animate|done_fifteen|Equal0~1_combout\ & ( \data|attack_one|done|always0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~2_combout\,
	datac => \data|attack_one|animate|sixty_hz|ALT_INV_Equal0~1_combout\,
	datad => \data|attack_one|done|ALT_INV_always0~0_combout\,
	datae => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(3),
	dataf => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~1_combout\,
	combout => \data|attack_one|animate|done_fifteen|counter[3]~0_combout\);

-- Location: FF_X16_Y31_N50
\data|attack_one|animate|done_fifteen|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|animate|done_fifteen|counter[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|animate|done_fifteen|counter\(3));

-- Location: LABCELL_X16_Y31_N36
\data|attack_one|animate|done_fifteen|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|animate|done_fifteen|Equal0~0_combout\ = ( \data|attack_one|animate|done_fifteen|counter\(2) & ( \data|attack_one|animate|done_fifteen|counter\(0) & ( (\data|attack_one|animate|done_fifteen|counter\(3) & 
-- \data|attack_one|animate|done_fifteen|counter\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(3),
	datad => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(1),
	datae => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(2),
	dataf => \data|attack_one|animate|done_fifteen|ALT_INV_counter\(0),
	combout => \data|attack_one|animate|done_fifteen|Equal0~0_combout\);

-- Location: LABCELL_X17_Y31_N6
\control|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector12~0_combout\ = ( \control|presentstate.idle_p_qa~q\ & ( (!\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & (((!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.erase_pikachu_qa~q\)))) # 
-- (\data|attack_one|animate|done_fifteen|Equal0~0_combout\ & ((!\data|attack_one|done|Equal0~0_combout\) # ((!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.erase_pikachu_qa~q\)))) ) ) # ( !\control|presentstate.idle_p_qa~q\ & ( 
-- (!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.erase_pikachu_qa~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001000100111101000100010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|animate|done_fifteen|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_one|done|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	datad => \control|ALT_INV_presentstate.erase_pikachu_qa~q\,
	dataf => \control|ALT_INV_presentstate.idle_p_qa~q\,
	combout => \control|Selector12~0_combout\);

-- Location: FF_X17_Y31_N8
\control|presentstate.erase_pikachu_qa\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector12~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.erase_pikachu_qa~q\);

-- Location: LABCELL_X22_Y32_N30
\control|WideOr43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr43~0_combout\ = ( !\control|presentstate.draw_pikachu_qa~q\ & ( !\control|presentstate.re_draw_pikachu_tb~q\ & ( (!\control|presentstate.erase_pikachu_qa~q\ & (!\control|presentstate.draw_pikachu~q\ & 
-- !\control|presentstate.re_draw_pikachu_va~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_pikachu_qa~q\,
	datab => \control|ALT_INV_presentstate.draw_pikachu~q\,
	datac => \control|ALT_INV_presentstate.re_draw_pikachu_va~q\,
	datae => \control|ALT_INV_presentstate.draw_pikachu_qa~q\,
	dataf => \control|ALT_INV_presentstate.re_draw_pikachu_tb~q\,
	combout => \control|WideOr43~0_combout\);

-- Location: MLABCELL_X21_Y35_N45
\data|attack_one|draw_pika|testCountX_Y|out_x[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\ = ( \control|WideOr43~0_combout\ ) # ( !\control|WideOr43~0_combout\ & ( \data|attack_one|draw_pika|testCountX_Y|Equal1~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~2_combout\,
	dataf => \control|ALT_INV_WideOr43~0_combout\,
	combout => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\);

-- Location: FF_X21_Y35_N1
\data|attack_one|draw_pika|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(0));

-- Location: MLABCELL_X21_Y35_N3
\data|attack_one|draw_pika|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~21_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~34\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~22\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~34\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~21_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~22\);

-- Location: FF_X21_Y35_N4
\data|attack_one|draw_pika|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(1));

-- Location: MLABCELL_X21_Y35_N6
\data|attack_one|draw_pika|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~17_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~22\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~18\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~22\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~17_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~18\);

-- Location: FF_X21_Y35_N8
\data|attack_one|draw_pika|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(2));

-- Location: FF_X21_Y35_N10
\data|attack_one|draw_pika|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(3));

-- Location: MLABCELL_X21_Y35_N18
\data|attack_one|draw_pika|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~9_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~26\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~10\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~26\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~9_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~10\);

-- Location: FF_X21_Y35_N19
\data|attack_one|draw_pika|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(6));

-- Location: MLABCELL_X21_Y35_N21
\data|attack_one|draw_pika|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~5_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~10\ ))
-- \data|attack_one|draw_pika|testCountX_Y|Add1~6\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~10\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~5_sumout\,
	cout => \data|attack_one|draw_pika|testCountX_Y|Add1~6\);

-- Location: FF_X21_Y35_N23
\data|attack_one|draw_pika|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(7));

-- Location: MLABCELL_X21_Y35_N24
\data|attack_one|draw_pika|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Add1~1_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_one|draw_pika|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_one|draw_pika|testCountX_Y|Add1~6\,
	sumout => \data|attack_one|draw_pika|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X21_Y35_N25
\data|attack_one|draw_pika|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_one|draw_pika|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X21_Y35_N54
\data|attack_one|draw_pika|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\ = ( !\data|attack_one|draw_pika|testCountX_Y|out_x\(7) & ( !\data|attack_one|draw_pika|testCountX_Y|out_x\(6) & ( (!\data|attack_one|draw_pika|testCountX_Y|out_x\(3) & 
-- (\data|attack_one|draw_pika|testCountX_Y|out_x\(2) & (!\data|attack_one|draw_pika|testCountX_Y|out_x\(8) & !\data|attack_one|draw_pika|testCountX_Y|out_x\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(3),
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(2),
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(8),
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(1),
	datae => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(7),
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X22_Y32_N24
\data|attack_one|draw_pika|done\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|done~combout\ = ( \data|attack_one|draw_pika|testCountX_Y|always0~1_combout\ & ( (\data|attack_one|draw_pika|testCountX_Y|Equal1~0_combout\ & (\data|attack_one|draw_pika|testCountX_Y|always0~0_combout\ & 
-- \data|attack_one|draw_pika|testCountX_Y|Equal1~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~0_combout\,
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \data|attack_one|draw_pika|done~combout\);

-- Location: LABCELL_X18_Y32_N24
\control|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector2~1_combout\ = ( \control|Selector2~0_combout\ & ( ((!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.draw_pikachu~q\)) # (\control|presentstate.white_out~q\) ) ) # ( !\control|Selector2~0_combout\ & ( 
-- (!\data|attack_one|draw_pika|done~combout\ & \control|presentstate.draw_pikachu~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100110011001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.white_out~q\,
	datac => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	datad => \control|ALT_INV_presentstate.draw_pikachu~q\,
	dataf => \control|ALT_INV_Selector2~0_combout\,
	combout => \control|Selector2~1_combout\);

-- Location: FF_X18_Y32_N26
\control|presentstate.draw_pikachu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector2~1_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_pikachu~q\);

-- Location: LABCELL_X18_Y32_N51
\control|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector3~0_combout\ = ( \data|attack_one|draw_pika|done~combout\ & ( ((\control|presentstate.draw_hp_meowth~q\ & ((!\data|meowth_HP|testCountX_Y|Equal1~1_combout\) # (!\data|meowth_HP|testCountX_Y|always0~1_combout\)))) # 
-- (\control|presentstate.draw_pikachu~q\) ) ) # ( !\data|attack_one|draw_pika|done~combout\ & ( (\control|presentstate.draw_hp_meowth~q\ & ((!\data|meowth_HP|testCountX_Y|Equal1~1_combout\) # (!\data|meowth_HP|testCountX_Y|always0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000110011111110110011001111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \control|ALT_INV_presentstate.draw_pikachu~q\,
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_always0~1_combout\,
	datad => \control|ALT_INV_presentstate.draw_hp_meowth~q\,
	dataf => \data|attack_one|draw_pika|ALT_INV_done~combout\,
	combout => \control|Selector3~0_combout\);

-- Location: FF_X18_Y32_N53
\control|presentstate.draw_hp_meowth\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_hp_meowth~q\);

-- Location: LABCELL_X19_Y35_N9
\data|meowth_HP|testCountX_Y|out_x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\ = ( \control|presentstate.draw_hp_meowth~q\ & ( \data|meowth_HP|testCountX_Y|Equal1~1_combout\ ) ) # ( !\control|presentstate.draw_hp_meowth~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.draw_hp_meowth~q\,
	combout => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\);

-- Location: FF_X19_Y35_N32
\data|meowth_HP|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~13_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(0));

-- Location: LABCELL_X19_Y35_N33
\data|meowth_HP|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~17_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~14\ ))
-- \data|meowth_HP|testCountX_Y|Add1~18\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|meowth_HP|testCountX_Y|Add1~14\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~17_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~18\);

-- Location: FF_X19_Y35_N35
\data|meowth_HP|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~17_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(1));

-- Location: LABCELL_X19_Y35_N36
\data|meowth_HP|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~21_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~18\ ))
-- \data|meowth_HP|testCountX_Y|Add1~22\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|meowth_HP|testCountX_Y|Add1~18\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~21_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~22\);

-- Location: FF_X19_Y35_N38
\data|meowth_HP|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~21_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(2));

-- Location: LABCELL_X19_Y35_N39
\data|meowth_HP|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~25_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~22\ ))
-- \data|meowth_HP|testCountX_Y|Add1~26\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|meowth_HP|testCountX_Y|Add1~22\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~25_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~26\);

-- Location: FF_X19_Y35_N40
\data|meowth_HP|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~25_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(3));

-- Location: LABCELL_X19_Y35_N42
\data|meowth_HP|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~29_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~26\ ))
-- \data|meowth_HP|testCountX_Y|Add1~30\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|meowth_HP|testCountX_Y|Add1~26\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~29_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~30\);

-- Location: FF_X19_Y35_N44
\data|meowth_HP|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~29_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(4));

-- Location: LABCELL_X19_Y35_N45
\data|meowth_HP|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~33_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~30\ ))
-- \data|meowth_HP|testCountX_Y|Add1~34\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|meowth_HP|testCountX_Y|Add1~30\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~33_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~34\);

-- Location: FF_X19_Y35_N47
\data|meowth_HP|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~33_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(5));

-- Location: LABCELL_X19_Y35_N48
\data|meowth_HP|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~9_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~34\ ))
-- \data|meowth_HP|testCountX_Y|Add1~10\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|meowth_HP|testCountX_Y|Add1~34\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~9_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~10\);

-- Location: FF_X19_Y35_N50
\data|meowth_HP|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~9_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(6));

-- Location: LABCELL_X19_Y35_N51
\data|meowth_HP|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~5_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~10\ ))
-- \data|meowth_HP|testCountX_Y|Add1~6\ = CARRY(( \data|meowth_HP|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|meowth_HP|testCountX_Y|Add1~10\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~5_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add1~6\);

-- Location: FF_X19_Y35_N53
\data|meowth_HP|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~5_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(7));

-- Location: LABCELL_X19_Y35_N54
\data|meowth_HP|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add1~1_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|meowth_HP|testCountX_Y|Add1~6\,
	sumout => \data|meowth_HP|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X19_Y35_N55
\data|meowth_HP|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~1_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x\(8));

-- Location: LABCELL_X19_Y35_N6
\data|meowth_HP|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Equal1~0_combout\ = ( !\data|meowth_HP|testCountX_Y|out_x\(0) & ( (!\data|meowth_HP|testCountX_Y|out_x\(2) & (!\data|meowth_HP|testCountX_Y|out_x\(4) & (!\data|meowth_HP|testCountX_Y|out_x\(1) & 
-- !\data|meowth_HP|testCountX_Y|out_x\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(2),
	datab => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(1),
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|meowth_HP|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X19_Y35_N0
\data|meowth_HP|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Equal1~1_combout\ = ( !\data|meowth_HP|testCountX_Y|out_x\(8) & ( \data|meowth_HP|testCountX_Y|Equal1~0_combout\ & ( (\data|meowth_HP|testCountX_Y|out_x\(7) & (\data|meowth_HP|testCountX_Y|out_x\(3) & 
-- !\data|meowth_HP|testCountX_Y|out_x\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(3),
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(6),
	datae => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~0_combout\,
	combout => \data|meowth_HP|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X18_Y33_N15
\data|meowth_HP|testCountX_Y|out_y[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\data|meowth_HP|testCountX_Y|Equal1~1_combout\) # (\data|meowth_HP|testCountX_Y|always0~1_combout\) ) ) # ( !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\);

-- Location: FF_X18_Y33_N32
\data|meowth_HP|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~25_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(0));

-- Location: LABCELL_X18_Y33_N33
\data|meowth_HP|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~21_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~26\ ))
-- \data|meowth_HP|testCountX_Y|Add0~22\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|meowth_HP|testCountX_Y|Add0~26\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~21_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~22\);

-- Location: FF_X18_Y33_N35
\data|meowth_HP|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~21_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(1));

-- Location: LABCELL_X18_Y33_N36
\data|meowth_HP|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~29_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~22\ ))
-- \data|meowth_HP|testCountX_Y|Add0~30\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|meowth_HP|testCountX_Y|Add0~22\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~29_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~30\);

-- Location: FF_X18_Y33_N38
\data|meowth_HP|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~29_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(2));

-- Location: LABCELL_X18_Y33_N39
\data|meowth_HP|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~17_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~30\ ))
-- \data|meowth_HP|testCountX_Y|Add0~18\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|meowth_HP|testCountX_Y|Add0~30\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~17_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~18\);

-- Location: FF_X18_Y33_N41
\data|meowth_HP|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~17_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(3));

-- Location: LABCELL_X18_Y33_N42
\data|meowth_HP|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~5_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~18\ ))
-- \data|meowth_HP|testCountX_Y|Add0~6\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|meowth_HP|testCountX_Y|Add0~18\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~5_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~6\);

-- Location: FF_X18_Y33_N43
\data|meowth_HP|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~5_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(4));

-- Location: LABCELL_X18_Y33_N45
\data|meowth_HP|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~1_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~6\ ))
-- \data|meowth_HP|testCountX_Y|Add0~2\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|meowth_HP|testCountX_Y|Add0~6\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~1_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~2\);

-- Location: FF_X18_Y33_N47
\data|meowth_HP|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~1_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(5));

-- Location: LABCELL_X18_Y33_N48
\data|meowth_HP|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~13_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~2\ ))
-- \data|meowth_HP|testCountX_Y|Add0~14\ = CARRY(( \data|meowth_HP|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|meowth_HP|testCountX_Y|Add0~2\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~13_sumout\,
	cout => \data|meowth_HP|testCountX_Y|Add0~14\);

-- Location: FF_X18_Y33_N49
\data|meowth_HP|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~13_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(6));

-- Location: LABCELL_X18_Y33_N0
\data|meowth_HP|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|always0~0_combout\ = ( !\data|meowth_HP|testCountX_Y|out_y\(4) & ( (!\data|meowth_HP|testCountX_Y|out_y\(6) & (\data|meowth_HP|testCountX_Y|out_y\(2) & \data|meowth_HP|testCountX_Y|out_y\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(6),
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(2),
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(5),
	datae => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|meowth_HP|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X18_Y33_N51
\data|meowth_HP|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|Add0~9_sumout\ = SUM(( \data|meowth_HP|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|meowth_HP|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|meowth_HP|testCountX_Y|Add0~14\,
	sumout => \data|meowth_HP|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X18_Y33_N53
\data|meowth_HP|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add0~9_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_y[4]~0_combout\,
	ena => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_y\(7));

-- Location: LABCELL_X18_Y33_N57
\data|meowth_HP|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCountX_Y|always0~1_combout\ = ( \data|meowth_HP|testCountX_Y|always0~0_combout\ & ( !\data|meowth_HP|testCountX_Y|out_y\(7) & ( (!\data|meowth_HP|testCountX_Y|out_y\(1) & (!\data|meowth_HP|testCountX_Y|out_y\(0) & 
-- !\data|meowth_HP|testCountX_Y|out_y\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(0),
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(3),
	datae => \data|meowth_HP|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(7),
	combout => \data|meowth_HP|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X18_Y32_N54
\control|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector4~0_combout\ = ( \control|presentstate.draw_hp_pikachu~q\ & ( \control|presentstate.draw_hp_meowth~q\ & ( (!\data|pikachu_HP|testCountX_Y|Equal1~1_combout\) # ((!\data|pikachu_HP|testCountX_Y|always0~1_combout\) # 
-- ((\data|meowth_HP|testCountX_Y|always0~1_combout\ & \data|meowth_HP|testCountX_Y|Equal1~1_combout\))) ) ) ) # ( !\control|presentstate.draw_hp_pikachu~q\ & ( \control|presentstate.draw_hp_meowth~q\ & ( (\data|meowth_HP|testCountX_Y|always0~1_combout\ & 
-- \data|meowth_HP|testCountX_Y|Equal1~1_combout\) ) ) ) # ( \control|presentstate.draw_hp_pikachu~q\ & ( !\control|presentstate.draw_hp_meowth~q\ & ( (!\data|pikachu_HP|testCountX_Y|Equal1~1_combout\) # (!\data|pikachu_HP|testCountX_Y|always0~1_combout\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000011000000111111111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \data|meowth_HP|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_always0~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	dataf => \control|ALT_INV_presentstate.draw_hp_meowth~q\,
	combout => \control|Selector4~0_combout\);

-- Location: FF_X18_Y32_N56
\control|presentstate.draw_hp_pikachu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_hp_pikachu~q\);

-- Location: LABCELL_X18_Y35_N27
\data|pikachu_HP|testCountX_Y|out_x[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\ = ( \control|presentstate.draw_hp_pikachu~q\ & ( \data|pikachu_HP|testCountX_Y|Equal1~1_combout\ ) ) # ( !\control|presentstate.draw_hp_pikachu~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	combout => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\);

-- Location: FF_X18_Y35_N32
\data|pikachu_HP|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~1_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(0));

-- Location: LABCELL_X18_Y35_N33
\data|pikachu_HP|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~5_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~2\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~6\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|pikachu_HP|testCountX_Y|Add1~2\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~5_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~6\);

-- Location: FF_X18_Y35_N34
\data|pikachu_HP|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~5_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(1));

-- Location: LABCELL_X18_Y35_N36
\data|pikachu_HP|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~33_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~6\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~34\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|pikachu_HP|testCountX_Y|Add1~6\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~33_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~34\);

-- Location: FF_X18_Y35_N38
\data|pikachu_HP|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~33_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(2));

-- Location: LABCELL_X18_Y35_N39
\data|pikachu_HP|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~29_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~34\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~30\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|pikachu_HP|testCountX_Y|Add1~34\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~29_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~30\);

-- Location: FF_X18_Y35_N41
\data|pikachu_HP|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~29_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(3));

-- Location: LABCELL_X18_Y35_N42
\data|pikachu_HP|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~13_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~30\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~14\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|pikachu_HP|testCountX_Y|Add1~30\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~13_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~14\);

-- Location: FF_X18_Y35_N43
\data|pikachu_HP|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~13_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(4));

-- Location: LABCELL_X18_Y35_N45
\data|pikachu_HP|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~25_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~14\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~26\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|pikachu_HP|testCountX_Y|Add1~14\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~25_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~26\);

-- Location: FF_X18_Y35_N47
\data|pikachu_HP|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~25_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(5));

-- Location: LABCELL_X18_Y35_N48
\data|pikachu_HP|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~21_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~26\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~22\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|pikachu_HP|testCountX_Y|Add1~26\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~21_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~22\);

-- Location: FF_X18_Y35_N50
\data|pikachu_HP|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~21_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(6));

-- Location: LABCELL_X18_Y35_N51
\data|pikachu_HP|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~17_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~22\ ))
-- \data|pikachu_HP|testCountX_Y|Add1~18\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|pikachu_HP|testCountX_Y|Add1~22\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~17_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add1~18\);

-- Location: FF_X18_Y35_N52
\data|pikachu_HP|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~17_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(7));

-- Location: LABCELL_X18_Y35_N24
\data|pikachu_HP|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Equal1~0_combout\ = ( \data|pikachu_HP|testCountX_Y|out_x\(3) & ( (!\data|pikachu_HP|testCountX_Y|out_x\(2) & (\data|pikachu_HP|testCountX_Y|out_x\(7) & (!\data|pikachu_HP|testCountX_Y|out_x\(6) & 
-- !\data|pikachu_HP|testCountX_Y|out_x\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(2),
	datab => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(7),
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(6),
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|pikachu_HP|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X18_Y35_N54
\data|pikachu_HP|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add1~9_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|pikachu_HP|testCountX_Y|Add1~18\,
	sumout => \data|pikachu_HP|testCountX_Y|Add1~9_sumout\);

-- Location: FF_X18_Y35_N56
\data|pikachu_HP|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~9_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x\(8));

-- Location: LABCELL_X16_Y33_N12
\data|pikachu_HP|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Equal1~1_combout\ = ( !\data|pikachu_HP|testCountX_Y|out_x\(0) & ( (!\data|pikachu_HP|testCountX_Y|out_x\(1) & (\data|pikachu_HP|testCountX_Y|Equal1~0_combout\ & (!\data|pikachu_HP|testCountX_Y|out_x\(4) & 
-- !\data|pikachu_HP|testCountX_Y|out_x\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(1),
	datab => \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(4),
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|pikachu_HP|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X16_Y33_N15
\data|pikachu_HP|testCountX_Y|out_y[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\ = ( \data|pikachu_HP|testCountX_Y|always0~1_combout\ ) # ( !\data|pikachu_HP|testCountX_Y|always0~1_combout\ & ( (!\data|pikachu_HP|testCountX_Y|Equal1~1_combout\) # (!\control|presentstate.reset_state~q\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|pikachu_HP|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\);

-- Location: FF_X16_Y33_N32
\data|pikachu_HP|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~9_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(0));

-- Location: LABCELL_X16_Y33_N33
\data|pikachu_HP|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~5_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~10\ ))
-- \data|pikachu_HP|testCountX_Y|Add0~6\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|pikachu_HP|testCountX_Y|Add0~10\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~5_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~6\);

-- Location: FF_X16_Y33_N35
\data|pikachu_HP|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~5_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(1));

-- Location: LABCELL_X16_Y33_N36
\data|pikachu_HP|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~25_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~6\ ))
-- \data|pikachu_HP|testCountX_Y|Add0~26\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|pikachu_HP|testCountX_Y|Add0~6\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~25_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~26\);

-- Location: FF_X16_Y33_N37
\data|pikachu_HP|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~25_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(2));

-- Location: LABCELL_X16_Y33_N39
\data|pikachu_HP|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~1_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~26\ ))
-- \data|pikachu_HP|testCountX_Y|Add0~2\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|pikachu_HP|testCountX_Y|Add0~26\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~1_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~2\);

-- Location: FF_X16_Y33_N40
\data|pikachu_HP|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~1_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(3));

-- Location: LABCELL_X16_Y33_N42
\data|pikachu_HP|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~21_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~2\ ))
-- \data|pikachu_HP|testCountX_Y|Add0~22\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|pikachu_HP|testCountX_Y|Add0~2\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~21_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~22\);

-- Location: FF_X16_Y33_N43
\data|pikachu_HP|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~21_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(4));

-- Location: FF_X16_Y33_N38
\data|pikachu_HP|testCountX_Y|out_y[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~25_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y[2]~DUPLICATE_q\);

-- Location: FF_X16_Y33_N46
\data|pikachu_HP|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~17_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(5));

-- Location: LABCELL_X16_Y33_N45
\data|pikachu_HP|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~17_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~22\ ))
-- \data|pikachu_HP|testCountX_Y|Add0~18\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|pikachu_HP|testCountX_Y|Add0~22\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~17_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~18\);

-- Location: FF_X16_Y33_N47
\data|pikachu_HP|testCountX_Y|out_y[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~17_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y[5]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y33_N48
\data|pikachu_HP|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~29_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~18\ ))
-- \data|pikachu_HP|testCountX_Y|Add0~30\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|pikachu_HP|testCountX_Y|Add0~18\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~29_sumout\,
	cout => \data|pikachu_HP|testCountX_Y|Add0~30\);

-- Location: FF_X16_Y33_N50
\data|pikachu_HP|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~29_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(6));

-- Location: LABCELL_X16_Y33_N18
\data|pikachu_HP|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|always0~0_combout\ = ( \data|pikachu_HP|testCountX_Y|out_y[5]~DUPLICATE_q\ & ( !\data|pikachu_HP|testCountX_Y|out_y\(6) & ( (!\data|pikachu_HP|testCountX_Y|out_y\(4) & \data|pikachu_HP|testCountX_Y|out_y[2]~DUPLICATE_q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(4),
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\,
	datae => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[5]~DUPLICATE_q\,
	dataf => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|pikachu_HP|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X16_Y33_N51
\data|pikachu_HP|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|Add0~13_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|pikachu_HP|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|pikachu_HP|testCountX_Y|Add0~30\,
	sumout => \data|pikachu_HP|testCountX_Y|Add0~13_sumout\);

-- Location: FF_X16_Y33_N53
\data|pikachu_HP|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~13_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y\(7));

-- Location: LABCELL_X16_Y33_N6
\data|pikachu_HP|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCountX_Y|always0~1_combout\ = ( !\data|pikachu_HP|testCountX_Y|out_y\(7) & ( (!\data|pikachu_HP|testCountX_Y|out_y\(1) & (!\data|pikachu_HP|testCountX_Y|out_y\(0) & (\data|pikachu_HP|testCountX_Y|always0~0_combout\ & 
-- !\data|pikachu_HP|testCountX_Y|out_y\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(0),
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_always0~0_combout\,
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(3),
	dataf => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(7),
	combout => \data|pikachu_HP|testCountX_Y|always0~1_combout\);

-- Location: MLABCELL_X15_Y35_N0
\data|team_rocket|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~1_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_rocket|testCountX_Y|Add1~2\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|team_rocket|testCountX_Y|Add1~1_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~2\);

-- Location: MLABCELL_X15_Y35_N51
\data|team_rocket|testCountX_Y|out_x[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|out_x[6]~0_combout\ = (!\control|presentstate.draw_team_rocket~q\) # (\data|team_rocket|testCountX_Y|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	datad => \data|team_rocket|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\);

-- Location: FF_X15_Y35_N1
\data|team_rocket|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~1_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(0));

-- Location: MLABCELL_X15_Y35_N3
\data|team_rocket|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~5_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~2\ ))
-- \data|team_rocket|testCountX_Y|Add1~6\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|team_rocket|testCountX_Y|Add1~2\,
	sumout => \data|team_rocket|testCountX_Y|Add1~5_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~6\);

-- Location: FF_X15_Y35_N5
\data|team_rocket|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~5_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(1));

-- Location: MLABCELL_X15_Y35_N6
\data|team_rocket|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~9_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~6\ ))
-- \data|team_rocket|testCountX_Y|Add1~10\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|team_rocket|testCountX_Y|Add1~6\,
	sumout => \data|team_rocket|testCountX_Y|Add1~9_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~10\);

-- Location: FF_X15_Y35_N7
\data|team_rocket|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~9_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(2));

-- Location: MLABCELL_X15_Y35_N9
\data|team_rocket|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~21_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~10\ ))
-- \data|team_rocket|testCountX_Y|Add1~22\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|team_rocket|testCountX_Y|Add1~10\,
	sumout => \data|team_rocket|testCountX_Y|Add1~21_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~22\);

-- Location: FF_X15_Y35_N11
\data|team_rocket|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~21_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(3));

-- Location: MLABCELL_X15_Y35_N12
\data|team_rocket|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~17_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~22\ ))
-- \data|team_rocket|testCountX_Y|Add1~18\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|team_rocket|testCountX_Y|Add1~22\,
	sumout => \data|team_rocket|testCountX_Y|Add1~17_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~18\);

-- Location: FF_X15_Y35_N14
\data|team_rocket|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~17_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(4));

-- Location: MLABCELL_X15_Y35_N15
\data|team_rocket|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~13_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~18\ ))
-- \data|team_rocket|testCountX_Y|Add1~14\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|team_rocket|testCountX_Y|Add1~18\,
	sumout => \data|team_rocket|testCountX_Y|Add1~13_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~14\);

-- Location: FF_X15_Y35_N17
\data|team_rocket|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~13_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(5));

-- Location: MLABCELL_X15_Y35_N18
\data|team_rocket|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~33_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~14\ ))
-- \data|team_rocket|testCountX_Y|Add1~34\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|team_rocket|testCountX_Y|Add1~14\,
	sumout => \data|team_rocket|testCountX_Y|Add1~33_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~34\);

-- Location: FF_X15_Y35_N20
\data|team_rocket|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~33_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(6));

-- Location: MLABCELL_X15_Y35_N21
\data|team_rocket|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~29_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~34\ ))
-- \data|team_rocket|testCountX_Y|Add1~30\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|team_rocket|testCountX_Y|Add1~34\,
	sumout => \data|team_rocket|testCountX_Y|Add1~29_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add1~30\);

-- Location: FF_X15_Y35_N23
\data|team_rocket|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~29_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(7));

-- Location: MLABCELL_X15_Y35_N24
\data|team_rocket|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add1~25_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|team_rocket|testCountX_Y|Add1~30\,
	sumout => \data|team_rocket|testCountX_Y|Add1~25_sumout\);

-- Location: FF_X15_Y35_N25
\data|team_rocket|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add1~25_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_x\(8));

-- Location: MLABCELL_X15_Y35_N48
\data|team_rocket|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Equal1~0_combout\ = ( \data|team_rocket|testCountX_Y|out_x\(6) & ( (!\data|team_rocket|testCountX_Y|out_x\(1) & (!\data|team_rocket|testCountX_Y|out_x\(8) & (\data|team_rocket|testCountX_Y|out_x\(2) & 
-- !\data|team_rocket|testCountX_Y|out_x\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(1),
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(8),
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(2),
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(7),
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|team_rocket|testCountX_Y|Equal1~0_combout\);

-- Location: MLABCELL_X15_Y35_N54
\data|team_rocket|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Equal1~1_combout\ = ( \data|team_rocket|testCountX_Y|out_x\(0) & ( !\data|team_rocket|testCountX_Y|out_x\(5) & ( (!\data|team_rocket|testCountX_Y|out_x\(4) & (\data|team_rocket|testCountX_Y|Equal1~0_combout\ & 
-- !\data|team_rocket|testCountX_Y|out_x\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|team_rocket|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(3),
	datae => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(5),
	combout => \data|team_rocket|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X22_Y33_N0
\data|team_rocket|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~13_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_rocket|testCountX_Y|Add0~14\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|team_rocket|testCountX_Y|Add0~13_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~14\);

-- Location: LABCELL_X22_Y33_N57
\data|team_rocket|testCountX_Y|out_y[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|out_y[5]~0_combout\ = ( \data|team_rocket|testCountX_Y|always0~1_combout\ ) # ( !\data|team_rocket|testCountX_Y|always0~1_combout\ & ( (!\control|presentstate.reset_state~q\) # 
-- (!\data|team_rocket|testCountX_Y|Equal1~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|team_rocket|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\);

-- Location: FF_X22_Y33_N1
\data|team_rocket|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~13_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(0));

-- Location: LABCELL_X22_Y33_N3
\data|team_rocket|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~9_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~14\ ))
-- \data|team_rocket|testCountX_Y|Add0~10\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|team_rocket|testCountX_Y|Add0~14\,
	sumout => \data|team_rocket|testCountX_Y|Add0~9_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~10\);

-- Location: FF_X22_Y33_N4
\data|team_rocket|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~9_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(1));

-- Location: LABCELL_X22_Y33_N6
\data|team_rocket|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~29_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~10\ ))
-- \data|team_rocket|testCountX_Y|Add0~30\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|team_rocket|testCountX_Y|Add0~10\,
	sumout => \data|team_rocket|testCountX_Y|Add0~29_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~30\);

-- Location: FF_X22_Y33_N7
\data|team_rocket|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~29_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(2));

-- Location: LABCELL_X22_Y33_N9
\data|team_rocket|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~25_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~30\ ))
-- \data|team_rocket|testCountX_Y|Add0~26\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|team_rocket|testCountX_Y|Add0~30\,
	sumout => \data|team_rocket|testCountX_Y|Add0~25_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~26\);

-- Location: FF_X22_Y33_N10
\data|team_rocket|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~25_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(3));

-- Location: LABCELL_X22_Y33_N12
\data|team_rocket|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~21_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~26\ ))
-- \data|team_rocket|testCountX_Y|Add0~22\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|team_rocket|testCountX_Y|Add0~26\,
	sumout => \data|team_rocket|testCountX_Y|Add0~21_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~22\);

-- Location: FF_X22_Y33_N14
\data|team_rocket|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~21_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(4));

-- Location: LABCELL_X22_Y33_N15
\data|team_rocket|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~17_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~22\ ))
-- \data|team_rocket|testCountX_Y|Add0~18\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|team_rocket|testCountX_Y|Add0~22\,
	sumout => \data|team_rocket|testCountX_Y|Add0~17_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~18\);

-- Location: FF_X22_Y33_N17
\data|team_rocket|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~17_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(5));

-- Location: LABCELL_X22_Y33_N51
\data|team_rocket|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|always0~0_combout\ = ( !\data|team_rocket|testCountX_Y|out_y\(3) & ( !\data|team_rocket|testCountX_Y|out_y\(5) & ( (!\data|team_rocket|testCountX_Y|out_y\(4) & \data|team_rocket|testCountX_Y|out_y\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(4),
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(2),
	datae => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(3),
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(5),
	combout => \data|team_rocket|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X22_Y33_N18
\data|team_rocket|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~5_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~18\ ))
-- \data|team_rocket|testCountX_Y|Add0~6\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|team_rocket|testCountX_Y|Add0~18\,
	sumout => \data|team_rocket|testCountX_Y|Add0~5_sumout\,
	cout => \data|team_rocket|testCountX_Y|Add0~6\);

-- Location: FF_X22_Y33_N19
\data|team_rocket|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~5_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(6));

-- Location: LABCELL_X22_Y33_N21
\data|team_rocket|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|Add0~1_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|team_rocket|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|team_rocket|testCountX_Y|Add0~6\,
	sumout => \data|team_rocket|testCountX_Y|Add0~1_sumout\);

-- Location: FF_X22_Y33_N23
\data|team_rocket|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCountX_Y|Add0~1_sumout\,
	sclr => \data|team_rocket|testCountX_Y|out_y[5]~0_combout\,
	ena => \data|team_rocket|testCountX_Y|out_x[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCountX_Y|out_y\(7));

-- Location: LABCELL_X22_Y33_N24
\data|team_rocket|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCountX_Y|always0~1_combout\ = ( !\data|team_rocket|testCountX_Y|out_y\(7) & ( \data|team_rocket|testCountX_Y|out_y\(6) & ( (\data|team_rocket|testCountX_Y|always0~0_combout\ & (\data|team_rocket|testCountX_Y|out_y\(1) & 
-- !\data|team_rocket|testCountX_Y|out_y\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCountX_Y|ALT_INV_always0~0_combout\,
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(1),
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(0),
	datae => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(7),
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(6),
	combout => \data|team_rocket|testCountX_Y|always0~1_combout\);

-- Location: MLABCELL_X15_Y31_N24
\control|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector5~0_combout\ = ( \control|presentstate.draw_team_rocket~q\ & ( \data|team_rocket|testCountX_Y|always0~1_combout\ & ( (!\data|team_rocket|testCountX_Y|Equal1~1_combout\) # ((\data|pikachu_HP|testCountX_Y|always0~1_combout\ & 
-- (\control|presentstate.draw_hp_pikachu~q\ & \data|pikachu_HP|testCountX_Y|Equal1~1_combout\))) ) ) ) # ( !\control|presentstate.draw_team_rocket~q\ & ( \data|team_rocket|testCountX_Y|always0~1_combout\ & ( (\data|pikachu_HP|testCountX_Y|always0~1_combout\ 
-- & (\control|presentstate.draw_hp_pikachu~q\ & \data|pikachu_HP|testCountX_Y|Equal1~1_combout\)) ) ) ) # ( \control|presentstate.draw_team_rocket~q\ & ( !\data|team_rocket|testCountX_Y|always0~1_combout\ ) ) # ( !\control|presentstate.draw_team_rocket~q\ & 
-- ( !\data|team_rocket|testCountX_Y|always0~1_combout\ & ( (\data|pikachu_HP|testCountX_Y|always0~1_combout\ & (\control|presentstate.draw_hp_pikachu~q\ & \data|pikachu_HP|testCountX_Y|Equal1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111111111111100000001000000011111111100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_always0~1_combout\,
	datab => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \data|team_rocket|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector5~0_combout\);

-- Location: FF_X15_Y31_N26
\control|presentstate.draw_team_rocket\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_team_rocket~q\);

-- Location: MLABCELL_X15_Y31_N42
\control|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector6~0_combout\ = ( \control|presentstate.draw_trainer~q\ & ( \data|team_rocket|testCountX_Y|always0~1_combout\ & ( (!\data|trainer|testCountX_Y|Equal1~1_combout\) # ((!\data|trainer|testCountX_Y|always0~1_combout\) # 
-- ((\control|presentstate.draw_team_rocket~q\ & \data|team_rocket|testCountX_Y|Equal1~1_combout\))) ) ) ) # ( !\control|presentstate.draw_trainer~q\ & ( \data|team_rocket|testCountX_Y|always0~1_combout\ & ( (\control|presentstate.draw_team_rocket~q\ & 
-- \data|team_rocket|testCountX_Y|Equal1~1_combout\) ) ) ) # ( \control|presentstate.draw_trainer~q\ & ( !\data|team_rocket|testCountX_Y|always0~1_combout\ & ( (!\data|trainer|testCountX_Y|Equal1~1_combout\) # (!\data|trainer|testCountX_Y|always0~1_combout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000011111110111011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \data|trainer|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	datad => \data|team_rocket|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_trainer~q\,
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_always0~1_combout\,
	combout => \control|Selector6~0_combout\);

-- Location: FF_X15_Y31_N44
\control|presentstate.draw_trainer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector6~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_trainer~q\);

-- Location: LABCELL_X22_Y34_N9
\data|trainer|testCountX_Y|out_x[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|out_x[2]~0_combout\ = ( \data|trainer|testCountX_Y|Equal1~1_combout\ ) # ( !\data|trainer|testCountX_Y|Equal1~1_combout\ & ( !\control|presentstate.draw_trainer~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_trainer~q\,
	dataf => \data|trainer|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|trainer|testCountX_Y|out_x[2]~0_combout\);

-- Location: FF_X22_Y34_N31
\data|trainer|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~13_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(0));

-- Location: LABCELL_X22_Y34_N33
\data|trainer|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~17_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~14\ ))
-- \data|trainer|testCountX_Y|Add1~18\ = CARRY(( \data|trainer|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|trainer|testCountX_Y|Add1~14\,
	sumout => \data|trainer|testCountX_Y|Add1~17_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~18\);

-- Location: FF_X22_Y34_N35
\data|trainer|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~17_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(1));

-- Location: LABCELL_X22_Y34_N36
\data|trainer|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~21_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~18\ ))
-- \data|trainer|testCountX_Y|Add1~22\ = CARRY(( \data|trainer|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|trainer|testCountX_Y|Add1~18\,
	sumout => \data|trainer|testCountX_Y|Add1~21_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~22\);

-- Location: FF_X22_Y34_N38
\data|trainer|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~21_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(2));

-- Location: LABCELL_X22_Y34_N39
\data|trainer|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~25_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~22\ ))
-- \data|trainer|testCountX_Y|Add1~26\ = CARRY(( \data|trainer|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|trainer|testCountX_Y|Add1~22\,
	sumout => \data|trainer|testCountX_Y|Add1~25_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~26\);

-- Location: FF_X22_Y34_N41
\data|trainer|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~25_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(3));

-- Location: LABCELL_X22_Y34_N42
\data|trainer|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~29_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~26\ ))
-- \data|trainer|testCountX_Y|Add1~30\ = CARRY(( \data|trainer|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|trainer|testCountX_Y|Add1~26\,
	sumout => \data|trainer|testCountX_Y|Add1~29_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~30\);

-- Location: FF_X22_Y34_N44
\data|trainer|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~29_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(4));

-- Location: LABCELL_X22_Y34_N45
\data|trainer|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~33_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~30\ ))
-- \data|trainer|testCountX_Y|Add1~34\ = CARRY(( \data|trainer|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|trainer|testCountX_Y|Add1~30\,
	sumout => \data|trainer|testCountX_Y|Add1~33_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~34\);

-- Location: FF_X22_Y34_N47
\data|trainer|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~33_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(5));

-- Location: LABCELL_X22_Y34_N48
\data|trainer|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~9_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~34\ ))
-- \data|trainer|testCountX_Y|Add1~10\ = CARRY(( \data|trainer|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|trainer|testCountX_Y|Add1~34\,
	sumout => \data|trainer|testCountX_Y|Add1~9_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~10\);

-- Location: FF_X22_Y34_N50
\data|trainer|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~9_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(6));

-- Location: LABCELL_X22_Y34_N51
\data|trainer|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~5_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~10\ ))
-- \data|trainer|testCountX_Y|Add1~6\ = CARRY(( \data|trainer|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|trainer|testCountX_Y|Add1~10\,
	sumout => \data|trainer|testCountX_Y|Add1~5_sumout\,
	cout => \data|trainer|testCountX_Y|Add1~6\);

-- Location: FF_X22_Y34_N53
\data|trainer|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~5_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(7));

-- Location: LABCELL_X22_Y34_N54
\data|trainer|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Add1~1_sumout\ = SUM(( \data|trainer|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|trainer|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|trainer|testCountX_Y|Add1~6\,
	sumout => \data|trainer|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X22_Y34_N55
\data|trainer|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~1_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x\(8));

-- Location: LABCELL_X22_Y34_N6
\data|trainer|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Equal1~0_combout\ = ( !\data|trainer|testCountX_Y|out_x\(6) & ( (\data|trainer|testCountX_Y|out_x\(2) & (\data|trainer|testCountX_Y|out_x\(5) & (!\data|trainer|testCountX_Y|out_x\(0) & !\data|trainer|testCountX_Y|out_x\(8)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_x\(2),
	datab => \data|trainer|testCountX_Y|ALT_INV_out_x\(5),
	datac => \data|trainer|testCountX_Y|ALT_INV_out_x\(0),
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|trainer|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|trainer|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X22_Y34_N24
\data|trainer|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCountX_Y|Equal1~1_combout\ = ( \data|trainer|testCountX_Y|out_x\(4) & ( (!\data|trainer|testCountX_Y|out_x\(7) & (\data|trainer|testCountX_Y|out_x\(3) & (\data|trainer|testCountX_Y|out_x\(1) & 
-- \data|trainer|testCountX_Y|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|trainer|testCountX_Y|ALT_INV_out_x\(3),
	datac => \data|trainer|testCountX_Y|ALT_INV_out_x\(1),
	datad => \data|trainer|testCountX_Y|ALT_INV_Equal1~0_combout\,
	dataf => \data|trainer|testCountX_Y|ALT_INV_out_x\(4),
	combout => \data|trainer|testCountX_Y|Equal1~1_combout\);

-- Location: MLABCELL_X15_Y31_N12
\control|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector7~0_combout\ = ( \control|presentstate.draw_menu~q\ & ( \control|presentstate.draw_trainer~q\ & ( (!\data|Menu|testCountX_Y|always0~1_combout\) # ((!\data|Menu|testCountX_Y|Equal1~1_combout\) # 
-- ((\data|trainer|testCountX_Y|Equal1~1_combout\ & \data|trainer|testCountX_Y|always0~1_combout\))) ) ) ) # ( !\control|presentstate.draw_menu~q\ & ( \control|presentstate.draw_trainer~q\ & ( (\data|trainer|testCountX_Y|Equal1~1_combout\ & 
-- \data|trainer|testCountX_Y|always0~1_combout\) ) ) ) # ( \control|presentstate.draw_menu~q\ & ( !\control|presentstate.draw_trainer~q\ & ( (!\data|Menu|testCountX_Y|always0~1_combout\) # (!\data|Menu|testCountX_Y|Equal1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000010101011111110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datab => \data|Menu|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \data|Menu|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \data|trainer|testCountX_Y|ALT_INV_always0~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_menu~q\,
	dataf => \control|ALT_INV_presentstate.draw_trainer~q\,
	combout => \control|Selector7~0_combout\);

-- Location: FF_X15_Y31_N14
\control|presentstate.draw_menu\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector7~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_menu~q\);

-- Location: LABCELL_X19_Y34_N15
\data|Menu|testCountX_Y|out_x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|out_x[0]~0_combout\ = ( \control|presentstate.draw_menu~q\ & ( \data|Menu|testCountX_Y|Equal1~1_combout\ ) ) # ( !\control|presentstate.draw_menu~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.draw_menu~q\,
	combout => \data|Menu|testCountX_Y|out_x[0]~0_combout\);

-- Location: FF_X19_Y34_N31
\data|Menu|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~1_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(0));

-- Location: LABCELL_X19_Y34_N33
\data|Menu|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~5_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~2\ ))
-- \data|Menu|testCountX_Y|Add1~6\ = CARRY(( \data|Menu|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|Menu|testCountX_Y|Add1~2\,
	sumout => \data|Menu|testCountX_Y|Add1~5_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~6\);

-- Location: FF_X19_Y34_N35
\data|Menu|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~5_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(1));

-- Location: LABCELL_X19_Y34_N36
\data|Menu|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~9_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~6\ ))
-- \data|Menu|testCountX_Y|Add1~10\ = CARRY(( \data|Menu|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|Menu|testCountX_Y|Add1~6\,
	sumout => \data|Menu|testCountX_Y|Add1~9_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~10\);

-- Location: FF_X19_Y34_N37
\data|Menu|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~9_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(2));

-- Location: LABCELL_X19_Y34_N39
\data|Menu|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~13_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~10\ ))
-- \data|Menu|testCountX_Y|Add1~14\ = CARRY(( \data|Menu|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|Menu|testCountX_Y|Add1~10\,
	sumout => \data|Menu|testCountX_Y|Add1~13_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~14\);

-- Location: FF_X19_Y34_N41
\data|Menu|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~13_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(3));

-- Location: LABCELL_X19_Y34_N42
\data|Menu|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~17_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~14\ ))
-- \data|Menu|testCountX_Y|Add1~18\ = CARRY(( \data|Menu|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|Menu|testCountX_Y|Add1~14\,
	sumout => \data|Menu|testCountX_Y|Add1~17_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~18\);

-- Location: FF_X19_Y34_N43
\data|Menu|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~17_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(4));

-- Location: LABCELL_X19_Y34_N45
\data|Menu|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~33_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~18\ ))
-- \data|Menu|testCountX_Y|Add1~34\ = CARRY(( \data|Menu|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|Menu|testCountX_Y|Add1~18\,
	sumout => \data|Menu|testCountX_Y|Add1~33_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~34\);

-- Location: FF_X19_Y34_N47
\data|Menu|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~33_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(5));

-- Location: LABCELL_X19_Y34_N48
\data|Menu|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~29_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~34\ ))
-- \data|Menu|testCountX_Y|Add1~30\ = CARRY(( \data|Menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|Menu|testCountX_Y|Add1~34\,
	sumout => \data|Menu|testCountX_Y|Add1~29_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~30\);

-- Location: FF_X19_Y34_N49
\data|Menu|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~29_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(6));

-- Location: LABCELL_X19_Y34_N51
\data|Menu|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~25_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~30\ ))
-- \data|Menu|testCountX_Y|Add1~26\ = CARRY(( \data|Menu|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|Menu|testCountX_Y|Add1~30\,
	sumout => \data|Menu|testCountX_Y|Add1~25_sumout\,
	cout => \data|Menu|testCountX_Y|Add1~26\);

-- Location: FF_X19_Y34_N53
\data|Menu|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~25_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(7));

-- Location: LABCELL_X19_Y34_N54
\data|Menu|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add1~21_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|Menu|testCountX_Y|Add1~26\,
	sumout => \data|Menu|testCountX_Y|Add1~21_sumout\);

-- Location: FF_X19_Y34_N55
\data|Menu|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~21_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x\(8));

-- Location: LABCELL_X19_Y34_N24
\data|Menu|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Equal1~0_combout\ = ( !\data|Menu|testCountX_Y|out_x\(8) & ( \data|Menu|testCountX_Y|out_x\(0) & ( (!\data|Menu|testCountX_Y|out_x\(6) & (\data|Menu|testCountX_Y|out_x\(7) & !\data|Menu|testCountX_Y|out_x\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|Menu|testCountX_Y|ALT_INV_out_x\(6),
	datac => \data|Menu|testCountX_Y|ALT_INV_out_x\(7),
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(5),
	datae => \data|Menu|testCountX_Y|ALT_INV_out_x\(8),
	dataf => \data|Menu|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|Menu|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X19_Y34_N18
\data|Menu|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Equal1~1_combout\ = ( \data|Menu|testCountX_Y|out_x\(2) & ( \data|Menu|testCountX_Y|out_x\(3) & ( (!\data|Menu|testCountX_Y|out_x\(1) & (\data|Menu|testCountX_Y|out_x\(4) & \data|Menu|testCountX_Y|Equal1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_out_x\(1),
	datab => \data|Menu|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|Menu|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datae => \data|Menu|testCountX_Y|ALT_INV_out_x\(2),
	dataf => \data|Menu|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|Menu|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X19_Y31_N27
\data|Menu|testCountX_Y|out_y[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|out_y[2]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\data|Menu|testCountX_Y|Equal1~1_combout\) # (\data|Menu|testCountX_Y|always0~1_combout\) ) ) # ( !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_always0~1_combout\,
	datad => \data|Menu|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|Menu|testCountX_Y|out_y[2]~0_combout\);

-- Location: FF_X19_Y31_N32
\data|Menu|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~29_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(0));

-- Location: LABCELL_X19_Y31_N33
\data|Menu|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~25_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~30\ ))
-- \data|Menu|testCountX_Y|Add0~26\ = CARRY(( \data|Menu|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|Menu|testCountX_Y|Add0~30\,
	sumout => \data|Menu|testCountX_Y|Add0~25_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~26\);

-- Location: FF_X19_Y31_N35
\data|Menu|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~25_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(1));

-- Location: LABCELL_X19_Y31_N36
\data|Menu|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~21_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~26\ ))
-- \data|Menu|testCountX_Y|Add0~22\ = CARRY(( \data|Menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|Menu|testCountX_Y|Add0~26\,
	sumout => \data|Menu|testCountX_Y|Add0~21_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~22\);

-- Location: FF_X19_Y31_N38
\data|Menu|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~21_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(2));

-- Location: LABCELL_X19_Y31_N39
\data|Menu|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~5_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~22\ ))
-- \data|Menu|testCountX_Y|Add0~6\ = CARRY(( \data|Menu|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|Menu|testCountX_Y|Add0~22\,
	sumout => \data|Menu|testCountX_Y|Add0~5_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~6\);

-- Location: FF_X19_Y31_N41
\data|Menu|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~5_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(3));

-- Location: LABCELL_X19_Y31_N42
\data|Menu|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~17_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~6\ ))
-- \data|Menu|testCountX_Y|Add0~18\ = CARRY(( \data|Menu|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|Menu|testCountX_Y|Add0~6\,
	sumout => \data|Menu|testCountX_Y|Add0~17_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~18\);

-- Location: FF_X19_Y31_N44
\data|Menu|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~17_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(4));

-- Location: LABCELL_X19_Y31_N45
\data|Menu|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~1_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~18\ ))
-- \data|Menu|testCountX_Y|Add0~2\ = CARRY(( \data|Menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|Menu|testCountX_Y|Add0~18\,
	sumout => \data|Menu|testCountX_Y|Add0~1_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~2\);

-- Location: FF_X19_Y31_N47
\data|Menu|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~1_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(5));

-- Location: LABCELL_X19_Y31_N48
\data|Menu|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~13_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~2\ ))
-- \data|Menu|testCountX_Y|Add0~14\ = CARRY(( \data|Menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|Menu|testCountX_Y|Add0~2\,
	sumout => \data|Menu|testCountX_Y|Add0~13_sumout\,
	cout => \data|Menu|testCountX_Y|Add0~14\);

-- Location: FF_X19_Y31_N50
\data|Menu|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~13_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(6));

-- Location: LABCELL_X19_Y31_N51
\data|Menu|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|Add0~9_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|Menu|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|Menu|testCountX_Y|Add0~14\,
	sumout => \data|Menu|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X19_Y31_N52
\data|Menu|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add0~9_sumout\,
	sclr => \data|Menu|testCountX_Y|out_y[2]~0_combout\,
	ena => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_y\(7));

-- Location: LABCELL_X19_Y31_N24
\data|Menu|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|always0~0_combout\ = ( \data|Menu|testCountX_Y|out_y\(4) & ( (!\data|Menu|testCountX_Y|out_y\(1) & (!\data|Menu|testCountX_Y|out_y\(0) & \data|Menu|testCountX_Y|out_y\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|Menu|testCountX_Y|ALT_INV_out_y\(0),
	datac => \data|Menu|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|Menu|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|Menu|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X19_Y31_N54
\data|Menu|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCountX_Y|always0~1_combout\ = ( !\data|Menu|testCountX_Y|out_y\(3) & ( (\data|Menu|testCountX_Y|out_y\(6) & (!\data|Menu|testCountX_Y|out_y\(7) & (\data|Menu|testCountX_Y|always0~0_combout\ & !\data|Menu|testCountX_Y|out_y\(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_out_y\(6),
	datab => \data|Menu|testCountX_Y|ALT_INV_out_y\(7),
	datac => \data|Menu|testCountX_Y|ALT_INV_always0~0_combout\,
	datad => \data|Menu|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|Menu|testCountX_Y|ALT_INV_out_y\(3),
	combout => \data|Menu|testCountX_Y|always0~1_combout\);

-- Location: MLABCELL_X15_Y31_N51
\control|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector8~0_combout\ = ( \data|Menu|testCountX_Y|Equal1~1_combout\ & ( (!\control|presentstate.draw_meowth~q\ & (\data|Menu|testCountX_Y|always0~1_combout\ & (\control|presentstate.draw_menu~q\))) # (\control|presentstate.draw_meowth~q\ & 
-- ((!\data|enemy_attack|draw_meowth|done~combout\) # ((\data|Menu|testCountX_Y|always0~1_combout\ & \control|presentstate.draw_menu~q\)))) ) ) # ( !\data|Menu|testCountX_Y|Equal1~1_combout\ & ( (\control|presentstate.draw_meowth~q\ & 
-- !\data|enemy_attack|draw_meowth|done~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010111000000110101011100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_meowth~q\,
	datab => \data|Menu|testCountX_Y|ALT_INV_always0~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_menu~q\,
	datad => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	dataf => \data|Menu|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \control|Selector8~0_combout\);

-- Location: FF_X15_Y31_N53
\control|presentstate.draw_meowth\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector8~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_meowth~q\);

-- Location: MLABCELL_X15_Y31_N48
\control|WideOr59~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr59~1_combout\ = ( !\control|presentstate.draw_meowth_va~q\ & ( (!\control|presentstate.draw_meowth~q\ & (!\control|presentstate.erase_meowth_qa~q\ & !\control|presentstate.draw_meowth_qa~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_meowth~q\,
	datac => \control|ALT_INV_presentstate.erase_meowth_qa~q\,
	datad => \control|ALT_INV_presentstate.draw_meowth_qa~q\,
	dataf => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	combout => \control|WideOr59~1_combout\);

-- Location: LABCELL_X23_Y33_N18
\data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\ & ( \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\,
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\);

-- Location: LABCELL_X23_Y33_N3
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\ ) # ( !\data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\ & ( \control|WideOr59~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr59~1_combout\,
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~2_combout\,
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\);

-- Location: FF_X22_Y31_N19
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~17_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6));

-- Location: LABCELL_X22_Y31_N21
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~13_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~18\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~13_sumout\);

-- Location: FF_X22_Y31_N23
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~13_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(7));

-- Location: LABCELL_X22_Y31_N54
\data|enemy_attack|draw_meowth|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\ = ( !\data|enemy_attack|draw_meowth|testCountX_Y|out_y\(7) & ( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2) & ( (\data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1) & 
-- (!\data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6) & (!\data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) & \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(6),
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(0),
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(3),
	datae => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(7),
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(2),
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X23_Y33_N21
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\ & ( (!\control|presentstate.reset_state~q\) # ((\data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\ & 
-- \data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\)) ) ) # ( !\data|enemy_attack|draw_meowth|testCountX_Y|Equal1~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111101011111000011110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~0_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~1_combout\,
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~2_combout\,
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\);

-- Location: FF_X22_Y31_N2
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~21_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0));

-- Location: LABCELL_X22_Y31_N3
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~9_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~22\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~10\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~22\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~9_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~10\);

-- Location: FF_X22_Y31_N5
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~9_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1));

-- Location: LABCELL_X22_Y31_N6
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~5_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~10\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~6\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~10\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~5_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~6\);

-- Location: FF_X22_Y31_N8
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~5_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2));

-- Location: LABCELL_X22_Y31_N9
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~1_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~6\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~2\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~6\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~1_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~2\);

-- Location: FF_X22_Y31_N11
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~1_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(3));

-- Location: LABCELL_X22_Y31_N12
\data|enemy_attack|draw_meowth|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~29_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~2\ ))
-- \data|enemy_attack|draw_meowth|testCountX_Y|Add0~30\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~2\,
	sumout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~29_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~30\);

-- Location: FF_X22_Y31_N13
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~29_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(4));

-- Location: FF_X22_Y31_N16
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~25_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(5));

-- Location: LABCELL_X23_Y33_N27
\data|enemy_attack|draw_meowth|testCountX_Y|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(4) & ( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\);

-- Location: LABCELL_X23_Y33_N24
\data|enemy_attack|draw_meowth|done\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|done~combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|Equal1~0_combout\ & ( (\data|enemy_attack|draw_meowth|testCountX_Y|always0~1_combout\ & (\data|enemy_attack|draw_meowth|testCountX_Y|Equal1~1_combout\ & 
-- \data|enemy_attack|draw_meowth|testCountX_Y|always0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~1_combout\,
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_always0~0_combout\,
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_Equal1~0_combout\,
	combout => \data|enemy_attack|draw_meowth|done~combout\);

-- Location: MLABCELL_X15_Y31_N3
\control|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector9~0_combout\ = ( \control|presentstate.draw_meowth~q\ & ( ((\control|presentstate.draw_team~q\ & ((!\data|team_menu|testCountX_Y|Equal1~2_combout\) # (!\data|team_menu|testCountX_Y|always0~1_combout\)))) # 
-- (\data|enemy_attack|draw_meowth|done~combout\) ) ) # ( !\control|presentstate.draw_meowth~q\ & ( (\control|presentstate.draw_team~q\ & ((!\data|team_menu|testCountX_Y|Equal1~2_combout\) # (!\data|team_menu|testCountX_Y|always0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101010001010100111111110101010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_team~q\,
	datab => \data|team_menu|testCountX_Y|ALT_INV_Equal1~2_combout\,
	datac => \data|team_menu|testCountX_Y|ALT_INV_always0~1_combout\,
	datad => \data|enemy_attack|draw_meowth|ALT_INV_done~combout\,
	dataf => \control|ALT_INV_presentstate.draw_meowth~q\,
	combout => \control|Selector9~0_combout\);

-- Location: FF_X15_Y31_N5
\control|presentstate.draw_team\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector9~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.draw_team~q\);

-- Location: LABCELL_X18_Y32_N27
\control|WideOr60~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr60~0_combout\ = ( !\control|presentstate.erase_HP_pikachu~q\ & ( (!\control|presentstate.draw_title~q\ & (!\control|presentstate.white_out~q\ & (!\control|presentstate.erase_pikachu_va~q\ & !\control|presentstate.erase_tb~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_title~q\,
	datab => \control|ALT_INV_presentstate.white_out~q\,
	datac => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	datad => \control|ALT_INV_presentstate.erase_tb~q\,
	dataf => \control|ALT_INV_presentstate.erase_HP_pikachu~q\,
	combout => \control|WideOr60~0_combout\);

-- Location: LABCELL_X13_Y31_N57
\control|Selector42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector42~0_combout\ = ( \control|presentstate.idle~q\ & ( (\data|pika_damage|d_calc|game_over~q\) # (\control|presentstate.win_screen~q\) ) ) # ( !\control|presentstate.idle~q\ & ( ((\control|presentstate.idle_m_qa~q\ & 
-- \data|pika_damage|d_calc|game_over~q\)) # (\control|presentstate.win_screen~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datac => \control|ALT_INV_presentstate.win_screen~q\,
	datad => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	dataf => \control|ALT_INV_presentstate.idle~q\,
	combout => \control|Selector42~0_combout\);

-- Location: FF_X13_Y31_N11
\control|presentstate.win_screen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \control|Selector42~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.win_screen~q\);

-- Location: LABCELL_X17_Y31_N51
\control|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|Selector43~0_combout\ = ( \control|presentstate.lose_screen~q\ ) # ( !\control|presentstate.lose_screen~q\ & ( (!\data|pika_damage|d_calc|game_over~q\ & (\control|presentstate.idle~q\ & \data|meowth_damage|d_calc|game_over~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111111111111111100000010000000101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_calc|ALT_INV_game_over~q\,
	datab => \control|ALT_INV_presentstate.idle~q\,
	datac => \data|meowth_damage|d_calc|ALT_INV_game_over~q\,
	datae => \control|ALT_INV_presentstate.lose_screen~q\,
	combout => \control|Selector43~0_combout\);

-- Location: FF_X17_Y31_N53
\control|presentstate.lose_screen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \control|Selector43~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \control|presentstate.lose_screen~q\);

-- Location: LABCELL_X9_Y32_N48
\control|WideOr62~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr62~0_combout\ = ( !\control|presentstate.draw_tb_3~q\ & ( !\control|presentstate.lose_screen~q\ & ( (!\control|presentstate.win_screen~q\ & (!\control|presentstate.draw_tb_1~q\ & (!\control|presentstate.draw_pikachu_tb~q\ & 
-- !\control|presentstate.draw_tb_2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.win_screen~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datac => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \control|ALT_INV_presentstate.lose_screen~q\,
	combout => \control|WideOr62~0_combout\);

-- Location: MLABCELL_X15_Y32_N36
\control|WideOr52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr52~0_combout\ = ( !\control|presentstate.idle_va_1~q\ & ( (!\control|presentstate.idle_va_2~q\ & (!\control|presentstate.draw_hurt_meowth_va~q\ & !\control|presentstate.done_va~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.idle_va_2~q\,
	datac => \control|ALT_INV_presentstate.draw_hurt_meowth_va~q\,
	datad => \control|ALT_INV_presentstate.done_va~q\,
	dataf => \control|ALT_INV_presentstate.idle_va_1~q\,
	combout => \control|WideOr52~0_combout\);

-- Location: LABCELL_X9_Y32_N54
\control|WideOr62~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr62~1_combout\ = ( \control|WideOr52~0_combout\ & ( (!\control|presentstate.p_vt~q\ & (!\control|presentstate.idle_p_va~q\ & (\control|WideOr62~0_combout\ & !\control|presentstate.draw_pikachu_va~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.p_vt~q\,
	datab => \control|ALT_INV_presentstate.idle_p_va~q\,
	datac => \control|ALT_INV_WideOr62~0_combout\,
	datad => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	dataf => \control|ALT_INV_WideOr52~0_combout\,
	combout => \control|WideOr62~1_combout\);

-- Location: LABCELL_X19_Y33_N51
\control|WideOr60\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr60~combout\ = ( \control|WideOr60~0_combout\ & ( \control|WideOr62~1_combout\ & ( !\control|presentstate.draw_team~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_team~q\,
	datae => \control|ALT_INV_WideOr60~0_combout\,
	dataf => \control|ALT_INV_WideOr62~1_combout\,
	combout => \control|WideOr60~combout\);

-- Location: FF_X16_Y33_N34
\data|pikachu_HP|testCountX_Y|out_y[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~5_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y[1]~DUPLICATE_q\);

-- Location: FF_X16_Y33_N31
\data|pikachu_HP|testCountX_Y|out_y[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~9_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y[0]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y33_N30
\data|pikachu_HP|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~21_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))
-- \data|pikachu_HP|Add1~22\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y[0]~DUPLICATE_q\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \data|pikachu_HP|Add1~21_sumout\,
	cout => \data|pikachu_HP|Add1~22\);

-- Location: LABCELL_X17_Y33_N33
\data|pikachu_HP|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~25_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y[1]~DUPLICATE_q\ ) + ( VCC ) + ( \data|pikachu_HP|Add1~22\ ))
-- \data|pikachu_HP|Add1~26\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y[1]~DUPLICATE_q\ ) + ( VCC ) + ( \data|pikachu_HP|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\,
	cin => \data|pikachu_HP|Add1~22\,
	sumout => \data|pikachu_HP|Add1~25_sumout\,
	cout => \data|pikachu_HP|Add1~26\);

-- Location: LABCELL_X17_Y33_N36
\data|pikachu_HP|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~29_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|pikachu_HP|Add1~26\ ))
-- \data|pikachu_HP|Add1~30\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|pikachu_HP|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|pikachu_HP|Add1~26\,
	sumout => \data|pikachu_HP|Add1~29_sumout\,
	cout => \data|pikachu_HP|Add1~30\);

-- Location: LABCELL_X17_Y33_N39
\data|pikachu_HP|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~17_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|pikachu_HP|Add1~30\ ))
-- \data|pikachu_HP|Add1~18\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|pikachu_HP|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|pikachu_HP|Add1~30\,
	sumout => \data|pikachu_HP|Add1~17_sumout\,
	cout => \data|pikachu_HP|Add1~18\);

-- Location: LABCELL_X17_Y33_N42
\data|pikachu_HP|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~5_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|pikachu_HP|Add1~18\ ))
-- \data|pikachu_HP|Add1~6\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|pikachu_HP|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|pikachu_HP|Add1~18\,
	sumout => \data|pikachu_HP|Add1~5_sumout\,
	cout => \data|pikachu_HP|Add1~6\);

-- Location: LABCELL_X17_Y33_N45
\data|pikachu_HP|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~1_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|pikachu_HP|Add1~6\ ))
-- \data|pikachu_HP|Add1~2\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|pikachu_HP|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|pikachu_HP|Add1~6\,
	sumout => \data|pikachu_HP|Add1~1_sumout\,
	cout => \data|pikachu_HP|Add1~2\);

-- Location: LABCELL_X9_Y32_N0
\control|WideOr63~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr63~2_combout\ = ( !\control|presentstate.draw_meowth_qa~q\ & ( !\control|presentstate.draw_meowth~q\ & ( (!\control|presentstate.draw_pikachu_va~q\ & (!\control|presentstate.draw_team_rocket~q\ & !\control|presentstate.draw_meowth_va~q\)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	datab => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	datac => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	datae => \control|ALT_INV_presentstate.draw_meowth_qa~q\,
	dataf => \control|ALT_INV_presentstate.draw_meowth~q\,
	combout => \control|WideOr63~2_combout\);

-- Location: LABCELL_X18_Y32_N48
\control|WideOr58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr58~0_combout\ = ( !\control|presentstate.draw_hp_meowth~q\ & ( !\control|presentstate.draw_title~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_title~q\,
	dataf => \control|ALT_INV_presentstate.draw_hp_meowth~q\,
	combout => \control|WideOr58~0_combout\);

-- Location: MLABCELL_X15_Y31_N0
\control|WideOr63~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr63~0_combout\ = ( !\control|presentstate.lose_screen~q\ & ( (!\control|presentstate.draw_team~q\ & (!\control|presentstate.erase_HP_meowth~q\ & !\control|presentstate.erase_pikachu_va~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_team~q\,
	datac => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	datad => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	dataf => \control|ALT_INV_presentstate.lose_screen~q\,
	combout => \control|WideOr63~0_combout\);

-- Location: LABCELL_X9_Y32_N42
\control|WideOr63\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr63~combout\ = ( \control|WideOr63~0_combout\ & ( !\control|presentstate.p_vt~q\ & ( (\control|WideOr63~2_combout\ & (!\control|presentstate.idle_p_va~q\ & (\control|WideOr52~0_combout\ & \control|WideOr58~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~2_combout\,
	datab => \control|ALT_INV_presentstate.idle_p_va~q\,
	datac => \control|ALT_INV_WideOr52~0_combout\,
	datad => \control|ALT_INV_WideOr58~0_combout\,
	datae => \control|ALT_INV_WideOr63~0_combout\,
	dataf => \control|ALT_INV_presentstate.p_vt~q\,
	combout => \control|WideOr63~combout\);

-- Location: LABCELL_X22_Y33_N30
\data|team_rocket|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add1~17_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(3) ) + ( VCC ) + ( !VCC ))
-- \data|team_rocket|Add1~18\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(3),
	cin => GND,
	sumout => \data|team_rocket|Add1~17_sumout\,
	cout => \data|team_rocket|Add1~18\);

-- Location: LABCELL_X22_Y33_N33
\data|team_rocket|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add1~5_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|team_rocket|Add1~18\ ))
-- \data|team_rocket|Add1~6\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|team_rocket|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|team_rocket|Add1~18\,
	sumout => \data|team_rocket|Add1~5_sumout\,
	cout => \data|team_rocket|Add1~6\);

-- Location: LABCELL_X22_Y33_N36
\data|team_rocket|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add1~1_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|team_rocket|Add1~6\ ))
-- \data|team_rocket|Add1~2\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|team_rocket|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|team_rocket|Add1~6\,
	sumout => \data|team_rocket|Add1~1_sumout\,
	cout => \data|team_rocket|Add1~2\);

-- Location: LABCELL_X9_Y32_N24
\control|WideOr62~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr62~4_combout\ = ( !\control|presentstate.draw_team_rocket~q\ & ( (!\control|presentstate.erase_pikachu_va~q\ & (!\control|presentstate.erase_tb~q\ & (!\control|presentstate.draw_hp_pikachu~q\ & !\control|presentstate.draw_pikachu_va~q\))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	datab => \control|ALT_INV_presentstate.erase_tb~q\,
	datac => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	datad => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	dataf => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	combout => \control|WideOr62~4_combout\);

-- Location: LABCELL_X9_Y32_N36
\control|WideOr62~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr62~2_combout\ = ( !\control|presentstate.draw_meowth_qa~q\ & ( !\control|presentstate.draw_meowth~q\ & ( (!\control|presentstate.draw_menu~q\ & !\control|presentstate.draw_meowth_va~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.draw_menu~q\,
	datac => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	datae => \control|ALT_INV_presentstate.draw_meowth_qa~q\,
	dataf => \control|ALT_INV_presentstate.draw_meowth~q\,
	combout => \control|WideOr62~2_combout\);

-- Location: LABCELL_X9_Y32_N6
\control|WideOr62\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr62~combout\ = ( \control|WideOr62~2_combout\ & ( \control|WideOr52~0_combout\ & ( (!\control|presentstate.p_vt~q\ & (\control|WideOr62~4_combout\ & (\control|WideOr62~0_combout\ & !\control|presentstate.idle_p_va~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.p_vt~q\,
	datab => \control|ALT_INV_WideOr62~4_combout\,
	datac => \control|ALT_INV_WideOr62~0_combout\,
	datad => \control|ALT_INV_presentstate.idle_p_va~q\,
	datae => \control|ALT_INV_WideOr62~2_combout\,
	dataf => \control|ALT_INV_WideOr52~0_combout\,
	combout => \control|WideOr62~combout\);

-- Location: LABCELL_X22_Y35_N30
\data|attack_one|draw_pika|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~21_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|draw_pika|Add1~22\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_one|draw_pika|Add1~21_sumout\,
	cout => \data|attack_one|draw_pika|Add1~22\);

-- Location: LABCELL_X22_Y35_N33
\data|attack_one|draw_pika|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~25_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|Add1~22\ ))
-- \data|attack_one|draw_pika|Add1~26\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_one|draw_pika|Add1~22\,
	sumout => \data|attack_one|draw_pika|Add1~25_sumout\,
	cout => \data|attack_one|draw_pika|Add1~26\);

-- Location: LABCELL_X22_Y35_N36
\data|attack_one|draw_pika|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~29_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~26\ ))
-- \data|attack_one|draw_pika|Add1~30\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_one|draw_pika|Add1~26\,
	sumout => \data|attack_one|draw_pika|Add1~29_sumout\,
	cout => \data|attack_one|draw_pika|Add1~30\);

-- Location: LABCELL_X22_Y35_N39
\data|attack_one|draw_pika|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~17_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~30\ ))
-- \data|attack_one|draw_pika|Add1~18\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_one|draw_pika|Add1~30\,
	sumout => \data|attack_one|draw_pika|Add1~17_sumout\,
	cout => \data|attack_one|draw_pika|Add1~18\);

-- Location: LABCELL_X22_Y35_N42
\data|attack_one|draw_pika|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~5_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~18\ ))
-- \data|attack_one|draw_pika|Add1~6\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_one|draw_pika|Add1~18\,
	sumout => \data|attack_one|draw_pika|Add1~5_sumout\,
	cout => \data|attack_one|draw_pika|Add1~6\);

-- Location: LABCELL_X22_Y35_N45
\data|attack_one|draw_pika|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~1_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|Add1~6\ ))
-- \data|attack_one|draw_pika|Add1~2\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_one|draw_pika|Add1~6\,
	sumout => \data|attack_one|draw_pika|Add1~1_sumout\,
	cout => \data|attack_one|draw_pika|Add1~2\);

-- Location: LABCELL_X18_Y33_N24
\data|y|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~5_combout\ = ( \data|meowth_HP|testCountX_Y|out_y\(5) & ( \data|attack_one|draw_pika|Add1~1_sumout\ & ( ((!\control|WideOr63~combout\ & ((\data|team_rocket|Add1~1_sumout\))) # (\control|WideOr63~combout\ & (\data|pikachu_HP|Add1~1_sumout\))) 
-- # (\control|WideOr62~combout\) ) ) ) # ( !\data|meowth_HP|testCountX_Y|out_y\(5) & ( \data|attack_one|draw_pika|Add1~1_sumout\ & ( (!\control|WideOr63~combout\ & (((\data|team_rocket|Add1~1_sumout\ & !\control|WideOr62~combout\)))) # 
-- (\control|WideOr63~combout\ & (((\control|WideOr62~combout\)) # (\data|pikachu_HP|Add1~1_sumout\))) ) ) ) # ( \data|meowth_HP|testCountX_Y|out_y\(5) & ( !\data|attack_one|draw_pika|Add1~1_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (((\control|WideOr62~combout\) # (\data|team_rocket|Add1~1_sumout\)))) # (\control|WideOr63~combout\ & (\data|pikachu_HP|Add1~1_sumout\ & ((!\control|WideOr62~combout\)))) ) ) ) # ( !\data|meowth_HP|testCountX_Y|out_y\(5) & ( 
-- !\data|attack_one|draw_pika|Add1~1_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & ((\data|team_rocket|Add1~1_sumout\))) # (\control|WideOr63~combout\ & (\data|pikachu_HP|Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|ALT_INV_Add1~1_sumout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|team_rocket|ALT_INV_Add1~1_sumout\,
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|attack_one|draw_pika|ALT_INV_Add1~1_sumout\,
	combout => \data|y|Mux2~5_combout\);

-- Location: LABCELL_X30_Y32_N36
\control|WideOr57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr57~0_combout\ = ( !\control|presentstate.win_screen~q\ & ( (!\control|presentstate.lose_screen~q\ & !\control|presentstate.draw_trainer~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.lose_screen~q\,
	datad => \control|ALT_INV_presentstate.draw_trainer~q\,
	dataf => \control|ALT_INV_presentstate.win_screen~q\,
	combout => \control|WideOr57~0_combout\);

-- Location: LABCELL_X30_Y32_N39
\control|WideOr61\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr61~combout\ = ( !\control|presentstate.draw_title~q\ & ( (\control|WideOr57~0_combout\ & (\control|WideOr62~2_combout\ & (!\control|presentstate.white_out~q\ & !\control|presentstate.erase_HP_meowth~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr57~0_combout\,
	datab => \control|ALT_INV_WideOr62~2_combout\,
	datac => \control|ALT_INV_presentstate.white_out~q\,
	datad => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	dataf => \control|ALT_INV_presentstate.draw_title~q\,
	combout => \control|WideOr61~combout\);

-- Location: LABCELL_X19_Y31_N0
\data|Menu|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~21_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|Menu|Add1~22\ = CARRY(( \data|Menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|Menu|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|Menu|Add1~21_sumout\,
	cout => \data|Menu|Add1~22\);

-- Location: LABCELL_X19_Y31_N3
\data|Menu|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~25_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(1) ) + ( VCC ) + ( \data|Menu|Add1~22\ ))
-- \data|Menu|Add1~26\ = CARRY(( \data|Menu|testCountX_Y|out_y\(1) ) + ( VCC ) + ( \data|Menu|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|Menu|Add1~22\,
	sumout => \data|Menu|Add1~25_sumout\,
	cout => \data|Menu|Add1~26\);

-- Location: LABCELL_X19_Y31_N6
\data|Menu|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~29_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|Menu|Add1~26\ ))
-- \data|Menu|Add1~30\ = CARRY(( \data|Menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|Menu|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|Menu|Add1~26\,
	sumout => \data|Menu|Add1~29_sumout\,
	cout => \data|Menu|Add1~30\);

-- Location: LABCELL_X19_Y31_N9
\data|Menu|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~17_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|Menu|Add1~30\ ))
-- \data|Menu|Add1~18\ = CARRY(( \data|Menu|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|Menu|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|Menu|Add1~30\,
	sumout => \data|Menu|Add1~17_sumout\,
	cout => \data|Menu|Add1~18\);

-- Location: LABCELL_X19_Y31_N12
\data|Menu|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~5_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|Menu|Add1~18\ ))
-- \data|Menu|Add1~6\ = CARRY(( \data|Menu|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|Menu|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|Menu|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|Menu|Add1~18\,
	sumout => \data|Menu|Add1~5_sumout\,
	cout => \data|Menu|Add1~6\);

-- Location: LABCELL_X19_Y31_N15
\data|Menu|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~1_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|Menu|Add1~6\ ))
-- \data|Menu|Add1~2\ = CARRY(( \data|Menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|Menu|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|Menu|Add1~6\,
	sumout => \data|Menu|Add1~1_sumout\,
	cout => \data|Menu|Add1~2\);

-- Location: MLABCELL_X21_Y31_N0
\data|trainer|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~21_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|trainer|Add1~22\ = CARRY(( \data|trainer|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|trainer|Add1~21_sumout\,
	cout => \data|trainer|Add1~22\);

-- Location: MLABCELL_X21_Y31_N3
\data|trainer|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~25_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|trainer|Add1~22\ ))
-- \data|trainer|Add1~26\ = CARRY(( \data|trainer|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|trainer|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|trainer|Add1~22\,
	sumout => \data|trainer|Add1~25_sumout\,
	cout => \data|trainer|Add1~26\);

-- Location: MLABCELL_X21_Y31_N6
\data|trainer|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~29_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|trainer|Add1~26\ ))
-- \data|trainer|Add1~30\ = CARRY(( \data|trainer|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|trainer|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|trainer|Add1~26\,
	sumout => \data|trainer|Add1~29_sumout\,
	cout => \data|trainer|Add1~30\);

-- Location: MLABCELL_X21_Y31_N9
\data|trainer|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~17_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|trainer|Add1~30\ ))
-- \data|trainer|Add1~18\ = CARRY(( \data|trainer|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|trainer|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|trainer|Add1~30\,
	sumout => \data|trainer|Add1~17_sumout\,
	cout => \data|trainer|Add1~18\);

-- Location: MLABCELL_X21_Y31_N12
\data|trainer|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~5_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|trainer|Add1~18\ ))
-- \data|trainer|Add1~6\ = CARRY(( \data|trainer|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|trainer|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|trainer|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|trainer|Add1~18\,
	sumout => \data|trainer|Add1~5_sumout\,
	cout => \data|trainer|Add1~6\);

-- Location: MLABCELL_X21_Y31_N15
\data|trainer|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~1_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|trainer|Add1~6\ ))
-- \data|trainer|Add1~2\ = CARRY(( \data|trainer|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|trainer|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|trainer|Add1~6\,
	sumout => \data|trainer|Add1~1_sumout\,
	cout => \data|trainer|Add1~2\);

-- Location: FF_X22_Y31_N17
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~25_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]~DUPLICATE_q\);

-- Location: FF_X22_Y31_N14
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~29_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]~DUPLICATE_q\);

-- Location: FF_X22_Y31_N10
\data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add0~1_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y31_N30
\data|enemy_attack|draw_meowth|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~21_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|draw_meowth|Add1~22\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(1),
	cin => GND,
	sumout => \data|enemy_attack|draw_meowth|Add1~21_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add1~22\);

-- Location: LABCELL_X22_Y31_N33
\data|enemy_attack|draw_meowth|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~25_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|enemy_attack|draw_meowth|Add1~22\ ))
-- \data|enemy_attack|draw_meowth|Add1~26\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|enemy_attack|draw_meowth|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|enemy_attack|draw_meowth|Add1~22\,
	sumout => \data|enemy_attack|draw_meowth|Add1~25_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add1~26\);

-- Location: LABCELL_X22_Y31_N36
\data|enemy_attack|draw_meowth|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~17_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]~DUPLICATE_q\ ) + ( GND ) + ( \data|enemy_attack|draw_meowth|Add1~26\ ))
-- \data|enemy_attack|draw_meowth|Add1~18\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y[3]~DUPLICATE_q\ ) + ( GND ) + ( \data|enemy_attack|draw_meowth|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[3]~DUPLICATE_q\,
	cin => \data|enemy_attack|draw_meowth|Add1~26\,
	sumout => \data|enemy_attack|draw_meowth|Add1~17_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add1~18\);

-- Location: LABCELL_X22_Y31_N39
\data|enemy_attack|draw_meowth|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~5_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|enemy_attack|draw_meowth|Add1~18\ ))
-- \data|enemy_attack|draw_meowth|Add1~6\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|enemy_attack|draw_meowth|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\,
	cin => \data|enemy_attack|draw_meowth|Add1~18\,
	sumout => \data|enemy_attack|draw_meowth|Add1~5_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add1~6\);

-- Location: LABCELL_X22_Y31_N42
\data|enemy_attack|draw_meowth|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~1_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]~DUPLICATE_q\ ) + ( VCC ) + ( \data|enemy_attack|draw_meowth|Add1~6\ ))
-- \data|enemy_attack|draw_meowth|Add1~2\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y[5]~DUPLICATE_q\ ) + ( VCC ) + ( \data|enemy_attack|draw_meowth|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y[5]~DUPLICATE_q\,
	cin => \data|enemy_attack|draw_meowth|Add1~6\,
	sumout => \data|enemy_attack|draw_meowth|Add1~1_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add1~2\);

-- Location: MLABCELL_X21_Y33_N12
\data|y|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~4_combout\ = ( \data|trainer|Add1~1_sumout\ & ( \data|enemy_attack|draw_meowth|Add1~1_sumout\ & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\) # ((\data|pika_damage|white|testCountX_Y|out_y\(5))))) # 
-- (\control|WideOr63~combout\ & (((\data|Menu|Add1~1_sumout\)) # (\control|WideOr62~combout\))) ) ) ) # ( !\data|trainer|Add1~1_sumout\ & ( \data|enemy_attack|draw_meowth|Add1~1_sumout\ & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\) # 
-- ((\data|pika_damage|white|testCountX_Y|out_y\(5))))) # (\control|WideOr63~combout\ & (!\control|WideOr62~combout\ & ((\data|Menu|Add1~1_sumout\)))) ) ) ) # ( \data|trainer|Add1~1_sumout\ & ( !\data|enemy_attack|draw_meowth|Add1~1_sumout\ & ( 
-- (!\control|WideOr63~combout\ & (\control|WideOr62~combout\ & (\data|pika_damage|white|testCountX_Y|out_y\(5)))) # (\control|WideOr63~combout\ & (((\data|Menu|Add1~1_sumout\)) # (\control|WideOr62~combout\))) ) ) ) # ( !\data|trainer|Add1~1_sumout\ & ( 
-- !\data|enemy_attack|draw_meowth|Add1~1_sumout\ & ( (!\control|WideOr63~combout\ & (\control|WideOr62~combout\ & (\data|pika_damage|white|testCountX_Y|out_y\(5)))) # (\control|WideOr63~combout\ & (!\control|WideOr62~combout\ & 
-- ((\data|Menu|Add1~1_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	datad => \data|Menu|ALT_INV_Add1~1_sumout\,
	datae => \data|trainer|ALT_INV_Add1~1_sumout\,
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add1~1_sumout\,
	combout => \data|y|Mux2~4_combout\);

-- Location: LABCELL_X18_Y33_N18
\data|y|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~6_combout\ = ( \data|y|Mux2~4_combout\ & ( (!\control|WideOr61~combout\) # (\data|y|Mux2~5_combout\) ) ) # ( !\data|y|Mux2~4_combout\ & ( (\data|y|Mux2~5_combout\ & \control|WideOr61~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux2~5_combout\,
	datac => \control|ALT_INV_WideOr61~combout\,
	dataf => \data|y|ALT_INV_Mux2~4_combout\,
	combout => \data|y|Mux2~6_combout\);

-- Location: LABCELL_X10_Y32_N24
\control|WideOr63~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr63~1_combout\ = ( !\control|presentstate.draw_team_rocket~q\ & ( \control|WideOr63~0_combout\ & ( (!\control|presentstate.draw_meowth_qa~q\ & (!\control|presentstate.draw_meowth~q\ & !\control|presentstate.draw_meowth_va~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.draw_meowth_qa~q\,
	datac => \control|ALT_INV_presentstate.draw_meowth~q\,
	datad => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	datae => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	dataf => \control|ALT_INV_WideOr63~0_combout\,
	combout => \control|WideOr63~1_combout\);

-- Location: LABCELL_X9_Y32_N15
\control|WideOr58~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr58~1_combout\ = ( \control|WideOr58~0_combout\ & ( \control|WideOr52~0_combout\ & ( (!\control|presentstate.p_vt~q\ & (!\control|presentstate.idle_p_va~q\ & !\control|presentstate.draw_pikachu_va~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.p_vt~q\,
	datab => \control|ALT_INV_presentstate.idle_p_va~q\,
	datad => \control|ALT_INV_presentstate.draw_pikachu_va~q\,
	datae => \control|ALT_INV_WideOr58~0_combout\,
	dataf => \control|ALT_INV_WideOr52~0_combout\,
	combout => \control|WideOr58~1_combout\);

-- Location: LABCELL_X9_Y32_N27
\control|WideOr62~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr62~3_combout\ = ( !\control|presentstate.draw_hp_pikachu~q\ & ( (!\control|presentstate.erase_pikachu_va~q\ & (!\control|presentstate.erase_tb~q\ & (!\control|presentstate.draw_team_rocket~q\ & \control|WideOr62~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.erase_pikachu_va~q\,
	datab => \control|ALT_INV_presentstate.erase_tb~q\,
	datac => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	datad => \control|ALT_INV_WideOr62~2_combout\,
	dataf => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	combout => \control|WideOr62~3_combout\);

-- Location: LABCELL_X30_Y32_N33
\data|x|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~3_combout\ = ( \control|WideOr62~1_combout\ & ( (\control|WideOr61~combout\ & ((!\control|WideOr63~1_combout\) # ((!\control|WideOr58~1_combout\) # (!\control|WideOr62~3_combout\)))) ) ) # ( !\control|WideOr62~1_combout\ & ( 
-- \control|WideOr61~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100100011001100110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~1_combout\,
	datab => \control|ALT_INV_WideOr61~combout\,
	datac => \control|ALT_INV_WideOr58~1_combout\,
	datad => \control|ALT_INV_WideOr62~3_combout\,
	dataf => \control|ALT_INV_WideOr62~1_combout\,
	combout => \data|x|Mux1~3_combout\);

-- Location: LABCELL_X13_Y32_N57
\data|x|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~4_combout\ = ( \control|WideOr61~combout\ & ( (\control|WideOr62~1_combout\ & \control|WideOr62~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~1_combout\,
	datad => \control|ALT_INV_WideOr62~3_combout\,
	dataf => \control|ALT_INV_WideOr61~combout\,
	combout => \data|x|Mux1~4_combout\);

-- Location: FF_X15_Y33_N7
\data|meowth_damage|white|testCountX_Y|out_y[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|white|testCountX_Y|Add0~13_sumout\,
	sclr => \control|Selector41~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|white|testCountX_Y|out_y[2]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y33_N30
\data|meowth_damage|white|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~21_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_damage|white|Add1~22\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|meowth_damage|white|Add1~21_sumout\,
	cout => \data|meowth_damage|white|Add1~22\);

-- Location: MLABCELL_X15_Y33_N33
\data|meowth_damage|white|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~25_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(1) ) + ( VCC ) + ( \data|meowth_damage|white|Add1~22\ ))
-- \data|meowth_damage|white|Add1~26\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(1) ) + ( VCC ) + ( \data|meowth_damage|white|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|meowth_damage|white|Add1~22\,
	sumout => \data|meowth_damage|white|Add1~25_sumout\,
	cout => \data|meowth_damage|white|Add1~26\);

-- Location: MLABCELL_X15_Y33_N36
\data|meowth_damage|white|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~29_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y[2]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|white|Add1~26\ ))
-- \data|meowth_damage|white|Add1~30\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y[2]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|white|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[2]~DUPLICATE_q\,
	cin => \data|meowth_damage|white|Add1~26\,
	sumout => \data|meowth_damage|white|Add1~29_sumout\,
	cout => \data|meowth_damage|white|Add1~30\);

-- Location: MLABCELL_X15_Y33_N39
\data|meowth_damage|white|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~17_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|meowth_damage|white|Add1~30\ ))
-- \data|meowth_damage|white|Add1~18\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|meowth_damage|white|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|meowth_damage|white|Add1~30\,
	sumout => \data|meowth_damage|white|Add1~17_sumout\,
	cout => \data|meowth_damage|white|Add1~18\);

-- Location: MLABCELL_X15_Y33_N42
\data|meowth_damage|white|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~5_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|white|Add1~18\ ))
-- \data|meowth_damage|white|Add1~6\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|meowth_damage|white|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\,
	cin => \data|meowth_damage|white|Add1~18\,
	sumout => \data|meowth_damage|white|Add1~5_sumout\,
	cout => \data|meowth_damage|white|Add1~6\);

-- Location: MLABCELL_X15_Y33_N45
\data|meowth_damage|white|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~1_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|meowth_damage|white|Add1~6\ ))
-- \data|meowth_damage|white|Add1~2\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|meowth_damage|white|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|meowth_damage|white|Add1~6\,
	sumout => \data|meowth_damage|white|Add1~1_sumout\,
	cout => \data|meowth_damage|white|Add1~2\);

-- Location: LABCELL_X13_Y34_N0
\data|team_menu|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~21_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_menu|Add1~22\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|team_menu|Add1~21_sumout\,
	cout => \data|team_menu|Add1~22\);

-- Location: LABCELL_X13_Y34_N3
\data|team_menu|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~25_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(1) ) + ( VCC ) + ( \data|team_menu|Add1~22\ ))
-- \data|team_menu|Add1~26\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(1) ) + ( VCC ) + ( \data|team_menu|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|team_menu|Add1~22\,
	sumout => \data|team_menu|Add1~25_sumout\,
	cout => \data|team_menu|Add1~26\);

-- Location: LABCELL_X13_Y34_N6
\data|team_menu|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~29_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|team_menu|Add1~26\ ))
-- \data|team_menu|Add1~30\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|team_menu|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|team_menu|Add1~26\,
	sumout => \data|team_menu|Add1~29_sumout\,
	cout => \data|team_menu|Add1~30\);

-- Location: LABCELL_X13_Y34_N9
\data|team_menu|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~17_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|team_menu|Add1~30\ ))
-- \data|team_menu|Add1~18\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|team_menu|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|team_menu|Add1~30\,
	sumout => \data|team_menu|Add1~17_sumout\,
	cout => \data|team_menu|Add1~18\);

-- Location: LABCELL_X13_Y34_N12
\data|team_menu|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~5_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|team_menu|Add1~18\ ))
-- \data|team_menu|Add1~6\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|team_menu|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_menu|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|team_menu|Add1~18\,
	sumout => \data|team_menu|Add1~5_sumout\,
	cout => \data|team_menu|Add1~6\);

-- Location: LABCELL_X13_Y34_N15
\data|team_menu|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~1_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|team_menu|Add1~6\ ))
-- \data|team_menu|Add1~2\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|team_menu|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|team_menu|Add1~6\,
	sumout => \data|team_menu|Add1~1_sumout\,
	cout => \data|team_menu|Add1~2\);

-- Location: MLABCELL_X15_Y34_N30
\data|lose|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~29_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|lose|testCountX_Y|Add0~30\ = CARRY(( \data|lose|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|lose|testCountX_Y|Add0~29_sumout\,
	cout => \data|lose|testCountX_Y|Add0~30\);

-- Location: MLABCELL_X15_Y34_N45
\data|lose|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~1_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~6\ ))
-- \data|lose|testCountX_Y|Add0~2\ = CARRY(( \data|lose|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|lose|testCountX_Y|Add0~6\,
	sumout => \data|lose|testCountX_Y|Add0~1_sumout\,
	cout => \data|lose|testCountX_Y|Add0~2\);

-- Location: MLABCELL_X15_Y34_N48
\data|lose|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~13_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~2\ ))
-- \data|lose|testCountX_Y|Add0~14\ = CARRY(( \data|lose|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|lose|testCountX_Y|Add0~2\,
	sumout => \data|lose|testCountX_Y|Add0~13_sumout\,
	cout => \data|lose|testCountX_Y|Add0~14\);

-- Location: LABCELL_X17_Y31_N9
\control|enable_lose_scrn\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_lose_scrn~combout\ = ( \control|presentstate.lose_screen~q\ & ( (!\control|presentstate.update_HP~q\) # (\control|enable_lose_scrn~combout\) ) ) # ( !\control|presentstate.lose_screen~q\ & ( (\control|enable_lose_scrn~combout\ & 
-- \control|presentstate.update_HP~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_enable_lose_scrn~combout\,
	datad => \control|ALT_INV_presentstate.update_HP~q\,
	dataf => \control|ALT_INV_presentstate.lose_screen~q\,
	combout => \control|enable_lose_scrn~combout\);

-- Location: LABCELL_X16_Y32_N0
\data|lose|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~13_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|lose|testCountX_Y|Add1~14\ = CARRY(( \data|lose|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|lose|testCountX_Y|Add1~13_sumout\,
	cout => \data|lose|testCountX_Y|Add1~14\);

-- Location: FF_X16_Y32_N2
\data|lose|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~13_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(0));

-- Location: LABCELL_X16_Y32_N3
\data|lose|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~17_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~14\ ))
-- \data|lose|testCountX_Y|Add1~18\ = CARRY(( \data|lose|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|lose|testCountX_Y|Add1~14\,
	sumout => \data|lose|testCountX_Y|Add1~17_sumout\,
	cout => \data|lose|testCountX_Y|Add1~18\);

-- Location: FF_X16_Y32_N5
\data|lose|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~17_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(1));

-- Location: LABCELL_X16_Y32_N6
\data|lose|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~21_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~18\ ))
-- \data|lose|testCountX_Y|Add1~22\ = CARRY(( \data|lose|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|lose|testCountX_Y|Add1~18\,
	sumout => \data|lose|testCountX_Y|Add1~21_sumout\,
	cout => \data|lose|testCountX_Y|Add1~22\);

-- Location: FF_X16_Y32_N8
\data|lose|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~21_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(2));

-- Location: LABCELL_X16_Y32_N9
\data|lose|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~25_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~22\ ))
-- \data|lose|testCountX_Y|Add1~26\ = CARRY(( \data|lose|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|lose|testCountX_Y|Add1~22\,
	sumout => \data|lose|testCountX_Y|Add1~25_sumout\,
	cout => \data|lose|testCountX_Y|Add1~26\);

-- Location: FF_X16_Y32_N11
\data|lose|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~25_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(3));

-- Location: LABCELL_X16_Y32_N12
\data|lose|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~29_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~26\ ))
-- \data|lose|testCountX_Y|Add1~30\ = CARRY(( \data|lose|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|lose|testCountX_Y|Add1~26\,
	sumout => \data|lose|testCountX_Y|Add1~29_sumout\,
	cout => \data|lose|testCountX_Y|Add1~30\);

-- Location: FF_X16_Y32_N14
\data|lose|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~29_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(4));

-- Location: LABCELL_X16_Y32_N15
\data|lose|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~33_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~30\ ))
-- \data|lose|testCountX_Y|Add1~34\ = CARRY(( \data|lose|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|lose|testCountX_Y|Add1~30\,
	sumout => \data|lose|testCountX_Y|Add1~33_sumout\,
	cout => \data|lose|testCountX_Y|Add1~34\);

-- Location: FF_X16_Y32_N17
\data|lose|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~33_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(5));

-- Location: LABCELL_X16_Y32_N18
\data|lose|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~9_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~34\ ))
-- \data|lose|testCountX_Y|Add1~10\ = CARRY(( \data|lose|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|lose|testCountX_Y|Add1~34\,
	sumout => \data|lose|testCountX_Y|Add1~9_sumout\,
	cout => \data|lose|testCountX_Y|Add1~10\);

-- Location: FF_X16_Y32_N20
\data|lose|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~9_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(6));

-- Location: LABCELL_X16_Y32_N21
\data|lose|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~5_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~10\ ))
-- \data|lose|testCountX_Y|Add1~6\ = CARRY(( \data|lose|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|lose|testCountX_Y|Add1~10\,
	sumout => \data|lose|testCountX_Y|Add1~5_sumout\,
	cout => \data|lose|testCountX_Y|Add1~6\);

-- Location: FF_X16_Y32_N23
\data|lose|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~5_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(7));

-- Location: LABCELL_X16_Y32_N54
\data|lose|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Equal1~0_combout\ = ( \data|lose|testCountX_Y|out_x\(0) & ( !\data|lose|testCountX_Y|out_x\(6) & ( (!\data|lose|testCountX_Y|out_x\(7) & (\data|lose|testCountX_Y|out_x\(2) & \data|lose|testCountX_Y|out_x\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|lose|testCountX_Y|ALT_INV_out_x\(2),
	datac => \data|lose|testCountX_Y|ALT_INV_out_x\(1),
	datae => \data|lose|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|lose|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|lose|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X16_Y32_N24
\data|lose|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add1~1_sumout\ = SUM(( \data|lose|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|lose|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|lose|testCountX_Y|Add1~6\,
	sumout => \data|lose|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X16_Y32_N26
\data|lose|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add1~1_sumout\,
	sclr => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_x\(8));

-- Location: LABCELL_X16_Y32_N36
\data|lose|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Equal1~1_combout\ = ( \data|lose|testCountX_Y|out_x\(4) & ( \data|lose|testCountX_Y|out_x\(3) & ( (\data|lose|testCountX_Y|Equal1~0_combout\ & (\data|lose|testCountX_Y|out_x\(5) & \data|lose|testCountX_Y|out_x\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datab => \data|lose|testCountX_Y|ALT_INV_out_x\(5),
	datac => \data|lose|testCountX_Y|ALT_INV_out_x\(8),
	datae => \data|lose|testCountX_Y|ALT_INV_out_x\(4),
	dataf => \data|lose|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|lose|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X16_Y33_N9
\data|lose|testCountX_Y|out_x[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|out_x[2]~0_combout\ = ( \data|lose|testCountX_Y|Equal1~1_combout\ ) # ( !\data|lose|testCountX_Y|Equal1~1_combout\ & ( (!\control|enable_lose_scrn~combout\) # (!\control|presentstate.reset_state~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_enable_lose_scrn~combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|lose|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|lose|testCountX_Y|out_x[2]~0_combout\);

-- Location: FF_X15_Y34_N50
\data|lose|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~13_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(6));

-- Location: MLABCELL_X15_Y34_N51
\data|lose|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~9_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|lose|testCountX_Y|Add0~14\,
	sumout => \data|lose|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X15_Y34_N53
\data|lose|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~9_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(7));

-- Location: MLABCELL_X15_Y34_N12
\data|lose|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|always0~0_combout\ = ( \data|lose|testCountX_Y|out_y\(2) & ( \data|lose|testCountX_Y|out_y\(3) & ( (\data|lose|testCountX_Y|out_y\(1) & (\data|lose|testCountX_Y|out_y\(0) & \data|lose|testCountX_Y|out_y\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|lose|testCountX_Y|ALT_INV_out_y\(0),
	datac => \data|lose|testCountX_Y|ALT_INV_out_y\(7),
	datae => \data|lose|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|lose|testCountX_Y|ALT_INV_out_y\(3),
	combout => \data|lose|testCountX_Y|always0~0_combout\);

-- Location: MLABCELL_X15_Y34_N6
\data|lose|testCountX_Y|out_y[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|out_y[0]~0_combout\ = ( \data|lose|testCountX_Y|out_y\(5) & ( \data|lose|testCountX_Y|Equal1~1_combout\ & ( (!\control|presentstate.reset_state~q\) # ((!\data|lose|testCountX_Y|out_y\(4) & 
-- (\data|lose|testCountX_Y|always0~0_combout\ & \data|lose|testCountX_Y|out_y\(6)))) ) ) ) # ( !\data|lose|testCountX_Y|out_y\(5) & ( \data|lose|testCountX_Y|Equal1~1_combout\ & ( !\control|presentstate.reset_state~q\ ) ) ) # ( 
-- \data|lose|testCountX_Y|out_y\(5) & ( !\data|lose|testCountX_Y|Equal1~1_combout\ ) ) # ( !\data|lose|testCountX_Y|out_y\(5) & ( !\data|lose|testCountX_Y|Equal1~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_y\(4),
	datab => \data|lose|testCountX_Y|ALT_INV_always0~0_combout\,
	datac => \data|lose|testCountX_Y|ALT_INV_out_y\(6),
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|lose|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|lose|testCountX_Y|ALT_INV_Equal1~1_combout\,
	combout => \data|lose|testCountX_Y|out_y[0]~0_combout\);

-- Location: FF_X15_Y34_N32
\data|lose|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~29_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(0));

-- Location: MLABCELL_X15_Y34_N33
\data|lose|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~25_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~30\ ))
-- \data|lose|testCountX_Y|Add0~26\ = CARRY(( \data|lose|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|lose|testCountX_Y|Add0~30\,
	sumout => \data|lose|testCountX_Y|Add0~25_sumout\,
	cout => \data|lose|testCountX_Y|Add0~26\);

-- Location: FF_X15_Y34_N35
\data|lose|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~25_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(1));

-- Location: MLABCELL_X15_Y34_N36
\data|lose|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~21_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~26\ ))
-- \data|lose|testCountX_Y|Add0~22\ = CARRY(( \data|lose|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|lose|testCountX_Y|Add0~26\,
	sumout => \data|lose|testCountX_Y|Add0~21_sumout\,
	cout => \data|lose|testCountX_Y|Add0~22\);

-- Location: FF_X15_Y34_N38
\data|lose|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~21_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(2));

-- Location: MLABCELL_X15_Y34_N39
\data|lose|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~17_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~22\ ))
-- \data|lose|testCountX_Y|Add0~18\ = CARRY(( \data|lose|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|lose|testCountX_Y|Add0~22\,
	sumout => \data|lose|testCountX_Y|Add0~17_sumout\,
	cout => \data|lose|testCountX_Y|Add0~18\);

-- Location: FF_X15_Y34_N41
\data|lose|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~17_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(3));

-- Location: MLABCELL_X15_Y34_N42
\data|lose|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCountX_Y|Add0~5_sumout\ = SUM(( \data|lose|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~18\ ))
-- \data|lose|testCountX_Y|Add0~6\ = CARRY(( \data|lose|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|lose|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|lose|testCountX_Y|Add0~18\,
	sumout => \data|lose|testCountX_Y|Add0~5_sumout\,
	cout => \data|lose|testCountX_Y|Add0~6\);

-- Location: FF_X15_Y34_N44
\data|lose|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~5_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(4));

-- Location: FF_X15_Y34_N47
\data|lose|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCountX_Y|Add0~1_sumout\,
	sclr => \data|lose|testCountX_Y|out_y[0]~0_combout\,
	ena => \data|lose|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCountX_Y|out_y\(5));

-- Location: LABCELL_X17_Y34_N30
\data|win|testCountX_Y|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~29_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|win|testCountX_Y|Add0~30\ = CARRY(( \data|win|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|win|testCountX_Y|Add0~29_sumout\,
	cout => \data|win|testCountX_Y|Add0~30\);

-- Location: LABCELL_X17_Y34_N45
\data|win|testCountX_Y|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~1_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~6\ ))
-- \data|win|testCountX_Y|Add0~2\ = CARRY(( \data|win|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|win|testCountX_Y|Add0~6\,
	sumout => \data|win|testCountX_Y|Add0~1_sumout\,
	cout => \data|win|testCountX_Y|Add0~2\);

-- Location: LABCELL_X17_Y34_N48
\data|win|testCountX_Y|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~13_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~2\ ))
-- \data|win|testCountX_Y|Add0~14\ = CARRY(( \data|win|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|win|testCountX_Y|Add0~2\,
	sumout => \data|win|testCountX_Y|Add0~13_sumout\,
	cout => \data|win|testCountX_Y|Add0~14\);

-- Location: LABCELL_X13_Y31_N21
\control|enable_win_scrn\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_win_scrn~combout\ = ( \control|presentstate.win_screen~q\ & ( (!\control|presentstate.update_HP~q\) # (\control|enable_win_scrn~combout\) ) ) # ( !\control|presentstate.win_screen~q\ & ( (\control|presentstate.update_HP~q\ & 
-- \control|enable_win_scrn~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.update_HP~q\,
	datad => \control|ALT_INV_enable_win_scrn~combout\,
	dataf => \control|ALT_INV_presentstate.win_screen~q\,
	combout => \control|enable_win_scrn~combout\);

-- Location: LABCELL_X19_Y32_N0
\data|win|testCountX_Y|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~13_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|win|testCountX_Y|Add1~14\ = CARRY(( \data|win|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|win|testCountX_Y|Add1~13_sumout\,
	cout => \data|win|testCountX_Y|Add1~14\);

-- Location: FF_X19_Y32_N2
\data|win|testCountX_Y|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~13_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(0));

-- Location: LABCELL_X19_Y32_N3
\data|win|testCountX_Y|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~17_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~14\ ))
-- \data|win|testCountX_Y|Add1~18\ = CARRY(( \data|win|testCountX_Y|out_x\(1) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|win|testCountX_Y|Add1~14\,
	sumout => \data|win|testCountX_Y|Add1~17_sumout\,
	cout => \data|win|testCountX_Y|Add1~18\);

-- Location: FF_X19_Y32_N5
\data|win|testCountX_Y|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~17_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(1));

-- Location: LABCELL_X19_Y32_N6
\data|win|testCountX_Y|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~21_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~18\ ))
-- \data|win|testCountX_Y|Add1~22\ = CARRY(( \data|win|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|win|testCountX_Y|Add1~18\,
	sumout => \data|win|testCountX_Y|Add1~21_sumout\,
	cout => \data|win|testCountX_Y|Add1~22\);

-- Location: FF_X19_Y32_N8
\data|win|testCountX_Y|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~21_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(2));

-- Location: LABCELL_X19_Y32_N9
\data|win|testCountX_Y|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~25_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~22\ ))
-- \data|win|testCountX_Y|Add1~26\ = CARRY(( \data|win|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|win|testCountX_Y|Add1~22\,
	sumout => \data|win|testCountX_Y|Add1~25_sumout\,
	cout => \data|win|testCountX_Y|Add1~26\);

-- Location: FF_X19_Y32_N11
\data|win|testCountX_Y|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~25_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(3));

-- Location: LABCELL_X19_Y32_N12
\data|win|testCountX_Y|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~29_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~26\ ))
-- \data|win|testCountX_Y|Add1~30\ = CARRY(( \data|win|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|win|testCountX_Y|Add1~26\,
	sumout => \data|win|testCountX_Y|Add1~29_sumout\,
	cout => \data|win|testCountX_Y|Add1~30\);

-- Location: FF_X19_Y32_N14
\data|win|testCountX_Y|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~29_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(4));

-- Location: LABCELL_X19_Y32_N15
\data|win|testCountX_Y|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~33_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~30\ ))
-- \data|win|testCountX_Y|Add1~34\ = CARRY(( \data|win|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|win|testCountX_Y|Add1~30\,
	sumout => \data|win|testCountX_Y|Add1~33_sumout\,
	cout => \data|win|testCountX_Y|Add1~34\);

-- Location: FF_X19_Y32_N17
\data|win|testCountX_Y|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~33_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(5));

-- Location: LABCELL_X19_Y32_N18
\data|win|testCountX_Y|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~9_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~34\ ))
-- \data|win|testCountX_Y|Add1~10\ = CARRY(( \data|win|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|win|testCountX_Y|Add1~34\,
	sumout => \data|win|testCountX_Y|Add1~9_sumout\,
	cout => \data|win|testCountX_Y|Add1~10\);

-- Location: FF_X19_Y32_N20
\data|win|testCountX_Y|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~9_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(6));

-- Location: LABCELL_X19_Y32_N21
\data|win|testCountX_Y|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~5_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~10\ ))
-- \data|win|testCountX_Y|Add1~6\ = CARRY(( \data|win|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|win|testCountX_Y|Add1~10\,
	sumout => \data|win|testCountX_Y|Add1~5_sumout\,
	cout => \data|win|testCountX_Y|Add1~6\);

-- Location: FF_X19_Y32_N23
\data|win|testCountX_Y|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~5_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(7));

-- Location: LABCELL_X19_Y32_N54
\data|win|testCountX_Y|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Equal1~0_combout\ = ( \data|win|testCountX_Y|out_x\(2) & ( (\data|win|testCountX_Y|out_x\(5) & (\data|win|testCountX_Y|out_x\(4) & (\data|win|testCountX_Y|out_x\(1) & \data|win|testCountX_Y|out_x\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCountX_Y|ALT_INV_out_x\(5),
	datab => \data|win|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|win|testCountX_Y|ALT_INV_out_x\(1),
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(3),
	dataf => \data|win|testCountX_Y|ALT_INV_out_x\(2),
	combout => \data|win|testCountX_Y|Equal1~0_combout\);

-- Location: LABCELL_X19_Y32_N24
\data|win|testCountX_Y|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add1~1_sumout\ = SUM(( \data|win|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|win|testCountX_Y|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|win|testCountX_Y|Add1~6\,
	sumout => \data|win|testCountX_Y|Add1~1_sumout\);

-- Location: FF_X19_Y32_N26
\data|win|testCountX_Y|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add1~1_sumout\,
	sclr => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_x\(8));

-- Location: LABCELL_X19_Y32_N48
\data|win|testCountX_Y|Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Equal1~1_combout\ = ( \data|win|testCountX_Y|out_x\(0) & ( !\data|win|testCountX_Y|out_x\(6) & ( (!\data|win|testCountX_Y|out_x\(7) & (\data|win|testCountX_Y|Equal1~0_combout\ & \data|win|testCountX_Y|out_x\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCountX_Y|ALT_INV_out_x\(7),
	datab => \data|win|testCountX_Y|ALT_INV_Equal1~0_combout\,
	datac => \data|win|testCountX_Y|ALT_INV_out_x\(8),
	datae => \data|win|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|win|testCountX_Y|ALT_INV_out_x\(6),
	combout => \data|win|testCountX_Y|Equal1~1_combout\);

-- Location: LABCELL_X19_Y32_N57
\data|win|testCountX_Y|out_x[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|out_x[4]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( (!\control|enable_win_scrn~combout\) # (\data|win|testCountX_Y|Equal1~1_combout\) ) ) # ( !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_enable_win_scrn~combout\,
	datad => \data|win|testCountX_Y|ALT_INV_Equal1~1_combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|win|testCountX_Y|out_x[4]~0_combout\);

-- Location: FF_X17_Y34_N50
\data|win|testCountX_Y|out_y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~13_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(6));

-- Location: LABCELL_X17_Y34_N51
\data|win|testCountX_Y|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~9_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|win|testCountX_Y|Add0~14\,
	sumout => \data|win|testCountX_Y|Add0~9_sumout\);

-- Location: FF_X17_Y34_N53
\data|win|testCountX_Y|out_y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~9_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(7));

-- Location: LABCELL_X17_Y34_N18
\data|win|testCountX_Y|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|always0~0_combout\ = ( \data|win|testCountX_Y|out_y\(5) & ( !\data|win|testCountX_Y|out_y\(4) & ( (\data|win|testCountX_Y|out_y\(3) & (\data|win|testCountX_Y|out_y\(7) & \data|win|testCountX_Y|out_y\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|win|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|win|testCountX_Y|ALT_INV_out_y\(7),
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(0),
	datae => \data|win|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|win|testCountX_Y|ALT_INV_out_y\(4),
	combout => \data|win|testCountX_Y|always0~0_combout\);

-- Location: LABCELL_X16_Y34_N54
\data|win|testCountX_Y|out_y[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|out_y[7]~0_combout\ = ( \data|win|testCountX_Y|out_y\(2) & ( \control|presentstate.reset_state~q\ & ( (!\data|win|testCountX_Y|Equal1~1_combout\) # ((\data|win|testCountX_Y|out_y\(1) & (\data|win|testCountX_Y|always0~0_combout\ & 
-- \data|win|testCountX_Y|out_y\(6)))) ) ) ) # ( !\data|win|testCountX_Y|out_y\(2) & ( \control|presentstate.reset_state~q\ & ( !\data|win|testCountX_Y|Equal1~1_combout\ ) ) ) # ( \data|win|testCountX_Y|out_y\(2) & ( !\control|presentstate.reset_state~q\ ) ) 
-- # ( !\data|win|testCountX_Y|out_y\(2) & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|win|testCountX_Y|ALT_INV_always0~0_combout\,
	datac => \data|win|testCountX_Y|ALT_INV_Equal1~1_combout\,
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(6),
	datae => \data|win|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|win|testCountX_Y|out_y[7]~0_combout\);

-- Location: FF_X17_Y34_N32
\data|win|testCountX_Y|out_y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~29_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(0));

-- Location: LABCELL_X17_Y34_N33
\data|win|testCountX_Y|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~21_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~30\ ))
-- \data|win|testCountX_Y|Add0~22\ = CARRY(( \data|win|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|win|testCountX_Y|Add0~30\,
	sumout => \data|win|testCountX_Y|Add0~21_sumout\,
	cout => \data|win|testCountX_Y|Add0~22\);

-- Location: FF_X17_Y34_N35
\data|win|testCountX_Y|out_y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~21_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(1));

-- Location: LABCELL_X17_Y34_N36
\data|win|testCountX_Y|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~17_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~22\ ))
-- \data|win|testCountX_Y|Add0~18\ = CARRY(( \data|win|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|win|testCountX_Y|Add0~22\,
	sumout => \data|win|testCountX_Y|Add0~17_sumout\,
	cout => \data|win|testCountX_Y|Add0~18\);

-- Location: FF_X17_Y34_N38
\data|win|testCountX_Y|out_y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~17_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(2));

-- Location: LABCELL_X17_Y34_N39
\data|win|testCountX_Y|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~25_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~18\ ))
-- \data|win|testCountX_Y|Add0~26\ = CARRY(( \data|win|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|win|testCountX_Y|Add0~18\,
	sumout => \data|win|testCountX_Y|Add0~25_sumout\,
	cout => \data|win|testCountX_Y|Add0~26\);

-- Location: FF_X17_Y34_N41
\data|win|testCountX_Y|out_y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~25_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(3));

-- Location: LABCELL_X17_Y34_N42
\data|win|testCountX_Y|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCountX_Y|Add0~5_sumout\ = SUM(( \data|win|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~26\ ))
-- \data|win|testCountX_Y|Add0~6\ = CARRY(( \data|win|testCountX_Y|out_y\(4) ) + ( GND ) + ( \data|win|testCountX_Y|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|win|testCountX_Y|Add0~26\,
	sumout => \data|win|testCountX_Y|Add0~5_sumout\,
	cout => \data|win|testCountX_Y|Add0~6\);

-- Location: FF_X17_Y34_N44
\data|win|testCountX_Y|out_y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~5_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(4));

-- Location: FF_X17_Y34_N47
\data|win|testCountX_Y|out_y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCountX_Y|Add0~1_sumout\,
	sclr => \data|win|testCountX_Y|out_y[7]~0_combout\,
	ena => \data|win|testCountX_Y|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCountX_Y|out_y\(5));

-- Location: LABCELL_X17_Y34_N24
\data|y|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~0_combout\ = ( \data|win|testCountX_Y|out_y\(5) & ( \data|clear_screen|out_y\(5) & ( ((!\control|WideOr62~combout\ & (\data|lose|testCountX_Y|out_y\(5))) # (\control|WideOr62~combout\ & ((\data|title|testCountX_Y|out_y\(5))))) # 
-- (\control|WideOr63~combout\) ) ) ) # ( !\data|win|testCountX_Y|out_y\(5) & ( \data|clear_screen|out_y\(5) & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & (\data|lose|testCountX_Y|out_y\(5))) # (\control|WideOr62~combout\ & 
-- ((\data|title|testCountX_Y|out_y\(5)))))) # (\control|WideOr63~combout\ & (((\control|WideOr62~combout\)))) ) ) ) # ( \data|win|testCountX_Y|out_y\(5) & ( !\data|clear_screen|out_y\(5) & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & 
-- (\data|lose|testCountX_Y|out_y\(5))) # (\control|WideOr62~combout\ & ((\data|title|testCountX_Y|out_y\(5)))))) # (\control|WideOr63~combout\ & (((!\control|WideOr62~combout\)))) ) ) ) # ( !\data|win|testCountX_Y|out_y\(5) & ( !\data|clear_screen|out_y\(5) 
-- & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & (\data|lose|testCountX_Y|out_y\(5))) # (\control|WideOr62~combout\ & ((\data|title|testCountX_Y|out_y\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|lose|testCountX_Y|ALT_INV_out_y\(5),
	datac => \data|title|testCountX_Y|ALT_INV_out_y\(5),
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|win|testCountX_Y|ALT_INV_out_y\(5),
	dataf => \data|clear_screen|ALT_INV_out_y\(5),
	combout => \data|y|Mux2~0_combout\);

-- Location: LABCELL_X4_Y33_N30
\data|attack_two|tb_pika|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~21_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|tb_pika|Add1~22\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_two|tb_pika|Add1~21_sumout\,
	cout => \data|attack_two|tb_pika|Add1~22\);

-- Location: LABCELL_X4_Y33_N33
\data|attack_two|tb_pika|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~25_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|Add1~22\ ))
-- \data|attack_two|tb_pika|Add1~26\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_two|tb_pika|Add1~22\,
	sumout => \data|attack_two|tb_pika|Add1~25_sumout\,
	cout => \data|attack_two|tb_pika|Add1~26\);

-- Location: LABCELL_X4_Y33_N36
\data|attack_two|tb_pika|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~29_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~26\ ))
-- \data|attack_two|tb_pika|Add1~30\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_two|tb_pika|Add1~26\,
	sumout => \data|attack_two|tb_pika|Add1~29_sumout\,
	cout => \data|attack_two|tb_pika|Add1~30\);

-- Location: LABCELL_X4_Y33_N39
\data|attack_two|tb_pika|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~17_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~30\ ))
-- \data|attack_two|tb_pika|Add1~18\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_two|tb_pika|Add1~30\,
	sumout => \data|attack_two|tb_pika|Add1~17_sumout\,
	cout => \data|attack_two|tb_pika|Add1~18\);

-- Location: LABCELL_X4_Y33_N42
\data|attack_two|tb_pika|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~5_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~18\ ))
-- \data|attack_two|tb_pika|Add1~6\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_two|tb_pika|Add1~18\,
	sumout => \data|attack_two|tb_pika|Add1~5_sumout\,
	cout => \data|attack_two|tb_pika|Add1~6\);

-- Location: LABCELL_X4_Y33_N45
\data|attack_two|tb_pika|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~1_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|Add1~6\ ))
-- \data|attack_two|tb_pika|Add1~2\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_two|tb_pika|Add1~6\,
	sumout => \data|attack_two|tb_pika|Add1~1_sumout\,
	cout => \data|attack_two|tb_pika|Add1~2\);

-- Location: MLABCELL_X6_Y32_N12
\data|y|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~1_combout\ = ( \data|attack_two|y|Mux2~0_combout\ & ( \data|attack_two|tb_pika|Add1~1_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (((!\control|presentstate.draw_tb_2~q\) # (\data|attack_two|M_tb|testCountX_Y|out_y\(5))) # 
-- (\control|presentstate.draw_tb_1~q\))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\)) ) ) ) # ( !\data|attack_two|y|Mux2~0_combout\ & ( \data|attack_two|tb_pika|Add1~1_sumout\ & ( (!\control|presentstate.draw_tb_1~q\ 
-- & (((\data|attack_two|M_tb|testCountX_Y|out_y\(5) & \control|presentstate.draw_tb_2~q\)) # (\control|presentstate.draw_pikachu_tb~q\))) ) ) ) # ( \data|attack_two|y|Mux2~0_combout\ & ( !\data|attack_two|tb_pika|Add1~1_sumout\ & ( 
-- (!\control|presentstate.draw_pikachu_tb~q\ & (((!\control|presentstate.draw_tb_2~q\) # (\data|attack_two|M_tb|testCountX_Y|out_y\(5))) # (\control|presentstate.draw_tb_1~q\))) ) ) ) # ( !\data|attack_two|y|Mux2~0_combout\ & ( 
-- !\data|attack_two|tb_pika|Add1~1_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\ & (\data|attack_two|M_tb|testCountX_Y|out_y\(5) & \control|presentstate.draw_tb_2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000101010100010101001000100010011001110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(5),
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \data|attack_two|y|ALT_INV_Mux2~0_combout\,
	dataf => \data|attack_two|tb_pika|ALT_INV_Add1~1_sumout\,
	combout => \data|y|Mux2~1_combout\);

-- Location: LABCELL_X13_Y30_N30
\data|attack_three|draw_hurt_meowth|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~21_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_hurt_meowth|Add1~22\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(1),
	cin => GND,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~21_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add1~22\);

-- Location: LABCELL_X13_Y30_N33
\data|attack_three|draw_hurt_meowth|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~25_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~22\ ))
-- \data|attack_three|draw_hurt_meowth|Add1~26\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_three|draw_hurt_meowth|Add1~22\,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~25_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add1~26\);

-- Location: LABCELL_X13_Y30_N36
\data|attack_three|draw_hurt_meowth|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~17_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~26\ ))
-- \data|attack_three|draw_hurt_meowth|Add1~18\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_three|draw_hurt_meowth|Add1~26\,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~17_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add1~18\);

-- Location: LABCELL_X13_Y30_N39
\data|attack_three|draw_hurt_meowth|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~5_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add1~18\ ))
-- \data|attack_three|draw_hurt_meowth|Add1~6\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_three|draw_hurt_meowth|Add1~18\,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~5_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add1~6\);

-- Location: LABCELL_X13_Y30_N42
\data|attack_three|draw_hurt_meowth|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~1_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add1~6\ ))
-- \data|attack_three|draw_hurt_meowth|Add1~2\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(5) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_three|draw_hurt_meowth|Add1~6\,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~1_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add1~2\);

-- Location: LABCELL_X11_Y30_N30
\data|attack_three|draw_t_pika|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~21_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_t_pika|Add1~22\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(0),
	cin => GND,
	sumout => \data|attack_three|draw_t_pika|Add1~21_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~22\);

-- Location: LABCELL_X11_Y30_N33
\data|attack_three|draw_t_pika|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~25_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|Add1~22\ ))
-- \data|attack_three|draw_t_pika|Add1~26\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(1),
	cin => \data|attack_three|draw_t_pika|Add1~22\,
	sumout => \data|attack_three|draw_t_pika|Add1~25_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~26\);

-- Location: LABCELL_X11_Y30_N36
\data|attack_three|draw_t_pika|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~29_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~26\ ))
-- \data|attack_three|draw_t_pika|Add1~30\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(2) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(2),
	cin => \data|attack_three|draw_t_pika|Add1~26\,
	sumout => \data|attack_three|draw_t_pika|Add1~29_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~30\);

-- Location: LABCELL_X11_Y30_N39
\data|attack_three|draw_t_pika|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~17_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~30\ ))
-- \data|attack_three|draw_t_pika|Add1~18\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(3) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(3),
	cin => \data|attack_three|draw_t_pika|Add1~30\,
	sumout => \data|attack_three|draw_t_pika|Add1~17_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~18\);

-- Location: LABCELL_X11_Y30_N42
\data|attack_three|draw_t_pika|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~5_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~18\ ))
-- \data|attack_three|draw_t_pika|Add1~6\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(4) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(4),
	cin => \data|attack_three|draw_t_pika|Add1~18\,
	sumout => \data|attack_three|draw_t_pika|Add1~5_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~6\);

-- Location: LABCELL_X11_Y30_N45
\data|attack_three|draw_t_pika|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~1_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|Add1~6\ ))
-- \data|attack_three|draw_t_pika|Add1~2\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(5),
	cin => \data|attack_three|draw_t_pika|Add1~6\,
	sumout => \data|attack_three|draw_t_pika|Add1~1_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~2\);

-- Location: LABCELL_X11_Y32_N33
\control|WideOr52\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr52~combout\ = ( \control|presentstate.done_va~q\ & ( \control|presentstate.idle_va_2~q\ ) ) # ( !\control|presentstate.done_va~q\ & ( \control|presentstate.idle_va_2~q\ ) ) # ( \control|presentstate.done_va~q\ & ( 
-- !\control|presentstate.idle_va_2~q\ ) ) # ( !\control|presentstate.done_va~q\ & ( !\control|presentstate.idle_va_2~q\ & ( ((\control|presentstate.draw_meowth_va~q\) # (\control|presentstate.draw_hurt_meowth_va~q\)) # (\control|presentstate.idle_va_1~q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.idle_va_1~q\,
	datac => \control|ALT_INV_presentstate.draw_hurt_meowth_va~q\,
	datad => \control|ALT_INV_presentstate.draw_meowth_va~q\,
	datae => \control|ALT_INV_presentstate.done_va~q\,
	dataf => \control|ALT_INV_presentstate.idle_va_2~q\,
	combout => \control|WideOr52~combout\);

-- Location: LABCELL_X11_Y32_N39
\control|choose_vt\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|choose_vt~combout\ = ( \control|WideOr52~combout\ & ( (!\control|presentstate.update_HP~q\) # (\control|choose_vt~combout\) ) ) # ( !\control|WideOr52~combout\ & ( (\control|choose_vt~combout\ & \control|presentstate.update_HP~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_choose_vt~combout\,
	datad => \control|ALT_INV_presentstate.update_HP~q\,
	dataf => \control|ALT_INV_WideOr52~combout\,
	combout => \control|choose_vt~combout\);

-- Location: LABCELL_X11_Y32_N45
\data|x|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~2_combout\ = ( \control|choose_vt~combout\ & ( (!\control|WideOr58~1_combout\) # ((!\control|WideOr63~1_combout\) # (\control|presentstate.draw_tb_1~q\)) ) ) # ( !\control|choose_vt~combout\ & ( (\control|WideOr58~1_combout\ & 
-- (\control|WideOr63~1_combout\ & \control|presentstate.draw_tb_1~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001111111100111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_WideOr58~1_combout\,
	datac => \control|ALT_INV_WideOr63~1_combout\,
	datad => \control|ALT_INV_presentstate.draw_tb_1~q\,
	dataf => \control|ALT_INV_choose_vt~combout\,
	combout => \data|x|Mux1~2_combout\);

-- Location: LABCELL_X11_Y31_N30
\data|y|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~2_combout\ = ( \data|attack_three|draw_t_pika|Add1~1_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & ((\data|attack_three|draw_hurt_meowth|Add1~1_sumout\))) # (\control|WideOr63~combout\ & 
-- (\data|attack_two|S_tb|testCountX_Y|out_y\(5))) ) ) ) # ( !\data|attack_three|draw_t_pika|Add1~1_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & ((\data|attack_three|draw_hurt_meowth|Add1~1_sumout\))) # (\control|WideOr63~combout\ & 
-- (\data|attack_two|S_tb|testCountX_Y|out_y\(5))) ) ) ) # ( \data|attack_three|draw_t_pika|Add1~1_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\) # (\data|y|Mux2~1_combout\) ) ) ) # ( !\data|attack_three|draw_t_pika|Add1~1_sumout\ & ( 
-- !\data|x|Mux1~2_combout\ & ( (\data|y|Mux2~1_combout\ & \control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux2~1_combout\,
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(5),
	datac => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~1_sumout\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|attack_three|draw_t_pika|ALT_INV_Add1~1_sumout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux2~2_combout\);

-- Location: LABCELL_X11_Y31_N12
\data|y|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~3_combout\ = ( \data|y|Mux2~0_combout\ & ( \data|y|Mux2~2_combout\ & ( (!\data|x|Mux1~4_combout\) # ((!\data|x|Mux1~3_combout\ & (\data|meowth_damage|white|Add1~1_sumout\)) # (\data|x|Mux1~3_combout\ & ((\data|team_menu|Add1~1_sumout\)))) ) ) 
-- ) # ( !\data|y|Mux2~0_combout\ & ( \data|y|Mux2~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (\data|x|Mux1~4_combout\ & (\data|meowth_damage|white|Add1~1_sumout\))) # (\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\) # 
-- ((\data|team_menu|Add1~1_sumout\)))) ) ) ) # ( \data|y|Mux2~0_combout\ & ( !\data|y|Mux2~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\) # ((\data|meowth_damage|white|Add1~1_sumout\)))) # (\data|x|Mux1~3_combout\ & 
-- (\data|x|Mux1~4_combout\ & ((\data|team_menu|Add1~1_sumout\)))) ) ) ) # ( !\data|y|Mux2~0_combout\ & ( !\data|y|Mux2~2_combout\ & ( (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & (\data|meowth_damage|white|Add1~1_sumout\)) # 
-- (\data|x|Mux1~3_combout\ & ((\data|team_menu|Add1~1_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|meowth_damage|white|ALT_INV_Add1~1_sumout\,
	datad => \data|team_menu|ALT_INV_Add1~1_sumout\,
	datae => \data|y|ALT_INV_Mux2~0_combout\,
	dataf => \data|y|ALT_INV_Mux2~2_combout\,
	combout => \data|y|Mux2~3_combout\);

-- Location: LABCELL_X11_Y31_N39
\data|y|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux2~7_combout\ = ( \data|y|Mux2~3_combout\ & ( (!\control|WideOr60~combout\) # (\data|y|Mux2~6_combout\) ) ) # ( !\data|y|Mux2~3_combout\ & ( (\control|WideOr60~combout\ & \data|y|Mux2~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datad => \data|y|ALT_INV_Mux2~6_combout\,
	dataf => \data|y|ALT_INV_Mux2~3_combout\,
	combout => \data|y|Mux2~7_combout\);

-- Location: LABCELL_X22_Y33_N39
\data|team_rocket|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add1~13_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_rocket|Add1~2\ ))
-- \data|team_rocket|Add1~14\ = CARRY(( \data|team_rocket|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_rocket|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|team_rocket|Add1~2\,
	sumout => \data|team_rocket|Add1~13_sumout\,
	cout => \data|team_rocket|Add1~14\);

-- Location: LABCELL_X22_Y33_N42
\data|team_rocket|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add1~9_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|team_rocket|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|team_rocket|Add1~14\,
	sumout => \data|team_rocket|Add1~9_sumout\);

-- Location: FF_X16_Y33_N52
\data|pikachu_HP|testCountX_Y|out_y[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~13_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y[7]~DUPLICATE_q\);

-- Location: FF_X16_Y33_N49
\data|pikachu_HP|testCountX_Y|out_y[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add0~29_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_y[6]~0_combout\,
	ena => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_y[6]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y33_N48
\data|pikachu_HP|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~13_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y[6]~DUPLICATE_q\ ) + ( VCC ) + ( \data|pikachu_HP|Add1~2\ ))
-- \data|pikachu_HP|Add1~14\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_y[6]~DUPLICATE_q\ ) + ( VCC ) + ( \data|pikachu_HP|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[6]~DUPLICATE_q\,
	cin => \data|pikachu_HP|Add1~2\,
	sumout => \data|pikachu_HP|Add1~13_sumout\,
	cout => \data|pikachu_HP|Add1~14\);

-- Location: LABCELL_X17_Y33_N51
\data|pikachu_HP|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add1~9_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_y[7]~DUPLICATE_q\ ) + ( GND ) + ( \data|pikachu_HP|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\,
	cin => \data|pikachu_HP|Add1~14\,
	sumout => \data|pikachu_HP|Add1~9_sumout\);

-- Location: LABCELL_X22_Y35_N48
\data|attack_one|draw_pika|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~13_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~2\ ))
-- \data|attack_one|draw_pika|Add1~14\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|attack_one|draw_pika|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_one|draw_pika|Add1~2\,
	sumout => \data|attack_one|draw_pika|Add1~13_sumout\,
	cout => \data|attack_one|draw_pika|Add1~14\);

-- Location: LABCELL_X22_Y35_N51
\data|attack_one|draw_pika|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add1~9_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_one|draw_pika|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_one|draw_pika|Add1~14\,
	sumout => \data|attack_one|draw_pika|Add1~9_sumout\);

-- Location: LABCELL_X17_Y33_N27
\data|y|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~5_combout\ = ( \control|WideOr62~combout\ & ( \data|attack_one|draw_pika|Add1~9_sumout\ & ( (\control|WideOr63~combout\) # (\data|meowth_HP|testCountX_Y|out_y\(7)) ) ) ) # ( !\control|WideOr62~combout\ & ( 
-- \data|attack_one|draw_pika|Add1~9_sumout\ & ( (!\control|WideOr63~combout\ & (\data|team_rocket|Add1~9_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~9_sumout\))) ) ) ) # ( \control|WideOr62~combout\ & ( 
-- !\data|attack_one|draw_pika|Add1~9_sumout\ & ( (\data|meowth_HP|testCountX_Y|out_y\(7) & !\control|WideOr63~combout\) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|attack_one|draw_pika|Add1~9_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (\data|team_rocket|Add1~9_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(7),
	datab => \data|team_rocket|ALT_INV_Add1~9_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|pikachu_HP|ALT_INV_Add1~9_sumout\,
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add1~9_sumout\,
	combout => \data|y|Mux0~5_combout\);

-- Location: LABCELL_X19_Y31_N18
\data|Menu|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~13_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|Menu|Add1~2\ ))
-- \data|Menu|Add1~14\ = CARRY(( \data|Menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|Menu|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|Menu|Add1~2\,
	sumout => \data|Menu|Add1~13_sumout\,
	cout => \data|Menu|Add1~14\);

-- Location: LABCELL_X19_Y31_N21
\data|Menu|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add1~9_sumout\ = SUM(( \data|Menu|testCountX_Y|out_y\(7) ) + ( VCC ) + ( \data|Menu|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|Menu|Add1~14\,
	sumout => \data|Menu|Add1~9_sumout\);

-- Location: FF_X18_Y31_N52
\data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|white|testCountX_Y|Add0~9_sumout\,
	sclr => \control|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y31_N18
\data|trainer|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~13_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|trainer|Add1~2\ ))
-- \data|trainer|Add1~14\ = CARRY(( \data|trainer|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|trainer|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|trainer|Add1~2\,
	sumout => \data|trainer|Add1~13_sumout\,
	cout => \data|trainer|Add1~14\);

-- Location: MLABCELL_X21_Y31_N21
\data|trainer|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|Add1~9_sumout\ = SUM(( \data|trainer|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|trainer|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|trainer|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|trainer|Add1~14\,
	sumout => \data|trainer|Add1~9_sumout\);

-- Location: LABCELL_X22_Y31_N45
\data|enemy_attack|draw_meowth|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~13_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|Add1~2\ ))
-- \data|enemy_attack|draw_meowth|Add1~14\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|enemy_attack|draw_meowth|Add1~2\,
	sumout => \data|enemy_attack|draw_meowth|Add1~13_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add1~14\);

-- Location: LABCELL_X22_Y31_N48
\data|enemy_attack|draw_meowth|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add1~9_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|enemy_attack|draw_meowth|Add1~14\,
	sumout => \data|enemy_attack|draw_meowth|Add1~9_sumout\);

-- Location: LABCELL_X22_Y31_N24
\data|y|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~4_combout\ = ( \data|trainer|Add1~9_sumout\ & ( \data|enemy_attack|draw_meowth|Add1~9_sumout\ & ( (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\)) # (\data|Menu|Add1~9_sumout\))) # (\control|WideOr62~combout\ & 
-- (((\data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\) # (\control|WideOr63~combout\)))) ) ) ) # ( !\data|trainer|Add1~9_sumout\ & ( \data|enemy_attack|draw_meowth|Add1~9_sumout\ & ( (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\)) 
-- # (\data|Menu|Add1~9_sumout\))) # (\control|WideOr62~combout\ & (((!\control|WideOr63~combout\ & \data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\)))) ) ) ) # ( \data|trainer|Add1~9_sumout\ & ( !\data|enemy_attack|draw_meowth|Add1~9_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (\data|Menu|Add1~9_sumout\ & (\control|WideOr63~combout\))) # (\control|WideOr62~combout\ & (((\data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\) # (\control|WideOr63~combout\)))) ) ) ) # ( 
-- !\data|trainer|Add1~9_sumout\ & ( !\data|enemy_attack|draw_meowth|Add1~9_sumout\ & ( (!\control|WideOr62~combout\ & (\data|Menu|Add1~9_sumout\ & (\control|WideOr63~combout\))) # (\control|WideOr62~combout\ & (((!\control|WideOr63~combout\ & 
-- \data|pika_damage|white|testCountX_Y|out_y[7]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~combout\,
	datab => \data|Menu|ALT_INV_Add1~9_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\,
	datae => \data|trainer|ALT_INV_Add1~9_sumout\,
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add1~9_sumout\,
	combout => \data|y|Mux0~4_combout\);

-- Location: MLABCELL_X21_Y35_N33
\data|y|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~6_combout\ = ( \control|WideOr61~combout\ & ( \data|y|Mux0~4_combout\ & ( \data|y|Mux0~5_combout\ ) ) ) # ( !\control|WideOr61~combout\ & ( \data|y|Mux0~4_combout\ ) ) # ( \control|WideOr61~combout\ & ( !\data|y|Mux0~4_combout\ & ( 
-- \data|y|Mux0~5_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux0~5_combout\,
	datae => \control|ALT_INV_WideOr61~combout\,
	dataf => \data|y|ALT_INV_Mux0~4_combout\,
	combout => \data|y|Mux0~6_combout\);

-- Location: LABCELL_X17_Y34_N6
\data|y|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~0_combout\ = ( \data|clear_screen|out_y\(7) & ( \control|WideOr63~combout\ & ( (\data|win|testCountX_Y|out_y\(7)) # (\control|WideOr62~combout\) ) ) ) # ( !\data|clear_screen|out_y\(7) & ( \control|WideOr63~combout\ & ( 
-- (!\control|WideOr62~combout\ & \data|win|testCountX_Y|out_y\(7)) ) ) ) # ( \data|clear_screen|out_y\(7) & ( !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & ((\data|lose|testCountX_Y|out_y\(7)))) # (\control|WideOr62~combout\ & 
-- (\data|title|testCountX_Y|out_y\(7))) ) ) ) # ( !\data|clear_screen|out_y\(7) & ( !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & ((\data|lose|testCountX_Y|out_y\(7)))) # (\control|WideOr62~combout\ & (\data|title|testCountX_Y|out_y\(7))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_y\(7),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|win|testCountX_Y|ALT_INV_out_y\(7),
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(7),
	datae => \data|clear_screen|ALT_INV_out_y\(7),
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|y|Mux0~0_combout\);

-- Location: MLABCELL_X15_Y33_N48
\data|meowth_damage|white|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~13_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|meowth_damage|white|Add1~2\ ))
-- \data|meowth_damage|white|Add1~14\ = CARRY(( \data|meowth_damage|white|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|meowth_damage|white|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|meowth_damage|white|Add1~2\,
	sumout => \data|meowth_damage|white|Add1~13_sumout\,
	cout => \data|meowth_damage|white|Add1~14\);

-- Location: MLABCELL_X15_Y33_N51
\data|meowth_damage|white|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_damage|white|Add1~9_sumout\ = SUM(( \data|meowth_damage|white|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|meowth_damage|white|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_damage|white|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|meowth_damage|white|Add1~14\,
	sumout => \data|meowth_damage|white|Add1~9_sumout\);

-- Location: LABCELL_X13_Y34_N18
\data|team_menu|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~13_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_menu|Add1~2\ ))
-- \data|team_menu|Add1~14\ = CARRY(( \data|team_menu|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|team_menu|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|team_menu|Add1~2\,
	sumout => \data|team_menu|Add1~13_sumout\,
	cout => \data|team_menu|Add1~14\);

-- Location: LABCELL_X13_Y34_N21
\data|team_menu|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add1~9_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_y\(7) ) + ( VCC ) + ( \data|team_menu|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|team_menu|Add1~14\,
	sumout => \data|team_menu|Add1~9_sumout\);

-- Location: LABCELL_X13_Y30_N45
\data|attack_three|draw_hurt_meowth|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~13_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~2\ ))
-- \data|attack_three|draw_hurt_meowth|Add1~14\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_three|draw_hurt_meowth|Add1~2\,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~13_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add1~14\);

-- Location: LABCELL_X13_Y30_N48
\data|attack_three|draw_hurt_meowth|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add1~9_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_three|draw_hurt_meowth|Add1~14\,
	sumout => \data|attack_three|draw_hurt_meowth|Add1~9_sumout\);

-- Location: FF_X12_Y32_N52
\data|attack_two|S_tb|testCountX_Y|out_y[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~9_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y[7]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y33_N48
\data|attack_two|tb_pika|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~13_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~2\ ))
-- \data|attack_two|tb_pika|Add1~14\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_two|tb_pika|Add1~2\,
	sumout => \data|attack_two|tb_pika|Add1~13_sumout\,
	cout => \data|attack_two|tb_pika|Add1~14\);

-- Location: LABCELL_X4_Y33_N51
\data|attack_two|tb_pika|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add1~9_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_two|tb_pika|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_two|tb_pika|Add1~14\,
	sumout => \data|attack_two|tb_pika|Add1~9_sumout\);

-- Location: MLABCELL_X6_Y32_N30
\data|y|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~1_combout\ = ( \data|attack_two|y|Mux0~0_combout\ & ( \data|attack_two|tb_pika|Add1~9_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (((!\control|presentstate.draw_tb_2~q\) # (\data|attack_two|M_tb|testCountX_Y|out_y\(7))) # 
-- (\control|presentstate.draw_tb_1~q\))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\)) ) ) ) # ( !\data|attack_two|y|Mux0~0_combout\ & ( \data|attack_two|tb_pika|Add1~9_sumout\ & ( (!\control|presentstate.draw_tb_1~q\ 
-- & (((\data|attack_two|M_tb|testCountX_Y|out_y\(7) & \control|presentstate.draw_tb_2~q\)) # (\control|presentstate.draw_pikachu_tb~q\))) ) ) ) # ( \data|attack_two|y|Mux0~0_combout\ & ( !\data|attack_two|tb_pika|Add1~9_sumout\ & ( 
-- (!\control|presentstate.draw_pikachu_tb~q\ & (((!\control|presentstate.draw_tb_2~q\) # (\data|attack_two|M_tb|testCountX_Y|out_y\(7))) # (\control|presentstate.draw_tb_1~q\))) ) ) ) # ( !\data|attack_two|y|Mux0~0_combout\ & ( 
-- !\data|attack_two|tb_pika|Add1~9_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\ & (\data|attack_two|M_tb|testCountX_Y|out_y\(7) & \control|presentstate.draw_tb_2~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000101010100010101001000100010011001110111001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(7),
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \data|attack_two|y|ALT_INV_Mux0~0_combout\,
	dataf => \data|attack_two|tb_pika|ALT_INV_Add1~9_sumout\,
	combout => \data|y|Mux0~1_combout\);

-- Location: LABCELL_X11_Y30_N48
\data|attack_three|draw_t_pika|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~13_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~2\ ))
-- \data|attack_three|draw_t_pika|Add1~14\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(6) ) + ( VCC ) + ( \data|attack_three|draw_t_pika|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(6),
	cin => \data|attack_three|draw_t_pika|Add1~2\,
	sumout => \data|attack_three|draw_t_pika|Add1~13_sumout\,
	cout => \data|attack_three|draw_t_pika|Add1~14\);

-- Location: LABCELL_X11_Y30_N51
\data|attack_three|draw_t_pika|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add1~9_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_y\(7) ) + ( GND ) + ( \data|attack_three|draw_t_pika|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_y\(7),
	cin => \data|attack_three|draw_t_pika|Add1~14\,
	sumout => \data|attack_three|draw_t_pika|Add1~9_sumout\);

-- Location: LABCELL_X13_Y32_N12
\data|y|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~2_combout\ = ( \data|attack_three|draw_t_pika|Add1~9_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add1~9_sumout\)) # (\control|WideOr63~combout\ & 
-- ((\data|attack_two|S_tb|testCountX_Y|out_y[7]~DUPLICATE_q\))) ) ) ) # ( !\data|attack_three|draw_t_pika|Add1~9_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add1~9_sumout\)) # 
-- (\control|WideOr63~combout\ & ((\data|attack_two|S_tb|testCountX_Y|out_y[7]~DUPLICATE_q\))) ) ) ) # ( \data|attack_three|draw_t_pika|Add1~9_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\) # (\data|y|Mux0~1_combout\) ) ) ) # ( 
-- !\data|attack_three|draw_t_pika|Add1~9_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (\data|y|Mux0~1_combout\ & \control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~9_sumout\,
	datab => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y[7]~DUPLICATE_q\,
	datac => \data|y|ALT_INV_Mux0~1_combout\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|attack_three|draw_t_pika|ALT_INV_Add1~9_sumout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux0~2_combout\);

-- Location: LABCELL_X13_Y32_N30
\data|y|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~3_combout\ = ( \data|x|Mux1~4_combout\ & ( \data|y|Mux0~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (\data|meowth_damage|white|Add1~9_sumout\)) # (\data|x|Mux1~3_combout\ & ((\data|team_menu|Add1~9_sumout\))) ) ) ) # ( !\data|x|Mux1~4_combout\ 
-- & ( \data|y|Mux0~2_combout\ & ( (\data|x|Mux1~3_combout\) # (\data|y|Mux0~0_combout\) ) ) ) # ( \data|x|Mux1~4_combout\ & ( !\data|y|Mux0~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (\data|meowth_damage|white|Add1~9_sumout\)) # (\data|x|Mux1~3_combout\ & 
-- ((\data|team_menu|Add1~9_sumout\))) ) ) ) # ( !\data|x|Mux1~4_combout\ & ( !\data|y|Mux0~2_combout\ & ( (\data|y|Mux0~0_combout\ & !\data|x|Mux1~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux0~0_combout\,
	datab => \data|meowth_damage|white|ALT_INV_Add1~9_sumout\,
	datac => \data|x|ALT_INV_Mux1~3_combout\,
	datad => \data|team_menu|ALT_INV_Add1~9_sumout\,
	datae => \data|x|ALT_INV_Mux1~4_combout\,
	dataf => \data|y|ALT_INV_Mux0~2_combout\,
	combout => \data|y|Mux0~3_combout\);

-- Location: LABCELL_X13_Y32_N54
\data|y|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux0~7_combout\ = ( \data|y|Mux0~3_combout\ & ( (!\control|WideOr60~combout\) # (\data|y|Mux0~6_combout\) ) ) # ( !\data|y|Mux0~3_combout\ & ( (\control|WideOr60~combout\ & \data|y|Mux0~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_WideOr60~combout\,
	datad => \data|y|ALT_INV_Mux0~6_combout\,
	dataf => \data|y|ALT_INV_Mux0~3_combout\,
	combout => \data|y|Mux0~7_combout\);

-- Location: MLABCELL_X21_Y33_N42
\data|y|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~4_combout\ = ( \control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|trainer|Add1~5_sumout\ ) ) ) # ( !\control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|pika_damage|white|testCountX_Y|out_y\(4) ) ) ) # ( 
-- \control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|Menu|Add1~5_sumout\ ) ) ) # ( !\control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|enemy_attack|draw_meowth|Add1~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|ALT_INV_Add1~5_sumout\,
	datab => \data|trainer|ALT_INV_Add1~5_sumout\,
	datac => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(4),
	datad => \data|Menu|ALT_INV_Add1~5_sumout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|y|Mux3~4_combout\);

-- Location: MLABCELL_X21_Y33_N24
\data|y|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~5_combout\ = ( \control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|attack_one|draw_pika|Add1~5_sumout\ ) ) ) # ( !\control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|meowth_HP|testCountX_Y|out_y\(4) ) ) ) # ( 
-- \control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|pikachu_HP|Add1~5_sumout\ ) ) ) # ( !\control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|team_rocket|Add1~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|ALT_INV_Add1~5_sumout\,
	datab => \data|attack_one|draw_pika|ALT_INV_Add1~5_sumout\,
	datac => \data|pikachu_HP|ALT_INV_Add1~5_sumout\,
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(4),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|y|Mux3~5_combout\);

-- Location: MLABCELL_X21_Y33_N18
\data|y|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~6_combout\ = ( \data|y|Mux3~5_combout\ & ( (\control|WideOr61~combout\) # (\data|y|Mux3~4_combout\) ) ) # ( !\data|y|Mux3~5_combout\ & ( (\data|y|Mux3~4_combout\ & !\control|WideOr61~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|y|ALT_INV_Mux3~4_combout\,
	datac => \control|ALT_INV_WideOr61~combout\,
	dataf => \data|y|ALT_INV_Mux3~5_combout\,
	combout => \data|y|Mux3~6_combout\);

-- Location: LABCELL_X16_Y34_N24
\data|y|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~0_combout\ = ( \data|win|testCountX_Y|out_y\(4) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_y\(4)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_y\(4))) ) ) ) # ( 
-- !\data|win|testCountX_Y|out_y\(4) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_y\(4)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_y\(4))) ) ) ) # ( \data|win|testCountX_Y|out_y\(4) & ( 
-- !\control|WideOr62~combout\ & ( (\control|WideOr63~combout\) # (\data|lose|testCountX_Y|out_y\(4)) ) ) ) # ( !\data|win|testCountX_Y|out_y\(4) & ( !\control|WideOr62~combout\ & ( (\data|lose|testCountX_Y|out_y\(4) & !\control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_y\(4),
	datab => \data|clear_screen|ALT_INV_out_y\(4),
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|title|testCountX_Y|ALT_INV_out_y\(4),
	datae => \data|win|testCountX_Y|ALT_INV_out_y\(4),
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|y|Mux3~0_combout\);

-- Location: LABCELL_X7_Y32_N12
\data|y|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~1_combout\ = ( \control|presentstate.draw_tb_2~q\ & ( \data|attack_two|tb_pika|Add1~5_sumout\ & ( (!\control|presentstate.draw_tb_1~q\ & (((\data|attack_two|M_tb|testCountX_Y|out_y\(4))) # (\control|presentstate.draw_pikachu_tb~q\))) # 
-- (\control|presentstate.draw_tb_1~q\ & (!\control|presentstate.draw_pikachu_tb~q\ & (\data|attack_two|y|Mux3~0_combout\))) ) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( \data|attack_two|tb_pika|Add1~5_sumout\ & ( 
-- (!\control|presentstate.draw_pikachu_tb~q\ & ((\data|attack_two|y|Mux3~0_combout\))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\)) ) ) ) # ( \control|presentstate.draw_tb_2~q\ & ( 
-- !\data|attack_two|tb_pika|Add1~5_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & ((!\control|presentstate.draw_tb_1~q\ & ((\data|attack_two|M_tb|testCountX_Y|out_y\(4)))) # (\control|presentstate.draw_tb_1~q\ & 
-- (\data|attack_two|y|Mux3~0_combout\)))) ) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|tb_pika|Add1~5_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & \data|attack_two|y|Mux3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000001001000110000101110001011100010011010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datab => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datac => \data|attack_two|y|ALT_INV_Mux3~0_combout\,
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(4),
	datae => \control|ALT_INV_presentstate.draw_tb_2~q\,
	dataf => \data|attack_two|tb_pika|ALT_INV_Add1~5_sumout\,
	combout => \data|y|Mux3~1_combout\);

-- Location: FF_X12_Y32_N43
\data|attack_two|S_tb|testCountX_Y|out_y[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add0~5_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~0_combout\,
	ena => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_y[4]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y31_N18
\data|y|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~2_combout\ = ( \data|attack_three|draw_t_pika|Add1~5_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add1~5_sumout\)) # (\control|WideOr63~combout\ & 
-- ((\data|attack_two|S_tb|testCountX_Y|out_y[4]~DUPLICATE_q\))) ) ) ) # ( !\data|attack_three|draw_t_pika|Add1~5_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add1~5_sumout\)) # 
-- (\control|WideOr63~combout\ & ((\data|attack_two|S_tb|testCountX_Y|out_y[4]~DUPLICATE_q\))) ) ) ) # ( \data|attack_three|draw_t_pika|Add1~5_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\) # (\data|y|Mux3~1_combout\) ) ) ) # ( 
-- !\data|attack_three|draw_t_pika|Add1~5_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (\data|y|Mux3~1_combout\ & \control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~5_sumout\,
	datab => \data|y|ALT_INV_Mux3~1_combout\,
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y[4]~DUPLICATE_q\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|attack_three|draw_t_pika|ALT_INV_Add1~5_sumout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux3~2_combout\);

-- Location: LABCELL_X11_Y31_N24
\data|y|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~3_combout\ = ( \data|meowth_damage|white|Add1~5_sumout\ & ( \data|y|Mux3~2_combout\ & ( (!\data|x|Mux1~4_combout\ & (((\data|x|Mux1~3_combout\)) # (\data|y|Mux3~0_combout\))) # (\data|x|Mux1~4_combout\ & (((!\data|x|Mux1~3_combout\) # 
-- (\data|team_menu|Add1~5_sumout\)))) ) ) ) # ( !\data|meowth_damage|white|Add1~5_sumout\ & ( \data|y|Mux3~2_combout\ & ( (!\data|x|Mux1~4_combout\ & (((\data|x|Mux1~3_combout\)) # (\data|y|Mux3~0_combout\))) # (\data|x|Mux1~4_combout\ & 
-- (((\data|x|Mux1~3_combout\ & \data|team_menu|Add1~5_sumout\)))) ) ) ) # ( \data|meowth_damage|white|Add1~5_sumout\ & ( !\data|y|Mux3~2_combout\ & ( (!\data|x|Mux1~4_combout\ & (\data|y|Mux3~0_combout\ & (!\data|x|Mux1~3_combout\))) # 
-- (\data|x|Mux1~4_combout\ & (((!\data|x|Mux1~3_combout\) # (\data|team_menu|Add1~5_sumout\)))) ) ) ) # ( !\data|meowth_damage|white|Add1~5_sumout\ & ( !\data|y|Mux3~2_combout\ & ( (!\data|x|Mux1~4_combout\ & (\data|y|Mux3~0_combout\ & 
-- (!\data|x|Mux1~3_combout\))) # (\data|x|Mux1~4_combout\ & (((\data|x|Mux1~3_combout\ & \data|team_menu|Add1~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux3~0_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|x|ALT_INV_Mux1~3_combout\,
	datad => \data|team_menu|ALT_INV_Add1~5_sumout\,
	datae => \data|meowth_damage|white|ALT_INV_Add1~5_sumout\,
	dataf => \data|y|ALT_INV_Mux3~2_combout\,
	combout => \data|y|Mux3~3_combout\);

-- Location: LABCELL_X11_Y31_N3
\data|y|Mux3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux3~7_combout\ = ( \control|WideOr62~1_combout\ & ( \data|y|Mux3~3_combout\ & ( ((!\control|WideOr60~0_combout\) # (\data|y|Mux3~6_combout\)) # (\control|presentstate.draw_team~q\) ) ) ) # ( !\control|WideOr62~1_combout\ & ( 
-- \data|y|Mux3~3_combout\ ) ) # ( \control|WideOr62~1_combout\ & ( !\data|y|Mux3~3_combout\ & ( (!\control|presentstate.draw_team~q\ & (\control|WideOr60~0_combout\ & \data|y|Mux3~6_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000101011111111111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_team~q\,
	datac => \control|ALT_INV_WideOr60~0_combout\,
	datad => \data|y|ALT_INV_Mux3~6_combout\,
	datae => \control|ALT_INV_WideOr62~1_combout\,
	dataf => \data|y|ALT_INV_Mux3~3_combout\,
	combout => \data|y|Mux3~7_combout\);

-- Location: LABCELL_X18_Y31_N0
\data|y|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~4_combout\ = ( \control|WideOr63~combout\ & ( \data|trainer|Add1~13_sumout\ & ( (\data|Menu|Add1~13_sumout\) # (\control|WideOr62~combout\) ) ) ) # ( !\control|WideOr63~combout\ & ( \data|trainer|Add1~13_sumout\ & ( 
-- (!\control|WideOr62~combout\ & ((\data|enemy_attack|draw_meowth|Add1~13_sumout\))) # (\control|WideOr62~combout\ & (\data|pika_damage|white|testCountX_Y|out_y\(6))) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|trainer|Add1~13_sumout\ & ( 
-- (!\control|WideOr62~combout\ & \data|Menu|Add1~13_sumout\) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|trainer|Add1~13_sumout\ & ( (!\control|WideOr62~combout\ & ((\data|enemy_attack|draw_meowth|Add1~13_sumout\))) # (\control|WideOr62~combout\ & 
-- (\data|pika_damage|white|testCountX_Y|out_y\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000001100110000011101000111010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(6),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|enemy_attack|draw_meowth|ALT_INV_Add1~13_sumout\,
	datad => \data|Menu|ALT_INV_Add1~13_sumout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|trainer|ALT_INV_Add1~13_sumout\,
	combout => \data|y|Mux1~4_combout\);

-- Location: LABCELL_X16_Y33_N0
\data|y|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~5_combout\ = ( \control|WideOr63~combout\ & ( \data|attack_one|draw_pika|Add1~13_sumout\ & ( (\data|pikachu_HP|Add1~13_sumout\) # (\control|WideOr62~combout\) ) ) ) # ( !\control|WideOr63~combout\ & ( 
-- \data|attack_one|draw_pika|Add1~13_sumout\ & ( (!\control|WideOr62~combout\ & (\data|team_rocket|Add1~13_sumout\)) # (\control|WideOr62~combout\ & ((\data|meowth_HP|testCountX_Y|out_y\(6)))) ) ) ) # ( \control|WideOr63~combout\ & ( 
-- !\data|attack_one|draw_pika|Add1~13_sumout\ & ( (!\control|WideOr62~combout\ & \data|pikachu_HP|Add1~13_sumout\) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|attack_one|draw_pika|Add1~13_sumout\ & ( (!\control|WideOr62~combout\ & 
-- (\data|team_rocket|Add1~13_sumout\)) # (\control|WideOr62~combout\ & ((\data|meowth_HP|testCountX_Y|out_y\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~combout\,
	datab => \data|pikachu_HP|ALT_INV_Add1~13_sumout\,
	datac => \data|team_rocket|ALT_INV_Add1~13_sumout\,
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(6),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add1~13_sumout\,
	combout => \data|y|Mux1~5_combout\);

-- Location: LABCELL_X16_Y32_N30
\data|y|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~6_combout\ = ( \data|y|Mux1~4_combout\ & ( \data|y|Mux1~5_combout\ ) ) # ( !\data|y|Mux1~4_combout\ & ( \data|y|Mux1~5_combout\ & ( \control|WideOr61~combout\ ) ) ) # ( \data|y|Mux1~4_combout\ & ( !\data|y|Mux1~5_combout\ & ( 
-- !\control|WideOr61~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr61~combout\,
	datae => \data|y|ALT_INV_Mux1~4_combout\,
	dataf => \data|y|ALT_INV_Mux1~5_combout\,
	combout => \data|y|Mux1~6_combout\);

-- Location: LABCELL_X16_Y34_N18
\data|y|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~0_combout\ = ( \control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|clear_screen|out_y\(6) ) ) ) # ( !\control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_y\(6) ) ) ) # ( 
-- \control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|win|testCountX_Y|out_y\(6) ) ) ) # ( !\control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|lose|testCountX_Y|out_y\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_y\(6),
	datab => \data|win|testCountX_Y|ALT_INV_out_y\(6),
	datac => \data|title|testCountX_Y|ALT_INV_out_y\(6),
	datad => \data|clear_screen|ALT_INV_out_y\(6),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|y|Mux1~0_combout\);

-- Location: MLABCELL_X6_Y32_N0
\data|y|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~1_combout\ = ( \data|attack_two|M_tb|testCountX_Y|out_y\(6) & ( \data|attack_two|tb_pika|Add1~13_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (((!\control|presentstate.draw_tb_1~q\ & \control|presentstate.draw_tb_2~q\)) # 
-- (\data|attack_two|y|Mux1~0_combout\))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\)) ) ) ) # ( !\data|attack_two|M_tb|testCountX_Y|out_y\(6) & ( \data|attack_two|tb_pika|Add1~13_sumout\ & ( 
-- (!\control|presentstate.draw_pikachu_tb~q\ & (\data|attack_two|y|Mux1~0_combout\ & ((!\control|presentstate.draw_tb_2~q\) # (\control|presentstate.draw_tb_1~q\)))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\)) ) ) ) 
-- # ( \data|attack_two|M_tb|testCountX_Y|out_y\(6) & ( !\data|attack_two|tb_pika|Add1~13_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (((!\control|presentstate.draw_tb_1~q\ & \control|presentstate.draw_tb_2~q\)) # 
-- (\data|attack_two|y|Mux1~0_combout\))) ) ) ) # ( !\data|attack_two|M_tb|testCountX_Y|out_y\(6) & ( !\data|attack_two|tb_pika|Add1~13_sumout\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (\data|attack_two|y|Mux1~0_combout\ & 
-- ((!\control|presentstate.draw_tb_2~q\) # (\control|presentstate.draw_tb_1~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000010000010101000101001001110010001100100111011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datac => \data|attack_two|y|ALT_INV_Mux1~0_combout\,
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(6),
	dataf => \data|attack_two|tb_pika|ALT_INV_Add1~13_sumout\,
	combout => \data|y|Mux1~1_combout\);

-- Location: LABCELL_X12_Y32_N24
\data|y|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~2_combout\ = ( \data|y|Mux1~1_combout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & ((\data|attack_three|draw_hurt_meowth|Add1~13_sumout\))) # (\control|WideOr63~combout\ & (\data|attack_two|S_tb|testCountX_Y|out_y\(6))) ) ) 
-- ) # ( !\data|y|Mux1~1_combout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & ((\data|attack_three|draw_hurt_meowth|Add1~13_sumout\))) # (\control|WideOr63~combout\ & (\data|attack_two|S_tb|testCountX_Y|out_y\(6))) ) ) ) # ( 
-- \data|y|Mux1~1_combout\ & ( !\data|x|Mux1~2_combout\ & ( (\control|WideOr63~combout\) # (\data|attack_three|draw_t_pika|Add1~13_sumout\) ) ) ) # ( !\data|y|Mux1~1_combout\ & ( !\data|x|Mux1~2_combout\ & ( (\data|attack_three|draw_t_pika|Add1~13_sumout\ & 
-- !\control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(6),
	datab => \data|attack_three|draw_t_pika|ALT_INV_Add1~13_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~13_sumout\,
	datae => \data|y|ALT_INV_Mux1~1_combout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux1~2_combout\);

-- Location: LABCELL_X12_Y32_N21
\data|y|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~3_combout\ = ( \data|y|Mux1~0_combout\ & ( \data|y|Mux1~2_combout\ & ( (!\data|x|Mux1~4_combout\) # ((!\data|x|Mux1~3_combout\ & ((\data|meowth_damage|white|Add1~13_sumout\))) # (\data|x|Mux1~3_combout\ & (\data|team_menu|Add1~13_sumout\))) ) 
-- ) ) # ( !\data|y|Mux1~0_combout\ & ( \data|y|Mux1~2_combout\ & ( (!\data|x|Mux1~4_combout\ & (((\data|x|Mux1~3_combout\)))) # (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & ((\data|meowth_damage|white|Add1~13_sumout\))) # (\data|x|Mux1~3_combout\ 
-- & (\data|team_menu|Add1~13_sumout\)))) ) ) ) # ( \data|y|Mux1~0_combout\ & ( !\data|y|Mux1~2_combout\ & ( (!\data|x|Mux1~4_combout\ & (((!\data|x|Mux1~3_combout\)))) # (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & 
-- ((\data|meowth_damage|white|Add1~13_sumout\))) # (\data|x|Mux1~3_combout\ & (\data|team_menu|Add1~13_sumout\)))) ) ) ) # ( !\data|y|Mux1~0_combout\ & ( !\data|y|Mux1~2_combout\ & ( (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & 
-- ((\data|meowth_damage|white|Add1~13_sumout\))) # (\data|x|Mux1~3_combout\ & (\data|team_menu|Add1~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|ALT_INV_Add1~13_sumout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|x|ALT_INV_Mux1~3_combout\,
	datad => \data|meowth_damage|white|ALT_INV_Add1~13_sumout\,
	datae => \data|y|ALT_INV_Mux1~0_combout\,
	dataf => \data|y|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux1~3_combout\);

-- Location: LABCELL_X12_Y32_N0
\data|y|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux1~7_combout\ = ( \data|y|Mux1~3_combout\ & ( (((!\control|WideOr62~1_combout\) # (!\control|WideOr60~0_combout\)) # (\control|presentstate.draw_team~q\)) # (\data|y|Mux1~6_combout\) ) ) # ( !\data|y|Mux1~3_combout\ & ( (\data|y|Mux1~6_combout\ 
-- & (!\control|presentstate.draw_team~q\ & (\control|WideOr62~1_combout\ & \control|WideOr60~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010011111111111101111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux1~6_combout\,
	datab => \control|ALT_INV_presentstate.draw_team~q\,
	datac => \control|ALT_INV_WideOr62~1_combout\,
	datad => \control|ALT_INV_WideOr60~0_combout\,
	dataf => \data|y|ALT_INV_Mux1~3_combout\,
	combout => \data|y|Mux1~7_combout\);

-- Location: LABCELL_X17_Y33_N6
\data|y|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~3_combout\ = ( \control|WideOr62~combout\ & ( \data|meowth_HP|testCountX_Y|out_y\(3) & ( (!\control|WideOr63~combout\) # (\data|attack_one|draw_pika|Add1~17_sumout\) ) ) ) # ( !\control|WideOr62~combout\ & ( 
-- \data|meowth_HP|testCountX_Y|out_y\(3) & ( (!\control|WideOr63~combout\ & (\data|team_rocket|Add1~17_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~17_sumout\))) ) ) ) # ( \control|WideOr62~combout\ & ( 
-- !\data|meowth_HP|testCountX_Y|out_y\(3) & ( (\control|WideOr63~combout\ & \data|attack_one|draw_pika|Add1~17_sumout\) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|meowth_HP|testCountX_Y|out_y\(3) & ( (!\control|WideOr63~combout\ & 
-- (\data|team_rocket|Add1~17_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|ALT_INV_Add1~17_sumout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|attack_one|draw_pika|ALT_INV_Add1~17_sumout\,
	datad => \data|pikachu_HP|ALT_INV_Add1~17_sumout\,
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(3),
	combout => \data|y|Mux4~3_combout\);

-- Location: LABCELL_X13_Y33_N18
\data|y|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~2_combout\ = ( \control|WideOr62~combout\ & ( \data|enemy_attack|draw_meowth|Add1~17_sumout\ & ( (!\control|WideOr63~combout\ & ((\data|pika_damage|white|testCountX_Y|out_y\(3)))) # (\control|WideOr63~combout\ & 
-- (\data|trainer|Add1~17_sumout\)) ) ) ) # ( !\control|WideOr62~combout\ & ( \data|enemy_attack|draw_meowth|Add1~17_sumout\ & ( (!\control|WideOr63~combout\) # (\data|Menu|Add1~17_sumout\) ) ) ) # ( \control|WideOr62~combout\ & ( 
-- !\data|enemy_attack|draw_meowth|Add1~17_sumout\ & ( (!\control|WideOr63~combout\ & ((\data|pika_damage|white|testCountX_Y|out_y\(3)))) # (\control|WideOr63~combout\ & (\data|trainer|Add1~17_sumout\)) ) ) ) # ( !\control|WideOr62~combout\ & ( 
-- !\data|enemy_attack|draw_meowth|Add1~17_sumout\ & ( (\control|WideOr63~combout\ & \data|Menu|Add1~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|trainer|ALT_INV_Add1~17_sumout\,
	datac => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(3),
	datad => \data|Menu|ALT_INV_Add1~17_sumout\,
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add1~17_sumout\,
	combout => \data|y|Mux4~2_combout\);

-- Location: MLABCELL_X15_Y34_N24
\data|y|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~0_combout\ = ( \data|win|testCountX_Y|out_y\(3) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & (\data|title|testCountX_Y|out_y\(3))) # (\control|WideOr63~combout\ & ((\data|clear_screen|out_y\(3)))) ) ) ) # ( 
-- !\data|win|testCountX_Y|out_y\(3) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & (\data|title|testCountX_Y|out_y\(3))) # (\control|WideOr63~combout\ & ((\data|clear_screen|out_y\(3)))) ) ) ) # ( \data|win|testCountX_Y|out_y\(3) & ( 
-- !\control|WideOr62~combout\ & ( (\data|lose|testCountX_Y|out_y\(3)) # (\control|WideOr63~combout\) ) ) ) # ( !\data|win|testCountX_Y|out_y\(3) & ( !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & \data|lose|testCountX_Y|out_y\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_y\(3),
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|clear_screen|ALT_INV_out_y\(3),
	datad => \data|lose|testCountX_Y|ALT_INV_out_y\(3),
	datae => \data|win|testCountX_Y|ALT_INV_out_y\(3),
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|y|Mux4~0_combout\);

-- Location: MLABCELL_X15_Y34_N54
\data|y|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~6_combout\ = ( \data|y|Mux4~0_combout\ & ( (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & (!\data|meowth_damage|white|Add1~17_sumout\)) # (\data|x|Mux1~3_combout\ & ((!\data|team_menu|Add1~17_sumout\))))) ) ) # ( 
-- !\data|y|Mux4~0_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\) # ((!\data|meowth_damage|white|Add1~17_sumout\)))) # (\data|x|Mux1~3_combout\ & (\data|x|Mux1~4_combout\ & ((!\data|team_menu|Add1~17_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100110101000101110011010100000110001001000000011000100100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|meowth_damage|white|ALT_INV_Add1~17_sumout\,
	datad => \data|team_menu|ALT_INV_Add1~17_sumout\,
	dataf => \data|y|ALT_INV_Mux4~0_combout\,
	combout => \data|y|Mux4~6_combout\);

-- Location: LABCELL_X7_Y32_N54
\data|y|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~1_combout\ = ( !\control|presentstate.draw_tb_1~q\ & ( \control|presentstate.draw_pikachu_tb~q\ & ( \data|attack_two|tb_pika|Add1~17_sumout\ ) ) ) # ( \control|presentstate.draw_tb_1~q\ & ( !\control|presentstate.draw_pikachu_tb~q\ & ( 
-- \data|attack_two|y|Mux4~0_combout\ ) ) ) # ( !\control|presentstate.draw_tb_1~q\ & ( !\control|presentstate.draw_pikachu_tb~q\ & ( (!\control|presentstate.draw_tb_2~q\ & (\data|attack_two|y|Mux4~0_combout\)) # (\control|presentstate.draw_tb_2~q\ & 
-- ((\data|attack_two|M_tb|testCountX_Y|out_y\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010101010100001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|y|ALT_INV_Mux4~0_combout\,
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(3),
	datac => \data|attack_two|tb_pika|ALT_INV_Add1~17_sumout\,
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \control|ALT_INV_presentstate.draw_tb_1~q\,
	dataf => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	combout => \data|y|Mux4~1_combout\);

-- Location: LABCELL_X12_Y33_N18
\data|y|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~5_combout\ = ( \data|attack_two|S_tb|testCountX_Y|out_y\(3) & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & !\data|attack_three|draw_hurt_meowth|Add1~17_sumout\) ) ) ) # ( !\data|attack_two|S_tb|testCountX_Y|out_y\(3) & ( 
-- \data|x|Mux1~2_combout\ & ( (!\data|attack_three|draw_hurt_meowth|Add1~17_sumout\) # (\control|WideOr63~combout\) ) ) ) # ( \data|attack_two|S_tb|testCountX_Y|out_y\(3) & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & 
-- !\data|attack_three|draw_t_pika|Add1~17_sumout\) ) ) ) # ( !\data|attack_two|S_tb|testCountX_Y|out_y\(3) & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & !\data|attack_three|draw_t_pika|Add1~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011111111010101011010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datac => \data|attack_three|draw_t_pika|ALT_INV_Add1~17_sumout\,
	datad => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~17_sumout\,
	datae => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(3),
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux4~5_combout\);

-- Location: LABCELL_X12_Y33_N48
\data|y|Mux4~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~7_combout\ = ( \data|x|Mux1~2_combout\ & ( \data|y|Mux4~5_combout\ & ( (\data|x|Mux1~3_combout\ & !\data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( \data|y|Mux4~5_combout\ & ( (\data|x|Mux1~3_combout\ & 
-- !\data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( !\data|y|Mux4~5_combout\ & ( (\control|WideOr63~combout\ & (!\data|y|Mux4~1_combout\ & (\data|x|Mux1~3_combout\ & !\data|x|Mux1~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|y|ALT_INV_Mux4~1_combout\,
	datac => \data|x|ALT_INV_Mux1~3_combout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|x|ALT_INV_Mux1~2_combout\,
	dataf => \data|y|ALT_INV_Mux4~5_combout\,
	combout => \data|y|Mux4~7_combout\);

-- Location: LABCELL_X12_Y33_N30
\data|y|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux4~4_combout\ = ( \data|y|Mux4~6_combout\ & ( \data|y|Mux4~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\ & ((\data|y|Mux4~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux4~3_combout\)))) ) ) ) # ( 
-- !\data|y|Mux4~6_combout\ & ( \data|y|Mux4~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\ & ((\data|y|Mux4~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux4~3_combout\)))) ) ) ) # ( \data|y|Mux4~6_combout\ & ( 
-- !\data|y|Mux4~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\ & ((\data|y|Mux4~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux4~3_combout\)))) ) ) ) # ( !\data|y|Mux4~6_combout\ & ( !\data|y|Mux4~7_combout\ & ( 
-- (!\control|WideOr60~combout\) # ((!\control|WideOr61~combout\ & ((\data|y|Mux4~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux4~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111101111000000010010001100000001001000110000000100100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr61~combout\,
	datab => \control|ALT_INV_WideOr60~combout\,
	datac => \data|y|ALT_INV_Mux4~3_combout\,
	datad => \data|y|ALT_INV_Mux4~2_combout\,
	datae => \data|y|ALT_INV_Mux4~6_combout\,
	dataf => \data|y|ALT_INV_Mux4~7_combout\,
	combout => \data|y|Mux4~4_combout\);

-- Location: LABCELL_X17_Y33_N3
\data|y|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~3_combout\ = ( \data|meowth_HP|testCountX_Y|out_y\(2) & ( \data|attack_one|draw_pika|Add1~29_sumout\ & ( ((!\control|WideOr63~combout\ & (\data|team_rocket|testCountX_Y|out_y\(2))) # (\control|WideOr63~combout\ & 
-- ((\data|pikachu_HP|Add1~29_sumout\)))) # (\control|WideOr62~combout\) ) ) ) # ( !\data|meowth_HP|testCountX_Y|out_y\(2) & ( \data|attack_one|draw_pika|Add1~29_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & 
-- (\data|team_rocket|testCountX_Y|out_y\(2))) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~29_sumout\))))) # (\control|WideOr62~combout\ & (\control|WideOr63~combout\)) ) ) ) # ( \data|meowth_HP|testCountX_Y|out_y\(2) & ( 
-- !\data|attack_one|draw_pika|Add1~29_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & (\data|team_rocket|testCountX_Y|out_y\(2))) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~29_sumout\))))) # 
-- (\control|WideOr62~combout\ & (!\control|WideOr63~combout\)) ) ) ) # ( !\data|meowth_HP|testCountX_Y|out_y\(2) & ( !\data|attack_one|draw_pika|Add1~29_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & 
-- (\data|team_rocket|testCountX_Y|out_y\(2))) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add1~29_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~combout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(2),
	datad => \data|pikachu_HP|ALT_INV_Add1~29_sumout\,
	datae => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|attack_one|draw_pika|ALT_INV_Add1~29_sumout\,
	combout => \data|y|Mux5~3_combout\);

-- Location: LABCELL_X18_Y31_N18
\data|y|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~2_combout\ = ( \data|pika_damage|white|testCountX_Y|out_y\(2) & ( \data|trainer|Add1~29_sumout\ & ( ((!\control|WideOr63~combout\ & ((\data|enemy_attack|draw_meowth|Add1~25_sumout\))) # (\control|WideOr63~combout\ & 
-- (\data|Menu|Add1~29_sumout\))) # (\control|WideOr62~combout\) ) ) ) # ( !\data|pika_damage|white|testCountX_Y|out_y\(2) & ( \data|trainer|Add1~29_sumout\ & ( (!\control|WideOr63~combout\ & (((\data|enemy_attack|draw_meowth|Add1~25_sumout\ & 
-- !\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & (((\control|WideOr62~combout\)) # (\data|Menu|Add1~29_sumout\))) ) ) ) # ( \data|pika_damage|white|testCountX_Y|out_y\(2) & ( !\data|trainer|Add1~29_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (((\control|WideOr62~combout\) # (\data|enemy_attack|draw_meowth|Add1~25_sumout\)))) # (\control|WideOr63~combout\ & (\data|Menu|Add1~29_sumout\ & ((!\control|WideOr62~combout\)))) ) ) ) # ( !\data|pika_damage|white|testCountX_Y|out_y\(2) & ( 
-- !\data|trainer|Add1~29_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & ((\data|enemy_attack|draw_meowth|Add1~25_sumout\))) # (\control|WideOr63~combout\ & (\data|Menu|Add1~29_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|ALT_INV_Add1~29_sumout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|enemy_attack|draw_meowth|ALT_INV_Add1~25_sumout\,
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \data|trainer|ALT_INV_Add1~29_sumout\,
	combout => \data|y|Mux5~2_combout\);

-- Location: MLABCELL_X15_Y34_N18
\data|y|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~0_combout\ = ( \data|title|testCountX_Y|out_y\(2) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\) # (\data|clear_screen|out_y\(2)) ) ) ) # ( !\data|title|testCountX_Y|out_y\(2) & ( \control|WideOr62~combout\ & ( 
-- (\data|clear_screen|out_y\(2) & \control|WideOr63~combout\) ) ) ) # ( \data|title|testCountX_Y|out_y\(2) & ( !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_y\(2))) # (\control|WideOr63~combout\ & 
-- ((\data|win|testCountX_Y|out_y\(2)))) ) ) ) # ( !\data|title|testCountX_Y|out_y\(2) & ( !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_y\(2))) # (\control|WideOr63~combout\ & 
-- ((\data|win|testCountX_Y|out_y\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_y\(2),
	datab => \data|win|testCountX_Y|ALT_INV_out_y\(2),
	datac => \data|clear_screen|ALT_INV_out_y\(2),
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|title|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|y|Mux5~0_combout\);

-- Location: MLABCELL_X15_Y34_N57
\data|y|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~6_combout\ = ( \data|y|Mux5~0_combout\ & ( (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & ((!\data|meowth_damage|white|Add1~29_sumout\))) # (\data|x|Mux1~3_combout\ & (!\data|team_menu|Add1~29_sumout\)))) ) ) # ( 
-- !\data|y|Mux5~0_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\) # ((!\data|meowth_damage|white|Add1~29_sumout\)))) # (\data|x|Mux1~3_combout\ & (\data|x|Mux1~4_combout\ & (!\data|team_menu|Add1~29_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101010011000101110101001100000110010000100000011001000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|team_menu|ALT_INV_Add1~29_sumout\,
	datad => \data|meowth_damage|white|ALT_INV_Add1~29_sumout\,
	dataf => \data|y|ALT_INV_Mux5~0_combout\,
	combout => \data|y|Mux5~6_combout\);

-- Location: LABCELL_X7_Y32_N24
\data|y|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~1_combout\ = ( \data|attack_two|M_tb|testCountX_Y|out_y\(2) & ( \control|presentstate.draw_pikachu_tb~q\ & ( (!\control|presentstate.draw_tb_1~q\ & \data|attack_two|tb_pika|Add1~29_sumout\) ) ) ) # ( 
-- !\data|attack_two|M_tb|testCountX_Y|out_y\(2) & ( \control|presentstate.draw_pikachu_tb~q\ & ( (!\control|presentstate.draw_tb_1~q\ & \data|attack_two|tb_pika|Add1~29_sumout\) ) ) ) # ( \data|attack_two|M_tb|testCountX_Y|out_y\(2) & ( 
-- !\control|presentstate.draw_pikachu_tb~q\ & ( ((!\control|presentstate.draw_tb_1~q\ & \control|presentstate.draw_tb_2~q\)) # (\data|attack_two|y|Mux5~0_combout\) ) ) ) # ( !\data|attack_two|M_tb|testCountX_Y|out_y\(2) & ( 
-- !\control|presentstate.draw_pikachu_tb~q\ & ( (\data|attack_two|y|Mux5~0_combout\ & ((!\control|presentstate.draw_tb_2~q\) # (\control|presentstate.draw_tb_1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101001011110010111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datac => \data|attack_two|y|ALT_INV_Mux5~0_combout\,
	datad => \data|attack_two|tb_pika|ALT_INV_Add1~29_sumout\,
	datae => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(2),
	dataf => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	combout => \data|y|Mux5~1_combout\);

-- Location: LABCELL_X12_Y32_N12
\data|y|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~5_combout\ = ( \data|attack_three|draw_hurt_meowth|Add1~25_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\data|attack_two|S_tb|testCountX_Y|out_y\(2) & \control|WideOr63~combout\) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|Add1~25_sumout\ & ( 
-- \data|x|Mux1~2_combout\ & ( (!\data|attack_two|S_tb|testCountX_Y|out_y\(2)) # (!\control|WideOr63~combout\) ) ) ) # ( \data|attack_three|draw_hurt_meowth|Add1~25_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\data|attack_three|draw_t_pika|Add1~29_sumout\ & 
-- !\control|WideOr63~combout\) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|Add1~25_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\data|attack_three|draw_t_pika|Add1~29_sumout\ & !\control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011111010111110100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(2),
	datab => \data|attack_three|draw_t_pika|ALT_INV_Add1~29_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datae => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~25_sumout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux5~5_combout\);

-- Location: LABCELL_X12_Y32_N6
\data|y|Mux5~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~7_combout\ = ( \data|x|Mux1~2_combout\ & ( \data|y|Mux5~5_combout\ & ( (\data|x|Mux1~3_combout\ & !\data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( \data|y|Mux5~5_combout\ & ( (\data|x|Mux1~3_combout\ & 
-- !\data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( !\data|y|Mux5~5_combout\ & ( (!\data|y|Mux5~1_combout\ & (\data|x|Mux1~3_combout\ & (\control|WideOr63~combout\ & !\data|x|Mux1~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux5~1_combout\,
	datab => \data|x|ALT_INV_Mux1~3_combout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|x|ALT_INV_Mux1~2_combout\,
	dataf => \data|y|ALT_INV_Mux5~5_combout\,
	combout => \data|y|Mux5~7_combout\);

-- Location: LABCELL_X12_Y31_N36
\data|y|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux5~4_combout\ = ( \data|y|Mux5~6_combout\ & ( \data|y|Mux5~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\ & ((\data|y|Mux5~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux5~3_combout\)))) ) ) ) # ( 
-- !\data|y|Mux5~6_combout\ & ( \data|y|Mux5~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\ & ((\data|y|Mux5~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux5~3_combout\)))) ) ) ) # ( \data|y|Mux5~6_combout\ & ( 
-- !\data|y|Mux5~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\ & ((\data|y|Mux5~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux5~3_combout\)))) ) ) ) # ( !\data|y|Mux5~6_combout\ & ( !\data|y|Mux5~7_combout\ & ( 
-- (!\control|WideOr60~combout\) # ((!\control|WideOr61~combout\ & ((\data|y|Mux5~2_combout\))) # (\control|WideOr61~combout\ & (\data|y|Mux5~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111111101000000010011000100000001001100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux5~3_combout\,
	datab => \control|ALT_INV_WideOr60~combout\,
	datac => \control|ALT_INV_WideOr61~combout\,
	datad => \data|y|ALT_INV_Mux5~2_combout\,
	datae => \data|y|ALT_INV_Mux5~6_combout\,
	dataf => \data|y|ALT_INV_Mux5~7_combout\,
	combout => \data|y|Mux5~4_combout\);

-- Location: LABCELL_X17_Y33_N57
\data|y|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~3_combout\ = ( \data|team_rocket|testCountX_Y|out_y\(1) & ( \data|attack_one|draw_pika|Add1~25_sumout\ & ( (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\) # (\data|pikachu_HP|Add1~25_sumout\)))) # (\control|WideOr62~combout\ & 
-- (((\control|WideOr63~combout\)) # (\data|meowth_HP|testCountX_Y|out_y\(1)))) ) ) ) # ( !\data|team_rocket|testCountX_Y|out_y\(1) & ( \data|attack_one|draw_pika|Add1~25_sumout\ & ( (!\control|WideOr62~combout\ & (((\control|WideOr63~combout\ & 
-- \data|pikachu_HP|Add1~25_sumout\)))) # (\control|WideOr62~combout\ & (((\control|WideOr63~combout\)) # (\data|meowth_HP|testCountX_Y|out_y\(1)))) ) ) ) # ( \data|team_rocket|testCountX_Y|out_y\(1) & ( !\data|attack_one|draw_pika|Add1~25_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\) # (\data|pikachu_HP|Add1~25_sumout\)))) # (\control|WideOr62~combout\ & (\data|meowth_HP|testCountX_Y|out_y\(1) & (!\control|WideOr63~combout\))) ) ) ) # ( 
-- !\data|team_rocket|testCountX_Y|out_y\(1) & ( !\data|attack_one|draw_pika|Add1~25_sumout\ & ( (!\control|WideOr62~combout\ & (((\control|WideOr63~combout\ & \data|pikachu_HP|Add1~25_sumout\)))) # (\control|WideOr62~combout\ & 
-- (\data|meowth_HP|testCountX_Y|out_y\(1) & (!\control|WideOr63~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(1),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|pikachu_HP|ALT_INV_Add1~25_sumout\,
	datae => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(1),
	dataf => \data|attack_one|draw_pika|ALT_INV_Add1~25_sumout\,
	combout => \data|y|Mux6~3_combout\);

-- Location: MLABCELL_X15_Y34_N0
\data|y|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~0_combout\ = ( \data|win|testCountX_Y|out_y\(1) & ( \data|lose|testCountX_Y|out_y\(1) & ( (!\control|WideOr62~combout\) # ((!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_y\(1)))) # (\control|WideOr63~combout\ & 
-- (\data|clear_screen|out_y\(1)))) ) ) ) # ( !\data|win|testCountX_Y|out_y\(1) & ( \data|lose|testCountX_Y|out_y\(1) & ( (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\)))) # (\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & 
-- ((\data|title|testCountX_Y|out_y\(1)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_y\(1))))) ) ) ) # ( \data|win|testCountX_Y|out_y\(1) & ( !\data|lose|testCountX_Y|out_y\(1) & ( (!\control|WideOr62~combout\ & 
-- (((\control|WideOr63~combout\)))) # (\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_y\(1)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_y\(1))))) ) ) ) # ( !\data|win|testCountX_Y|out_y\(1) & ( 
-- !\data|lose|testCountX_Y|out_y\(1) & ( (\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_y\(1)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_y\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_y\(1),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|title|testCountX_Y|ALT_INV_out_y\(1),
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|win|testCountX_Y|ALT_INV_out_y\(1),
	dataf => \data|lose|testCountX_Y|ALT_INV_out_y\(1),
	combout => \data|y|Mux6~0_combout\);

-- Location: LABCELL_X13_Y34_N57
\data|y|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~6_combout\ = ( \data|y|Mux6~0_combout\ & ( (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & (!\data|meowth_damage|white|Add1~25_sumout\)) # (\data|x|Mux1~3_combout\ & ((!\data|team_menu|Add1~25_sumout\))))) ) ) # ( 
-- !\data|y|Mux6~0_combout\ & ( (!\data|x|Mux1~4_combout\ & (!\data|x|Mux1~3_combout\)) # (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & (!\data|meowth_damage|white|Add1~25_sumout\)) # (\data|x|Mux1~3_combout\ & 
-- ((!\data|team_menu|Add1~25_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100111001000110110011100100001010001010000000101000101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~4_combout\,
	datab => \data|x|ALT_INV_Mux1~3_combout\,
	datac => \data|meowth_damage|white|ALT_INV_Add1~25_sumout\,
	datad => \data|team_menu|ALT_INV_Add1~25_sumout\,
	dataf => \data|y|ALT_INV_Mux6~0_combout\,
	combout => \data|y|Mux6~6_combout\);

-- Location: LABCELL_X18_Y31_N12
\data|y|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~2_combout\ = ( \data|Menu|Add1~25_sumout\ & ( \data|trainer|Add1~25_sumout\ & ( ((!\control|WideOr62~combout\ & ((\data|enemy_attack|draw_meowth|Add1~21_sumout\))) # (\control|WideOr62~combout\ & 
-- (\data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\))) # (\control|WideOr63~combout\) ) ) ) # ( !\data|Menu|Add1~25_sumout\ & ( \data|trainer|Add1~25_sumout\ & ( (!\control|WideOr62~combout\ & (((\data|enemy_attack|draw_meowth|Add1~21_sumout\ & 
-- !\control|WideOr63~combout\)))) # (\control|WideOr62~combout\ & (((\control|WideOr63~combout\)) # (\data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\))) ) ) ) # ( \data|Menu|Add1~25_sumout\ & ( !\data|trainer|Add1~25_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (((\control|WideOr63~combout\) # (\data|enemy_attack|draw_meowth|Add1~21_sumout\)))) # (\control|WideOr62~combout\ & (\data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\ & ((!\control|WideOr63~combout\)))) ) ) ) # ( 
-- !\data|Menu|Add1~25_sumout\ & ( !\data|trainer|Add1~25_sumout\ & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & ((\data|enemy_attack|draw_meowth|Add1~21_sumout\))) # (\control|WideOr62~combout\ & 
-- (\data|pika_damage|white|testCountX_Y|out_y[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y[1]~DUPLICATE_q\,
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|enemy_attack|draw_meowth|ALT_INV_Add1~21_sumout\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|Menu|ALT_INV_Add1~25_sumout\,
	dataf => \data|trainer|ALT_INV_Add1~25_sumout\,
	combout => \data|y|Mux6~2_combout\);

-- Location: MLABCELL_X6_Y32_N6
\data|y|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~1_combout\ = ( \data|attack_two|tb_pika|Add1~25_sumout\ & ( \control|presentstate.draw_tb_1~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & \data|attack_two|y|Mux6~0_combout\) ) ) ) # ( !\data|attack_two|tb_pika|Add1~25_sumout\ & ( 
-- \control|presentstate.draw_tb_1~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & \data|attack_two|y|Mux6~0_combout\) ) ) ) # ( \data|attack_two|tb_pika|Add1~25_sumout\ & ( !\control|presentstate.draw_tb_1~q\ & ( ((!\control|presentstate.draw_tb_2~q\ & 
-- (\data|attack_two|y|Mux6~0_combout\)) # (\control|presentstate.draw_tb_2~q\ & ((\data|attack_two|M_tb|testCountX_Y|out_y\(1))))) # (\control|presentstate.draw_pikachu_tb~q\) ) ) ) # ( !\data|attack_two|tb_pika|Add1~25_sumout\ & ( 
-- !\control|presentstate.draw_tb_1~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & ((!\control|presentstate.draw_tb_2~q\ & (\data|attack_two|y|Mux6~0_combout\)) # (\control|presentstate.draw_tb_2~q\ & ((\data|attack_two|M_tb|testCountX_Y|out_y\(1)))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110101111100100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \data|attack_two|y|ALT_INV_Mux6~0_combout\,
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(1),
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \data|attack_two|tb_pika|ALT_INV_Add1~25_sumout\,
	dataf => \control|ALT_INV_presentstate.draw_tb_1~q\,
	combout => \data|y|Mux6~1_combout\);

-- Location: LABCELL_X12_Y32_N54
\data|y|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~5_combout\ = ( \data|attack_three|draw_hurt_meowth|Add1~21_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\data|attack_two|S_tb|testCountX_Y|out_y\(1) & \control|WideOr63~combout\) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|Add1~21_sumout\ & ( 
-- \data|x|Mux1~2_combout\ & ( (!\data|attack_two|S_tb|testCountX_Y|out_y\(1)) # (!\control|WideOr63~combout\) ) ) ) # ( \data|attack_three|draw_hurt_meowth|Add1~21_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\data|attack_three|draw_t_pika|Add1~25_sumout\ & 
-- !\control|WideOr63~combout\) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|Add1~21_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\data|attack_three|draw_t_pika|Add1~25_sumout\ & !\control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011111010111110100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(1),
	datab => \data|attack_three|draw_t_pika|ALT_INV_Add1~25_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datae => \data|attack_three|draw_hurt_meowth|ALT_INV_Add1~21_sumout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|y|Mux6~5_combout\);

-- Location: LABCELL_X13_Y32_N48
\data|y|Mux6~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~7_combout\ = ( \data|x|Mux1~2_combout\ & ( \data|y|Mux6~5_combout\ & ( (\data|x|Mux1~3_combout\ & !\data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( \data|y|Mux6~5_combout\ & ( (\data|x|Mux1~3_combout\ & 
-- !\data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( !\data|y|Mux6~5_combout\ & ( (\data|x|Mux1~3_combout\ & (\control|WideOr63~combout\ & (!\data|y|Mux6~1_combout\ & !\data|x|Mux1~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000000000000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|y|ALT_INV_Mux6~1_combout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|x|ALT_INV_Mux1~2_combout\,
	dataf => \data|y|ALT_INV_Mux6~5_combout\,
	combout => \data|y|Mux6~7_combout\);

-- Location: LABCELL_X13_Y32_N6
\data|y|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux6~4_combout\ = ( \data|y|Mux6~2_combout\ & ( \data|y|Mux6~7_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\) # (\data|y|Mux6~3_combout\))) ) ) ) # ( !\data|y|Mux6~2_combout\ & ( \data|y|Mux6~7_combout\ & ( 
-- (\data|y|Mux6~3_combout\ & (\control|WideOr60~combout\ & \control|WideOr61~combout\)) ) ) ) # ( \data|y|Mux6~2_combout\ & ( !\data|y|Mux6~7_combout\ & ( (!\control|WideOr60~combout\ & (((!\data|y|Mux6~6_combout\)))) # (\control|WideOr60~combout\ & 
-- (((!\control|WideOr61~combout\)) # (\data|y|Mux6~3_combout\))) ) ) ) # ( !\data|y|Mux6~2_combout\ & ( !\data|y|Mux6~7_combout\ & ( (!\control|WideOr60~combout\ & (((!\data|y|Mux6~6_combout\)))) # (\control|WideOr60~combout\ & (\data|y|Mux6~3_combout\ & 
-- (\control|WideOr61~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110100000001111111010011000100000001000000010011000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux6~3_combout\,
	datab => \control|ALT_INV_WideOr60~combout\,
	datac => \control|ALT_INV_WideOr61~combout\,
	datad => \data|y|ALT_INV_Mux6~6_combout\,
	datae => \data|y|ALT_INV_Mux6~2_combout\,
	dataf => \data|y|ALT_INV_Mux6~7_combout\,
	combout => \data|y|Mux6~4_combout\);

-- Location: LABCELL_X11_Y32_N42
\data|y|Mux7~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~7_combout\ = ( \data|x|Mux1~4_combout\ & ( (\control|WideOr61~combout\ & \control|WideOr60~combout\) ) ) # ( !\data|x|Mux1~4_combout\ & ( (!\control|WideOr60~combout\ & ((\data|x|Mux1~3_combout\))) # (\control|WideOr60~combout\ & 
-- (\control|WideOr61~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr61~combout\,
	datac => \control|ALT_INV_WideOr60~combout\,
	datad => \data|x|ALT_INV_Mux1~3_combout\,
	dataf => \data|x|ALT_INV_Mux1~4_combout\,
	combout => \data|y|Mux7~7_combout\);

-- Location: LABCELL_X17_Y34_N12
\data|y|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~0_combout\ = ( \data|lose|testCountX_Y|out_y\(0) & ( \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & ((\data|win|testCountX_Y|out_y\(0)))) # (\control|WideOr62~combout\ & (\data|clear_screen|out_y\(0))) ) ) ) # ( 
-- !\data|lose|testCountX_Y|out_y\(0) & ( \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & ((\data|win|testCountX_Y|out_y\(0)))) # (\control|WideOr62~combout\ & (\data|clear_screen|out_y\(0))) ) ) ) # ( \data|lose|testCountX_Y|out_y\(0) & ( 
-- !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\) # (\data|title|testCountX_Y|out_y\(0)) ) ) ) # ( !\data|lose|testCountX_Y|out_y\(0) & ( !\control|WideOr63~combout\ & ( (\data|title|testCountX_Y|out_y\(0) & \control|WideOr62~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCountX_Y|ALT_INV_out_y\(0),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|clear_screen|ALT_INV_out_y\(0),
	datad => \data|win|testCountX_Y|ALT_INV_out_y\(0),
	datae => \data|lose|testCountX_Y|ALT_INV_out_y\(0),
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|y|Mux7~0_combout\);

-- Location: LABCELL_X13_Y34_N54
\data|y|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~6_combout\ = ( \data|y|Mux7~0_combout\ & ( (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & ((!\data|meowth_damage|white|Add1~21_sumout\))) # (\data|x|Mux1~3_combout\ & (!\data|team_menu|Add1~21_sumout\)))) ) ) # ( 
-- !\data|y|Mux7~0_combout\ & ( (!\data|x|Mux1~4_combout\ & (!\data|x|Mux1~3_combout\)) # (\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~3_combout\ & ((!\data|meowth_damage|white|Add1~21_sumout\))) # (\data|x|Mux1~3_combout\ & 
-- (!\data|team_menu|Add1~21_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110010011000110111001001100001010100000100000101010000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~4_combout\,
	datab => \data|x|ALT_INV_Mux1~3_combout\,
	datac => \data|team_menu|ALT_INV_Add1~21_sumout\,
	datad => \data|meowth_damage|white|ALT_INV_Add1~21_sumout\,
	dataf => \data|y|ALT_INV_Mux7~0_combout\,
	combout => \data|y|Mux7~6_combout\);

-- Location: LABCELL_X10_Y31_N15
\data|y|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~2_combout\ = ( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) & ( \data|trainer|Add1~21_sumout\ & ( (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\) # (\data|Menu|Add1~21_sumout\)))) # (\control|WideOr62~combout\ & 
-- (((\control|WideOr63~combout\)) # (\data|pika_damage|white|testCountX_Y|out_y\(0)))) ) ) ) # ( !\data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) & ( \data|trainer|Add1~21_sumout\ & ( (!\control|WideOr62~combout\ & (((\data|Menu|Add1~21_sumout\ & 
-- \control|WideOr63~combout\)))) # (\control|WideOr62~combout\ & (((\control|WideOr63~combout\)) # (\data|pika_damage|white|testCountX_Y|out_y\(0)))) ) ) ) # ( \data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) & ( !\data|trainer|Add1~21_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\) # (\data|Menu|Add1~21_sumout\)))) # (\control|WideOr62~combout\ & (\data|pika_damage|white|testCountX_Y|out_y\(0) & ((!\control|WideOr63~combout\)))) ) ) ) # ( 
-- !\data|enemy_attack|draw_meowth|testCountX_Y|out_y\(0) & ( !\data|trainer|Add1~21_sumout\ & ( (!\control|WideOr62~combout\ & (((\data|Menu|Add1~21_sumout\ & \control|WideOr63~combout\)))) # (\control|WideOr62~combout\ & 
-- (\data|pika_damage|white|testCountX_Y|out_y\(0) & ((!\control|WideOr63~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|white|testCountX_Y|ALT_INV_out_y\(0),
	datab => \data|Menu|ALT_INV_Add1~21_sumout\,
	datac => \control|ALT_INV_WideOr62~combout\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_y\(0),
	dataf => \data|trainer|ALT_INV_Add1~21_sumout\,
	combout => \data|y|Mux7~2_combout\);

-- Location: LABCELL_X18_Y33_N6
\data|y|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~3_combout\ = ( \data|attack_one|draw_pika|Add1~21_sumout\ & ( \data|team_rocket|testCountX_Y|out_y\(0) & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\) # ((\data|pikachu_HP|Add1~21_sumout\)))) # (\control|WideOr62~combout\ & 
-- (((\data|meowth_HP|testCountX_Y|out_y\(0))) # (\control|WideOr63~combout\))) ) ) ) # ( !\data|attack_one|draw_pika|Add1~21_sumout\ & ( \data|team_rocket|testCountX_Y|out_y\(0) & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\) # 
-- ((\data|pikachu_HP|Add1~21_sumout\)))) # (\control|WideOr62~combout\ & (!\control|WideOr63~combout\ & ((\data|meowth_HP|testCountX_Y|out_y\(0))))) ) ) ) # ( \data|attack_one|draw_pika|Add1~21_sumout\ & ( !\data|team_rocket|testCountX_Y|out_y\(0) & ( 
-- (!\control|WideOr62~combout\ & (\control|WideOr63~combout\ & (\data|pikachu_HP|Add1~21_sumout\))) # (\control|WideOr62~combout\ & (((\data|meowth_HP|testCountX_Y|out_y\(0))) # (\control|WideOr63~combout\))) ) ) ) # ( 
-- !\data|attack_one|draw_pika|Add1~21_sumout\ & ( !\data|team_rocket|testCountX_Y|out_y\(0) & ( (!\control|WideOr62~combout\ & (\control|WideOr63~combout\ & (\data|pikachu_HP|Add1~21_sumout\))) # (\control|WideOr62~combout\ & (!\control|WideOr63~combout\ & 
-- ((\data|meowth_HP|testCountX_Y|out_y\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~combout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|pikachu_HP|ALT_INV_Add1~21_sumout\,
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_y\(0),
	datae => \data|attack_one|draw_pika|ALT_INV_Add1~21_sumout\,
	dataf => \data|team_rocket|testCountX_Y|ALT_INV_out_y\(0),
	combout => \data|y|Mux7~3_combout\);

-- Location: MLABCELL_X6_Y32_N24
\data|y|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~1_combout\ = ( \control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCountX_Y|out_y\(0) & ( (!\control|presentstate.draw_pikachu_tb~q\ & ((!\control|presentstate.draw_tb_1~q\) # ((\data|attack_two|y|Mux7~0_combout\)))) # 
-- (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\ & ((\data|attack_two|tb_pika|Add1~21_sumout\)))) ) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCountX_Y|out_y\(0) & ( 
-- (!\control|presentstate.draw_pikachu_tb~q\ & (((\data|attack_two|y|Mux7~0_combout\)))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\ & ((\data|attack_two|tb_pika|Add1~21_sumout\)))) ) ) ) # ( 
-- \control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|M_tb|testCountX_Y|out_y\(0) & ( (!\control|presentstate.draw_pikachu_tb~q\ & (\control|presentstate.draw_tb_1~q\ & (\data|attack_two|y|Mux7~0_combout\))) # (\control|presentstate.draw_pikachu_tb~q\ 
-- & (!\control|presentstate.draw_tb_1~q\ & ((\data|attack_two|tb_pika|Add1~21_sumout\)))) ) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|M_tb|testCountX_Y|out_y\(0) & ( (!\control|presentstate.draw_pikachu_tb~q\ & 
-- (((\data|attack_two|y|Mux7~0_combout\)))) # (\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_1~q\ & ((\data|attack_two|tb_pika|Add1~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000000100100011000001010010011101000101011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datac => \data|attack_two|y|ALT_INV_Mux7~0_combout\,
	datad => \data|attack_two|tb_pika|ALT_INV_Add1~21_sumout\,
	datae => \control|ALT_INV_presentstate.draw_tb_2~q\,
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_y\(0),
	combout => \data|y|Mux7~1_combout\);

-- Location: LABCELL_X11_Y32_N48
\data|y|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~5_combout\ = ( \data|x|Mux1~2_combout\ & ( \data|y|Mux7~1_combout\ & ( (!\control|WideOr63~combout\ & ((\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0)))) # (\control|WideOr63~combout\ & 
-- (\data|attack_two|S_tb|testCountX_Y|out_y\(0))) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( \data|y|Mux7~1_combout\ & ( (\control|WideOr63~combout\) # (\data|attack_three|draw_t_pika|Add1~21_sumout\) ) ) ) # ( \data|x|Mux1~2_combout\ & ( 
-- !\data|y|Mux7~1_combout\ & ( (!\control|WideOr63~combout\ & ((\data|attack_three|draw_hurt_meowth|testCountX_Y|out_y\(0)))) # (\control|WideOr63~combout\ & (\data|attack_two|S_tb|testCountX_Y|out_y\(0))) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( 
-- !\data|y|Mux7~1_combout\ & ( (\data|attack_three|draw_t_pika|Add1~21_sumout\ & !\control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000001011111010100111111001111110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_y\(0),
	datab => \data|attack_three|draw_t_pika|ALT_INV_Add1~21_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_y\(0),
	datae => \data|x|ALT_INV_Mux1~2_combout\,
	dataf => \data|y|ALT_INV_Mux7~1_combout\,
	combout => \data|y|Mux7~5_combout\);

-- Location: LABCELL_X11_Y32_N54
\data|y|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|y|Mux7~4_combout\ = ( \data|y|Mux7~3_combout\ & ( \data|y|Mux7~5_combout\ & ( (!\control|WideOr60~combout\ & (((!\data|y|Mux7~6_combout\)))) # (\control|WideOr60~combout\ & (((\data|y|Mux7~2_combout\)) # (\data|y|Mux7~7_combout\))) ) ) ) # ( 
-- !\data|y|Mux7~3_combout\ & ( \data|y|Mux7~5_combout\ & ( (!\control|WideOr60~combout\ & (((!\data|y|Mux7~6_combout\)))) # (\control|WideOr60~combout\ & (!\data|y|Mux7~7_combout\ & ((\data|y|Mux7~2_combout\)))) ) ) ) # ( \data|y|Mux7~3_combout\ & ( 
-- !\data|y|Mux7~5_combout\ & ( (!\control|WideOr60~combout\ & (!\data|y|Mux7~7_combout\ & (!\data|y|Mux7~6_combout\))) # (\control|WideOr60~combout\ & (((\data|y|Mux7~2_combout\)) # (\data|y|Mux7~7_combout\))) ) ) ) # ( !\data|y|Mux7~3_combout\ & ( 
-- !\data|y|Mux7~5_combout\ & ( (!\data|y|Mux7~7_combout\ & ((!\control|WideOr60~combout\ & (!\data|y|Mux7~6_combout\)) # (\control|WideOr60~combout\ & ((\data|y|Mux7~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000100100100011101010110100000111001001011000111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datab => \data|y|ALT_INV_Mux7~7_combout\,
	datac => \data|y|ALT_INV_Mux7~6_combout\,
	datad => \data|y|ALT_INV_Mux7~2_combout\,
	datae => \data|y|ALT_INV_Mux7~3_combout\,
	dataf => \data|y|ALT_INV_Mux7~5_combout\,
	combout => \data|y|Mux7~4_combout\);

-- Location: FF_X18_Y35_N44
\data|pikachu_HP|testCountX_Y|out_x[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCountX_Y|Add1~13_sumout\,
	sclr => \data|pikachu_HP|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCountX_Y|out_x[4]~DUPLICATE_q\);

-- Location: LABCELL_X18_Y35_N0
\data|pikachu_HP|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~13_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))
-- \data|pikachu_HP|Add0~14\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(2),
	cin => GND,
	sumout => \data|pikachu_HP|Add0~13_sumout\,
	cout => \data|pikachu_HP|Add0~14\);

-- Location: LABCELL_X18_Y35_N3
\data|pikachu_HP|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~17_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|pikachu_HP|Add0~14\ ))
-- \data|pikachu_HP|Add0~18\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|pikachu_HP|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|pikachu_HP|Add0~14\,
	sumout => \data|pikachu_HP|Add0~17_sumout\,
	cout => \data|pikachu_HP|Add0~18\);

-- Location: LABCELL_X18_Y35_N6
\data|pikachu_HP|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~21_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|pikachu_HP|Add0~18\ ))
-- \data|pikachu_HP|Add0~22\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|pikachu_HP|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\,
	cin => \data|pikachu_HP|Add0~18\,
	sumout => \data|pikachu_HP|Add0~21_sumout\,
	cout => \data|pikachu_HP|Add0~22\);

-- Location: LABCELL_X18_Y35_N9
\data|pikachu_HP|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~25_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|pikachu_HP|Add0~22\ ))
-- \data|pikachu_HP|Add0~26\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|pikachu_HP|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|pikachu_HP|Add0~22\,
	sumout => \data|pikachu_HP|Add0~25_sumout\,
	cout => \data|pikachu_HP|Add0~26\);

-- Location: LABCELL_X18_Y35_N12
\data|pikachu_HP|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~9_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|pikachu_HP|Add0~26\ ))
-- \data|pikachu_HP|Add0~10\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|pikachu_HP|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|pikachu_HP|Add0~26\,
	sumout => \data|pikachu_HP|Add0~9_sumout\,
	cout => \data|pikachu_HP|Add0~10\);

-- Location: LABCELL_X18_Y35_N15
\data|pikachu_HP|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~5_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|pikachu_HP|Add0~10\ ))
-- \data|pikachu_HP|Add0~6\ = CARRY(( \data|pikachu_HP|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|pikachu_HP|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|pikachu_HP|Add0~10\,
	sumout => \data|pikachu_HP|Add0~5_sumout\,
	cout => \data|pikachu_HP|Add0~6\);

-- Location: LABCELL_X18_Y35_N18
\data|pikachu_HP|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|Add0~1_sumout\ = SUM(( \data|pikachu_HP|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|pikachu_HP|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|pikachu_HP|Add0~6\,
	sumout => \data|pikachu_HP|Add0~1_sumout\);

-- Location: MLABCELL_X15_Y35_N30
\data|team_rocket|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add0~13_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(3) ) + ( VCC ) + ( !VCC ))
-- \data|team_rocket|Add0~14\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(3) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(3),
	cin => GND,
	sumout => \data|team_rocket|Add0~13_sumout\,
	cout => \data|team_rocket|Add0~14\);

-- Location: MLABCELL_X15_Y35_N33
\data|team_rocket|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add0~17_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|team_rocket|Add0~14\ ))
-- \data|team_rocket|Add0~18\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|team_rocket|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|team_rocket|Add0~14\,
	sumout => \data|team_rocket|Add0~17_sumout\,
	cout => \data|team_rocket|Add0~18\);

-- Location: MLABCELL_X15_Y35_N36
\data|team_rocket|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add0~21_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|team_rocket|Add0~18\ ))
-- \data|team_rocket|Add0~22\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|team_rocket|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|team_rocket|Add0~18\,
	sumout => \data|team_rocket|Add0~21_sumout\,
	cout => \data|team_rocket|Add0~22\);

-- Location: MLABCELL_X15_Y35_N39
\data|team_rocket|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add0~9_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(6) ) + ( VCC ) + ( \data|team_rocket|Add0~22\ ))
-- \data|team_rocket|Add0~10\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(6) ) + ( VCC ) + ( \data|team_rocket|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|team_rocket|Add0~22\,
	sumout => \data|team_rocket|Add0~9_sumout\,
	cout => \data|team_rocket|Add0~10\);

-- Location: MLABCELL_X15_Y35_N42
\data|team_rocket|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add0~5_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|team_rocket|Add0~10\ ))
-- \data|team_rocket|Add0~6\ = CARRY(( \data|team_rocket|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|team_rocket|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|team_rocket|Add0~10\,
	sumout => \data|team_rocket|Add0~5_sumout\,
	cout => \data|team_rocket|Add0~6\);

-- Location: MLABCELL_X15_Y35_N45
\data|team_rocket|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|Add0~1_sumout\ = SUM(( \data|team_rocket|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|team_rocket|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|team_rocket|Add0~6\,
	sumout => \data|team_rocket|Add0~1_sumout\);

-- Location: LABCELL_X17_Y35_N0
\data|attack_one|p_qa|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~13_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|p_qa|Add0~14\ = CARRY(( \data|attack_one|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_one|p_qa|Add0~13_sumout\,
	cout => \data|attack_one|p_qa|Add0~14\);

-- Location: MLABCELL_X21_Y35_N39
\VGA|writeEn~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~2_combout\ = ( \control|presentstate.p_qa~q\ ) # ( !\control|presentstate.p_qa~q\ & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_presentstate.p_qa~q\,
	combout => \VGA|writeEn~2_combout\);

-- Location: FF_X17_Y35_N2
\data|attack_one|p_qa|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~13_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(0));

-- Location: LABCELL_X17_Y35_N3
\data|attack_one|p_qa|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~17_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(1) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~14\ ))
-- \data|attack_one|p_qa|Add0~18\ = CARRY(( \data|attack_one|p_qa|out_x\(1) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(1),
	cin => \data|attack_one|p_qa|Add0~14\,
	sumout => \data|attack_one|p_qa|Add0~17_sumout\,
	cout => \data|attack_one|p_qa|Add0~18\);

-- Location: FF_X17_Y35_N5
\data|attack_one|p_qa|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~17_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(1));

-- Location: LABCELL_X17_Y35_N30
\data|attack_one|add_x|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~13_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|add_x|Add0~14\ = CARRY(( \data|attack_one|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_one|add_x|Add0~13_sumout\,
	cout => \data|attack_one|add_x|Add0~14\);

-- Location: LABCELL_X17_Y35_N33
\data|attack_one|add_x|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~17_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(1) ) + ( GND ) + ( \data|attack_one|add_x|Add0~14\ ))
-- \data|attack_one|add_x|Add0~18\ = CARRY(( \data|attack_one|p_qa|out_x\(1) ) + ( GND ) + ( \data|attack_one|add_x|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(1),
	cin => \data|attack_one|add_x|Add0~14\,
	sumout => \data|attack_one|add_x|Add0~17_sumout\,
	cout => \data|attack_one|add_x|Add0~18\);

-- Location: LABCELL_X17_Y35_N6
\data|attack_one|p_qa|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~21_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(2) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~18\ ))
-- \data|attack_one|p_qa|Add0~22\ = CARRY(( \data|attack_one|p_qa|out_x\(2) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(2),
	cin => \data|attack_one|p_qa|Add0~18\,
	sumout => \data|attack_one|p_qa|Add0~21_sumout\,
	cout => \data|attack_one|p_qa|Add0~22\);

-- Location: FF_X17_Y35_N7
\data|attack_one|p_qa|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~21_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(2));

-- Location: LABCELL_X17_Y35_N9
\data|attack_one|p_qa|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~25_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(3) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~22\ ))
-- \data|attack_one|p_qa|Add0~26\ = CARRY(( \data|attack_one|p_qa|out_x\(3) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(3),
	cin => \data|attack_one|p_qa|Add0~22\,
	sumout => \data|attack_one|p_qa|Add0~25_sumout\,
	cout => \data|attack_one|p_qa|Add0~26\);

-- Location: FF_X17_Y35_N11
\data|attack_one|p_qa|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~25_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(3));

-- Location: LABCELL_X17_Y35_N36
\data|attack_one|add_x|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~21_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(2) ) + ( GND ) + ( \data|attack_one|add_x|Add0~18\ ))
-- \data|attack_one|add_x|Add0~22\ = CARRY(( \data|attack_one|p_qa|out_x\(2) ) + ( GND ) + ( \data|attack_one|add_x|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa|ALT_INV_out_x\(2),
	cin => \data|attack_one|add_x|Add0~18\,
	sumout => \data|attack_one|add_x|Add0~21_sumout\,
	cout => \data|attack_one|add_x|Add0~22\);

-- Location: LABCELL_X17_Y35_N39
\data|attack_one|add_x|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~25_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(3) ) + ( GND ) + ( \data|attack_one|add_x|Add0~22\ ))
-- \data|attack_one|add_x|Add0~26\ = CARRY(( \data|attack_one|p_qa|out_x\(3) ) + ( GND ) + ( \data|attack_one|add_x|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa|ALT_INV_out_x\(3),
	cin => \data|attack_one|add_x|Add0~22\,
	sumout => \data|attack_one|add_x|Add0~25_sumout\,
	cout => \data|attack_one|add_x|Add0~26\);

-- Location: LABCELL_X17_Y35_N12
\data|attack_one|p_qa|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~29_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(4) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~26\ ))
-- \data|attack_one|p_qa|Add0~30\ = CARRY(( \data|attack_one|p_qa|out_x\(4) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(4),
	cin => \data|attack_one|p_qa|Add0~26\,
	sumout => \data|attack_one|p_qa|Add0~29_sumout\,
	cout => \data|attack_one|p_qa|Add0~30\);

-- Location: FF_X17_Y35_N14
\data|attack_one|p_qa|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~29_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(4));

-- Location: LABCELL_X17_Y35_N42
\data|attack_one|add_x|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~29_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(4) ) + ( GND ) + ( \data|attack_one|add_x|Add0~26\ ))
-- \data|attack_one|add_x|Add0~30\ = CARRY(( \data|attack_one|p_qa|out_x\(4) ) + ( GND ) + ( \data|attack_one|add_x|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|p_qa|ALT_INV_out_x\(4),
	cin => \data|attack_one|add_x|Add0~26\,
	sumout => \data|attack_one|add_x|Add0~29_sumout\,
	cout => \data|attack_one|add_x|Add0~30\);

-- Location: LABCELL_X16_Y35_N15
\data|attack_one|p_qa_control|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa_control|Equal0~1_combout\ = ( !\data|attack_one|add_x|Add0~13_sumout\ & ( (\data|attack_one|add_x|Add0~17_sumout\ & (\data|attack_one|add_x|Add0~25_sumout\ & \data|attack_one|add_x|Add0~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~17_sumout\,
	datab => \data|attack_one|add_x|ALT_INV_Add0~25_sumout\,
	datac => \data|attack_one|add_x|ALT_INV_Add0~29_sumout\,
	dataf => \data|attack_one|add_x|ALT_INV_Add0~13_sumout\,
	combout => \data|attack_one|p_qa_control|Equal0~1_combout\);

-- Location: LABCELL_X17_Y35_N15
\data|attack_one|p_qa|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~33_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(5) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~30\ ))
-- \data|attack_one|p_qa|Add0~34\ = CARRY(( \data|attack_one|p_qa|out_x\(5) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(5),
	cin => \data|attack_one|p_qa|Add0~30\,
	sumout => \data|attack_one|p_qa|Add0~33_sumout\,
	cout => \data|attack_one|p_qa|Add0~34\);

-- Location: FF_X17_Y35_N17
\data|attack_one|p_qa|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~33_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(5));

-- Location: LABCELL_X17_Y35_N18
\data|attack_one|p_qa|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~9_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(6) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~34\ ))
-- \data|attack_one|p_qa|Add0~10\ = CARRY(( \data|attack_one|p_qa|out_x\(6) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(6),
	cin => \data|attack_one|p_qa|Add0~34\,
	sumout => \data|attack_one|p_qa|Add0~9_sumout\,
	cout => \data|attack_one|p_qa|Add0~10\);

-- Location: FF_X17_Y35_N20
\data|attack_one|p_qa|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~9_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(6));

-- Location: LABCELL_X17_Y35_N21
\data|attack_one|p_qa|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~5_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(7) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~10\ ))
-- \data|attack_one|p_qa|Add0~6\ = CARRY(( \data|attack_one|p_qa|out_x\(7) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(7),
	cin => \data|attack_one|p_qa|Add0~10\,
	sumout => \data|attack_one|p_qa|Add0~5_sumout\,
	cout => \data|attack_one|p_qa|Add0~6\);

-- Location: FF_X17_Y35_N23
\data|attack_one|p_qa|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~5_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(7));

-- Location: LABCELL_X17_Y35_N45
\data|attack_one|add_x|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~33_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(5) ) + ( GND ) + ( \data|attack_one|add_x|Add0~30\ ))
-- \data|attack_one|add_x|Add0~34\ = CARRY(( \data|attack_one|p_qa|out_x\(5) ) + ( GND ) + ( \data|attack_one|add_x|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa|ALT_INV_out_x\(5),
	cin => \data|attack_one|add_x|Add0~30\,
	sumout => \data|attack_one|add_x|Add0~33_sumout\,
	cout => \data|attack_one|add_x|Add0~34\);

-- Location: LABCELL_X17_Y35_N48
\data|attack_one|add_x|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~9_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(6) ) + ( VCC ) + ( \data|attack_one|add_x|Add0~34\ ))
-- \data|attack_one|add_x|Add0~10\ = CARRY(( \data|attack_one|p_qa|out_x\(6) ) + ( VCC ) + ( \data|attack_one|add_x|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa|ALT_INV_out_x\(6),
	cin => \data|attack_one|add_x|Add0~34\,
	sumout => \data|attack_one|add_x|Add0~9_sumout\,
	cout => \data|attack_one|add_x|Add0~10\);

-- Location: LABCELL_X17_Y35_N51
\data|attack_one|add_x|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~5_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(7) ) + ( GND ) + ( \data|attack_one|add_x|Add0~10\ ))
-- \data|attack_one|add_x|Add0~6\ = CARRY(( \data|attack_one|p_qa|out_x\(7) ) + ( GND ) + ( \data|attack_one|add_x|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(7),
	cin => \data|attack_one|add_x|Add0~10\,
	sumout => \data|attack_one|add_x|Add0~5_sumout\,
	cout => \data|attack_one|add_x|Add0~6\);

-- Location: LABCELL_X16_Y35_N6
\data|attack_one|p_qa_control|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa_control|Equal0~0_combout\ = ( \data|attack_one|add_x|Add0~9_sumout\ & ( !\data|attack_one|add_x|Add0~33_sumout\ & ( !\data|attack_one|add_x|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|add_x|ALT_INV_Add0~21_sumout\,
	datae => \data|attack_one|add_x|ALT_INV_Add0~9_sumout\,
	dataf => \data|attack_one|add_x|ALT_INV_Add0~33_sumout\,
	combout => \data|attack_one|p_qa_control|Equal0~0_combout\);

-- Location: LABCELL_X16_Y35_N12
\data|attack_one|p_qa_control|goRight~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa_control|goRight~0_combout\ = ( !\data|attack_one|add_x|Add0~25_sumout\ & ( (!\data|attack_one|add_x|Add0~17_sumout\ & (\data|attack_one|add_x|Add0~13_sumout\ & !\data|attack_one|add_x|Add0~29_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~17_sumout\,
	datac => \data|attack_one|add_x|ALT_INV_Add0~13_sumout\,
	datad => \data|attack_one|add_x|ALT_INV_Add0~29_sumout\,
	dataf => \data|attack_one|add_x|ALT_INV_Add0~25_sumout\,
	combout => \data|attack_one|p_qa_control|goRight~0_combout\);

-- Location: LABCELL_X16_Y35_N24
\data|attack_one|p_qa_control|goRight~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa_control|goRight~1_combout\ = ( \data|attack_one|p_qa_control|goRight~q\ & ( \data|attack_one|p_qa_control|goRight~0_combout\ & ( ((!\data|attack_one|p_qa_control|Equal0~1_combout\) # 
-- ((!\data|attack_one|p_qa_control|Equal0~0_combout\) # (\data|attack_one|add_x|Add0~5_sumout\))) # (\data|attack_one|add_x|Add0~1_sumout\) ) ) ) # ( !\data|attack_one|p_qa_control|goRight~q\ & ( \data|attack_one|p_qa_control|goRight~0_combout\ & ( 
-- (!\data|attack_one|add_x|Add0~1_sumout\ & (!\data|attack_one|p_qa_control|Equal0~1_combout\ & (!\data|attack_one|add_x|Add0~5_sumout\ & \data|attack_one|p_qa_control|Equal0~0_combout\))) ) ) ) # ( \data|attack_one|p_qa_control|goRight~q\ & ( 
-- !\data|attack_one|p_qa_control|goRight~0_combout\ & ( ((!\data|attack_one|p_qa_control|Equal0~1_combout\) # ((!\data|attack_one|p_qa_control|Equal0~0_combout\) # (\data|attack_one|add_x|Add0~5_sumout\))) # (\data|attack_one|add_x|Add0~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111101111100000000100000001111111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~1_sumout\,
	datab => \data|attack_one|p_qa_control|ALT_INV_Equal0~1_combout\,
	datac => \data|attack_one|add_x|ALT_INV_Add0~5_sumout\,
	datad => \data|attack_one|p_qa_control|ALT_INV_Equal0~0_combout\,
	datae => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	dataf => \data|attack_one|p_qa_control|ALT_INV_goRight~0_combout\,
	combout => \data|attack_one|p_qa_control|goRight~1_combout\);

-- Location: FF_X16_Y35_N25
\data|attack_one|p_qa_control|goRight\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa_control|goRight~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa_control|goRight~q\);

-- Location: LABCELL_X17_Y35_N24
\data|attack_one|p_qa|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|p_qa|Add0~1_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(8) ) + ( !\data|attack_one|p_qa_control|goRight~q\ ) + ( \data|attack_one|p_qa|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_one|p_qa|ALT_INV_out_x\(8),
	cin => \data|attack_one|p_qa|Add0~6\,
	sumout => \data|attack_one|p_qa|Add0~1_sumout\);

-- Location: FF_X17_Y35_N26
\data|attack_one|p_qa|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|p_qa|Add0~1_sumout\,
	sclr => \control|ALT_INV_presentstate.p_qa~q\,
	ena => \VGA|writeEn~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|p_qa|out_x\(8));

-- Location: LABCELL_X17_Y35_N54
\data|attack_one|add_x|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|add_x|Add0~1_sumout\ = SUM(( \data|attack_one|p_qa|out_x\(8) ) + ( GND ) + ( \data|attack_one|add_x|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|p_qa|ALT_INV_out_x\(8),
	cin => \data|attack_one|add_x|Add0~6\,
	sumout => \data|attack_one|add_x|Add0~1_sumout\);

-- Location: LABCELL_X16_Y35_N30
\data|attack_one|draw_pika|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~13_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(0) ) + ( \data|attack_one|add_x|Add0~13_sumout\ ) + ( !VCC ))
-- \data|attack_one|draw_pika|Add0~14\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(0) ) + ( \data|attack_one|add_x|Add0~13_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|add_x|ALT_INV_Add0~13_sumout\,
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_one|draw_pika|Add0~13_sumout\,
	cout => \data|attack_one|draw_pika|Add0~14\);

-- Location: LABCELL_X16_Y35_N33
\data|attack_one|draw_pika|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~17_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(1) ) + ( \data|attack_one|add_x|Add0~17_sumout\ ) + ( \data|attack_one|draw_pika|Add0~14\ ))
-- \data|attack_one|draw_pika|Add0~18\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(1) ) + ( \data|attack_one|add_x|Add0~17_sumout\ ) + ( \data|attack_one|draw_pika|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~17_sumout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_one|draw_pika|Add0~14\,
	sumout => \data|attack_one|draw_pika|Add0~17_sumout\,
	cout => \data|attack_one|draw_pika|Add0~18\);

-- Location: LABCELL_X16_Y35_N36
\data|attack_one|draw_pika|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~21_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(2) ) + ( \data|attack_one|add_x|Add0~21_sumout\ ) + ( \data|attack_one|draw_pika|Add0~18\ ))
-- \data|attack_one|draw_pika|Add0~22\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(2) ) + ( \data|attack_one|add_x|Add0~21_sumout\ ) + ( \data|attack_one|draw_pika|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|add_x|ALT_INV_Add0~21_sumout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_one|draw_pika|Add0~18\,
	sumout => \data|attack_one|draw_pika|Add0~21_sumout\,
	cout => \data|attack_one|draw_pika|Add0~22\);

-- Location: LABCELL_X16_Y35_N39
\data|attack_one|draw_pika|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~25_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(3) ) + ( \data|attack_one|add_x|Add0~25_sumout\ ) + ( \data|attack_one|draw_pika|Add0~22\ ))
-- \data|attack_one|draw_pika|Add0~26\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(3) ) + ( \data|attack_one|add_x|Add0~25_sumout\ ) + ( \data|attack_one|draw_pika|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~25_sumout\,
	datad => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_one|draw_pika|Add0~22\,
	sumout => \data|attack_one|draw_pika|Add0~25_sumout\,
	cout => \data|attack_one|draw_pika|Add0~26\);

-- Location: LABCELL_X16_Y35_N42
\data|attack_one|draw_pika|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~29_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(4) ) + ( \data|attack_one|add_x|Add0~29_sumout\ ) + ( \data|attack_one|draw_pika|Add0~26\ ))
-- \data|attack_one|draw_pika|Add0~30\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(4) ) + ( \data|attack_one|add_x|Add0~29_sumout\ ) + ( \data|attack_one|draw_pika|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|add_x|ALT_INV_Add0~29_sumout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_one|draw_pika|Add0~26\,
	sumout => \data|attack_one|draw_pika|Add0~29_sumout\,
	cout => \data|attack_one|draw_pika|Add0~30\);

-- Location: LABCELL_X16_Y35_N45
\data|attack_one|draw_pika|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~33_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(5) ) + ( \data|attack_one|add_x|Add0~33_sumout\ ) + ( \data|attack_one|draw_pika|Add0~30\ ))
-- \data|attack_one|draw_pika|Add0~34\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(5) ) + ( \data|attack_one|add_x|Add0~33_sumout\ ) + ( \data|attack_one|draw_pika|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~33_sumout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_one|draw_pika|Add0~30\,
	sumout => \data|attack_one|draw_pika|Add0~33_sumout\,
	cout => \data|attack_one|draw_pika|Add0~34\);

-- Location: LABCELL_X16_Y35_N48
\data|attack_one|draw_pika|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~9_sumout\ = SUM(( \data|attack_one|draw_pika|testCountX_Y|out_x\(6) ) + ( \data|attack_one|add_x|Add0~9_sumout\ ) + ( \data|attack_one|draw_pika|Add0~34\ ))
-- \data|attack_one|draw_pika|Add0~10\ = CARRY(( \data|attack_one|draw_pika|testCountX_Y|out_x\(6) ) + ( \data|attack_one|add_x|Add0~9_sumout\ ) + ( \data|attack_one|draw_pika|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_one|add_x|ALT_INV_Add0~9_sumout\,
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_one|draw_pika|Add0~34\,
	sumout => \data|attack_one|draw_pika|Add0~9_sumout\,
	cout => \data|attack_one|draw_pika|Add0~10\);

-- Location: LABCELL_X16_Y35_N51
\data|attack_one|draw_pika|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~5_sumout\ = SUM(( \data|attack_one|add_x|Add0~5_sumout\ ) + ( \data|attack_one|draw_pika|testCountX_Y|out_x\(7) ) + ( \data|attack_one|draw_pika|Add0~10\ ))
-- \data|attack_one|draw_pika|Add0~6\ = CARRY(( \data|attack_one|add_x|Add0~5_sumout\ ) + ( \data|attack_one|draw_pika|testCountX_Y|out_x\(7) ) + ( \data|attack_one|draw_pika|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|add_x|ALT_INV_Add0~5_sumout\,
	dataf => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_one|draw_pika|Add0~10\,
	sumout => \data|attack_one|draw_pika|Add0~5_sumout\,
	cout => \data|attack_one|draw_pika|Add0~6\);

-- Location: LABCELL_X16_Y35_N54
\data|attack_one|draw_pika|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|Add0~1_sumout\ = SUM(( \data|attack_one|add_x|Add0~1_sumout\ ) + ( \data|attack_one|draw_pika|testCountX_Y|out_x\(8) ) + ( \data|attack_one|draw_pika|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_one|draw_pika|testCountX_Y|ALT_INV_out_x\(8),
	datad => \data|attack_one|add_x|ALT_INV_Add0~1_sumout\,
	cin => \data|attack_one|draw_pika|Add0~6\,
	sumout => \data|attack_one|draw_pika|Add0~1_sumout\);

-- Location: LABCELL_X16_Y35_N0
\data|x|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~5_combout\ = ( \data|attack_one|draw_pika|Add0~1_sumout\ & ( \control|WideOr62~combout\ & ( (\control|WideOr63~combout\) # (\data|meowth_HP|testCountX_Y|out_x\(8)) ) ) ) # ( !\data|attack_one|draw_pika|Add0~1_sumout\ & ( 
-- \control|WideOr62~combout\ & ( (\data|meowth_HP|testCountX_Y|out_x\(8) & !\control|WideOr63~combout\) ) ) ) # ( \data|attack_one|draw_pika|Add0~1_sumout\ & ( !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & 
-- ((\data|team_rocket|Add0~1_sumout\))) # (\control|WideOr63~combout\ & (\data|pikachu_HP|Add0~1_sumout\)) ) ) ) # ( !\data|attack_one|draw_pika|Add0~1_sumout\ & ( !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & 
-- ((\data|team_rocket|Add0~1_sumout\))) # (\control|WideOr63~combout\ & (\data|pikachu_HP|Add0~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(8),
	datab => \data|pikachu_HP|ALT_INV_Add0~1_sumout\,
	datac => \data|team_rocket|ALT_INV_Add0~1_sumout\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|attack_one|draw_pika|ALT_INV_Add0~1_sumout\,
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|x|Mux0~5_combout\);

-- Location: LABCELL_X19_Y34_N0
\data|Menu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add0~13_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(5) ) + ( VCC ) + ( !VCC ))
-- \data|Menu|Add0~14\ = CARRY(( \data|Menu|testCountX_Y|out_x\(5) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(5),
	cin => GND,
	sumout => \data|Menu|Add0~13_sumout\,
	cout => \data|Menu|Add0~14\);

-- Location: LABCELL_X19_Y34_N3
\data|Menu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add0~9_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|Menu|Add0~14\ ))
-- \data|Menu|Add0~10\ = CARRY(( \data|Menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|Menu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|Menu|Add0~14\,
	sumout => \data|Menu|Add0~9_sumout\,
	cout => \data|Menu|Add0~10\);

-- Location: LABCELL_X19_Y34_N6
\data|Menu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add0~5_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|Menu|Add0~10\ ))
-- \data|Menu|Add0~6\ = CARRY(( \data|Menu|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|Menu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|Menu|Add0~10\,
	sumout => \data|Menu|Add0~5_sumout\,
	cout => \data|Menu|Add0~6\);

-- Location: LABCELL_X19_Y34_N9
\data|Menu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|Add0~1_sumout\ = SUM(( \data|Menu|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|Menu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|Menu|Add0~6\,
	sumout => \data|Menu|Add0~1_sumout\);

-- Location: LABCELL_X24_Y34_N0
\data|enemy_attack|m_qa|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~1_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|m_qa|Add1~2\ = CARRY(( \data|enemy_attack|m_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|enemy_attack|m_qa|Add1~1_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~2\);

-- Location: MLABCELL_X25_Y34_N0
\data|enemy_attack|m_qa|out_x[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|out_x[0]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( \control|presentstate.m_qa~q\ ) ) # ( !\control|presentstate.reset_state~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.m_qa~q\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|enemy_attack|m_qa|out_x[0]~0_combout\);

-- Location: FF_X24_Y34_N2
\data|enemy_attack|m_qa|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~1_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(0));

-- Location: LABCELL_X24_Y34_N3
\data|enemy_attack|m_qa|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~5_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(1) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~2\ ))
-- \data|enemy_attack|m_qa|Add1~6\ = CARRY(( \data|enemy_attack|m_qa|out_x\(1) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(1),
	cin => \data|enemy_attack|m_qa|Add1~2\,
	sumout => \data|enemy_attack|m_qa|Add1~5_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~6\);

-- Location: FF_X24_Y34_N5
\data|enemy_attack|m_qa|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~5_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(1));

-- Location: LABCELL_X24_Y34_N6
\data|enemy_attack|m_qa|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~21_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(2) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~6\ ))
-- \data|enemy_attack|m_qa|Add1~22\ = CARRY(( \data|enemy_attack|m_qa|out_x\(2) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(2),
	cin => \data|enemy_attack|m_qa|Add1~6\,
	sumout => \data|enemy_attack|m_qa|Add1~21_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~22\);

-- Location: FF_X24_Y34_N7
\data|enemy_attack|m_qa|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~21_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(2));

-- Location: LABCELL_X24_Y34_N9
\data|enemy_attack|m_qa|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~25_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(3) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~22\ ))
-- \data|enemy_attack|m_qa|Add1~26\ = CARRY(( \data|enemy_attack|m_qa|out_x\(3) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(3),
	cin => \data|enemy_attack|m_qa|Add1~22\,
	sumout => \data|enemy_attack|m_qa|Add1~25_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~26\);

-- Location: FF_X24_Y34_N11
\data|enemy_attack|m_qa|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~25_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(3));

-- Location: LABCELL_X24_Y34_N12
\data|enemy_attack|m_qa|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~29_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(4) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~26\ ))
-- \data|enemy_attack|m_qa|Add1~30\ = CARRY(( \data|enemy_attack|m_qa|out_x\(4) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(4),
	cin => \data|enemy_attack|m_qa|Add1~26\,
	sumout => \data|enemy_attack|m_qa|Add1~29_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~30\);

-- Location: FF_X24_Y34_N14
\data|enemy_attack|m_qa|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~29_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(4));

-- Location: LABCELL_X24_Y34_N30
\data|enemy_attack|add_x|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~13_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(2) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|add_x|Add0~14\ = CARRY(( \data|enemy_attack|m_qa|out_x\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa|ALT_INV_out_x\(2),
	cin => GND,
	sumout => \data|enemy_attack|add_x|Add0~13_sumout\,
	cout => \data|enemy_attack|add_x|Add0~14\);

-- Location: LABCELL_X24_Y34_N33
\data|enemy_attack|add_x|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~17_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(3) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~14\ ))
-- \data|enemy_attack|add_x|Add0~18\ = CARRY(( \data|enemy_attack|m_qa|out_x\(3) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa|ALT_INV_out_x\(3),
	cin => \data|enemy_attack|add_x|Add0~14\,
	sumout => \data|enemy_attack|add_x|Add0~17_sumout\,
	cout => \data|enemy_attack|add_x|Add0~18\);

-- Location: LABCELL_X24_Y34_N36
\data|enemy_attack|add_x|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~21_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(4) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~18\ ))
-- \data|enemy_attack|add_x|Add0~22\ = CARRY(( \data|enemy_attack|m_qa|out_x\(4) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|m_qa|ALT_INV_out_x\(4),
	cin => \data|enemy_attack|add_x|Add0~18\,
	sumout => \data|enemy_attack|add_x|Add0~21_sumout\,
	cout => \data|enemy_attack|add_x|Add0~22\);

-- Location: LABCELL_X23_Y34_N0
\data|enemy_attack|m_qa_control|goLeft~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa_control|goLeft~0_combout\ = ( \data|enemy_attack|add_x|Add0~13_sumout\ & ( (!\data|enemy_attack|m_qa|out_x\(1) & (\data|enemy_attack|add_x|Add0~21_sumout\ & (!\data|enemy_attack|m_qa|out_x\(0) & 
-- \data|enemy_attack|add_x|Add0~17_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|m_qa|ALT_INV_out_x\(1),
	datab => \data|enemy_attack|add_x|ALT_INV_Add0~21_sumout\,
	datac => \data|enemy_attack|m_qa|ALT_INV_out_x\(0),
	datad => \data|enemy_attack|add_x|ALT_INV_Add0~17_sumout\,
	dataf => \data|enemy_attack|add_x|ALT_INV_Add0~13_sumout\,
	combout => \data|enemy_attack|m_qa_control|goLeft~0_combout\);

-- Location: LABCELL_X23_Y34_N3
\data|enemy_attack|m_qa_control|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa_control|Equal0~1_combout\ = ( !\data|enemy_attack|add_x|Add0~13_sumout\ & ( (\data|enemy_attack|m_qa|out_x\(1) & (!\data|enemy_attack|add_x|Add0~21_sumout\ & (!\data|enemy_attack|add_x|Add0~17_sumout\ & 
-- \data|enemy_attack|m_qa|out_x\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|m_qa|ALT_INV_out_x\(1),
	datab => \data|enemy_attack|add_x|ALT_INV_Add0~21_sumout\,
	datac => \data|enemy_attack|add_x|ALT_INV_Add0~17_sumout\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(0),
	dataf => \data|enemy_attack|add_x|ALT_INV_Add0~13_sumout\,
	combout => \data|enemy_attack|m_qa_control|Equal0~1_combout\);

-- Location: LABCELL_X24_Y34_N15
\data|enemy_attack|m_qa|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~33_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(5) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~30\ ))
-- \data|enemy_attack|m_qa|Add1~34\ = CARRY(( \data|enemy_attack|m_qa|out_x\(5) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(5),
	cin => \data|enemy_attack|m_qa|Add1~30\,
	sumout => \data|enemy_attack|m_qa|Add1~33_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~34\);

-- Location: FF_X24_Y34_N17
\data|enemy_attack|m_qa|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~33_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(5));

-- Location: LABCELL_X24_Y34_N18
\data|enemy_attack|m_qa|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~17_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(6) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~34\ ))
-- \data|enemy_attack|m_qa|Add1~18\ = CARRY(( \data|enemy_attack|m_qa|out_x\(6) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(6),
	cin => \data|enemy_attack|m_qa|Add1~34\,
	sumout => \data|enemy_attack|m_qa|Add1~17_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~18\);

-- Location: FF_X24_Y34_N20
\data|enemy_attack|m_qa|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~17_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(6));

-- Location: LABCELL_X24_Y34_N39
\data|enemy_attack|add_x|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~25_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(5) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~22\ ))
-- \data|enemy_attack|add_x|Add0~26\ = CARRY(( \data|enemy_attack|m_qa|out_x\(5) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa|ALT_INV_out_x\(5),
	cin => \data|enemy_attack|add_x|Add0~22\,
	sumout => \data|enemy_attack|add_x|Add0~25_sumout\,
	cout => \data|enemy_attack|add_x|Add0~26\);

-- Location: LABCELL_X24_Y34_N42
\data|enemy_attack|add_x|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~9_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(6) ) + ( GND ) + ( \data|enemy_attack|add_x|Add0~26\ ))
-- \data|enemy_attack|add_x|Add0~10\ = CARRY(( \data|enemy_attack|m_qa|out_x\(6) ) + ( GND ) + ( \data|enemy_attack|add_x|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa|ALT_INV_out_x\(6),
	cin => \data|enemy_attack|add_x|Add0~26\,
	sumout => \data|enemy_attack|add_x|Add0~9_sumout\,
	cout => \data|enemy_attack|add_x|Add0~10\);

-- Location: LABCELL_X24_Y34_N54
\data|enemy_attack|m_qa_control|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa_control|Equal0~0_combout\ = ( \data|enemy_attack|add_x|Add0~25_sumout\ & ( !\data|enemy_attack|add_x|Add0~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|add_x|ALT_INV_Add0~9_sumout\,
	dataf => \data|enemy_attack|add_x|ALT_INV_Add0~25_sumout\,
	combout => \data|enemy_attack|m_qa_control|Equal0~0_combout\);

-- Location: LABCELL_X24_Y34_N21
\data|enemy_attack|m_qa|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~13_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(7) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~18\ ))
-- \data|enemy_attack|m_qa|Add1~14\ = CARRY(( \data|enemy_attack|m_qa|out_x\(7) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(7),
	cin => \data|enemy_attack|m_qa|Add1~18\,
	sumout => \data|enemy_attack|m_qa|Add1~13_sumout\,
	cout => \data|enemy_attack|m_qa|Add1~14\);

-- Location: FF_X24_Y34_N23
\data|enemy_attack|m_qa|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~13_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(7));

-- Location: LABCELL_X24_Y34_N45
\data|enemy_attack|add_x|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~5_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(7) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~10\ ))
-- \data|enemy_attack|add_x|Add0~6\ = CARRY(( \data|enemy_attack|m_qa|out_x\(7) ) + ( VCC ) + ( \data|enemy_attack|add_x|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(7),
	cin => \data|enemy_attack|add_x|Add0~10\,
	sumout => \data|enemy_attack|add_x|Add0~5_sumout\,
	cout => \data|enemy_attack|add_x|Add0~6\);

-- Location: LABCELL_X23_Y34_N18
\data|enemy_attack|m_qa_control|goLeft~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa_control|goLeft~1_combout\ = ( \data|enemy_attack|m_qa_control|goLeft~q\ & ( \data|enemy_attack|add_x|Add0~5_sumout\ & ( ((!\data|enemy_attack|m_qa_control|Equal0~1_combout\) # (!\data|enemy_attack|m_qa_control|Equal0~0_combout\)) # 
-- (\data|enemy_attack|add_x|Add0~1_sumout\) ) ) ) # ( !\data|enemy_attack|m_qa_control|goLeft~q\ & ( \data|enemy_attack|add_x|Add0~5_sumout\ & ( (\data|enemy_attack|m_qa_control|goLeft~0_combout\ & (!\data|enemy_attack|add_x|Add0~1_sumout\ & 
-- (!\data|enemy_attack|m_qa_control|Equal0~1_combout\ & \data|enemy_attack|m_qa_control|Equal0~0_combout\))) ) ) ) # ( \data|enemy_attack|m_qa_control|goLeft~q\ & ( !\data|enemy_attack|add_x|Add0~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000010000001111111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~0_combout\,
	datab => \data|enemy_attack|add_x|ALT_INV_Add0~1_sumout\,
	datac => \data|enemy_attack|m_qa_control|ALT_INV_Equal0~1_combout\,
	datad => \data|enemy_attack|m_qa_control|ALT_INV_Equal0~0_combout\,
	datae => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	dataf => \data|enemy_attack|add_x|ALT_INV_Add0~5_sumout\,
	combout => \data|enemy_attack|m_qa_control|goLeft~1_combout\);

-- Location: FF_X23_Y34_N19
\data|enemy_attack|m_qa_control|goLeft\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa_control|goLeft~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa_control|goLeft~q\);

-- Location: LABCELL_X24_Y34_N24
\data|enemy_attack|m_qa|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|m_qa|Add1~9_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(8) ) + ( \data|enemy_attack|m_qa_control|goLeft~q\ ) + ( \data|enemy_attack|m_qa|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|m_qa_control|ALT_INV_goLeft~q\,
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(8),
	cin => \data|enemy_attack|m_qa|Add1~14\,
	sumout => \data|enemy_attack|m_qa|Add1~9_sumout\);

-- Location: FF_X24_Y34_N26
\data|enemy_attack|m_qa|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|m_qa|Add1~9_sumout\,
	sclr => \control|ALT_INV_presentstate.m_qa~q\,
	ena => \data|enemy_attack|m_qa|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|m_qa|out_x\(8));

-- Location: LABCELL_X24_Y34_N48
\data|enemy_attack|add_x|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|add_x|Add0~1_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(8) ) + ( GND ) + ( \data|enemy_attack|add_x|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|m_qa|ALT_INV_out_x\(8),
	cin => \data|enemy_attack|add_x|Add0~6\,
	sumout => \data|enemy_attack|add_x|Add0~1_sumout\);

-- Location: FF_X23_Y33_N52
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~29_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]~DUPLICATE_q\);

-- Location: FF_X23_Y33_N49
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~1_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]~DUPLICATE_q\);

-- Location: FF_X23_Y33_N40
\data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCountX_Y|Add1~9_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y34_N30
\data|enemy_attack|draw_meowth|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~13_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(0) ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0) ) + ( !VCC ))
-- \data|enemy_attack|draw_meowth|Add0~14\ = CARRY(( \data|enemy_attack|m_qa|out_x\(0) ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(0),
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|enemy_attack|draw_meowth|Add0~13_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~14\);

-- Location: LABCELL_X23_Y34_N33
\data|enemy_attack|draw_meowth|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~17_sumout\ = SUM(( \data|enemy_attack|m_qa|out_x\(1) ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1) ) + ( \data|enemy_attack|draw_meowth|Add0~14\ ))
-- \data|enemy_attack|draw_meowth|Add0~18\ = CARRY(( \data|enemy_attack|m_qa|out_x\(1) ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(1) ) + ( \data|enemy_attack|draw_meowth|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(1),
	datad => \data|enemy_attack|m_qa|ALT_INV_out_x\(1),
	cin => \data|enemy_attack|draw_meowth|Add0~14\,
	sumout => \data|enemy_attack|draw_meowth|Add0~17_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~18\);

-- Location: LABCELL_X23_Y34_N36
\data|enemy_attack|draw_meowth|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~21_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2) ) + ( \data|enemy_attack|add_x|Add0~13_sumout\ ) + ( \data|enemy_attack|draw_meowth|Add0~18\ ))
-- \data|enemy_attack|draw_meowth|Add0~22\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(2) ) + ( \data|enemy_attack|add_x|Add0~13_sumout\ ) + ( \data|enemy_attack|draw_meowth|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|add_x|ALT_INV_Add0~13_sumout\,
	datad => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|enemy_attack|draw_meowth|Add0~18\,
	sumout => \data|enemy_attack|draw_meowth|Add0~21_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~22\);

-- Location: LABCELL_X23_Y34_N39
\data|enemy_attack|draw_meowth|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~25_sumout\ = SUM(( \data|enemy_attack|add_x|Add0~17_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~DUPLICATE_q\ ) + ( \data|enemy_attack|draw_meowth|Add0~22\ ))
-- \data|enemy_attack|draw_meowth|Add0~26\ = CARRY(( \data|enemy_attack|add_x|Add0~17_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x[3]~DUPLICATE_q\ ) + ( \data|enemy_attack|draw_meowth|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[3]~DUPLICATE_q\,
	datad => \data|enemy_attack|add_x|ALT_INV_Add0~17_sumout\,
	cin => \data|enemy_attack|draw_meowth|Add0~22\,
	sumout => \data|enemy_attack|draw_meowth|Add0~25_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~26\);

-- Location: LABCELL_X23_Y34_N42
\data|enemy_attack|draw_meowth|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~29_sumout\ = SUM(( \data|enemy_attack|add_x|Add0~21_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4) ) + ( \data|enemy_attack|draw_meowth|Add0~26\ ))
-- \data|enemy_attack|draw_meowth|Add0~30\ = CARRY(( \data|enemy_attack|add_x|Add0~21_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(4) ) + ( \data|enemy_attack|draw_meowth|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(4),
	datad => \data|enemy_attack|add_x|ALT_INV_Add0~21_sumout\,
	cin => \data|enemy_attack|draw_meowth|Add0~26\,
	sumout => \data|enemy_attack|draw_meowth|Add0~29_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~30\);

-- Location: LABCELL_X23_Y34_N45
\data|enemy_attack|draw_meowth|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~33_sumout\ = SUM(( \data|enemy_attack|add_x|Add0~25_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5) ) + ( \data|enemy_attack|draw_meowth|Add0~30\ ))
-- \data|enemy_attack|draw_meowth|Add0~34\ = CARRY(( \data|enemy_attack|add_x|Add0~25_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(5) ) + ( \data|enemy_attack|draw_meowth|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|add_x|ALT_INV_Add0~25_sumout\,
	dataf => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|enemy_attack|draw_meowth|Add0~30\,
	sumout => \data|enemy_attack|draw_meowth|Add0~33_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~34\);

-- Location: LABCELL_X23_Y34_N48
\data|enemy_attack|draw_meowth|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~9_sumout\ = SUM(( \data|enemy_attack|add_x|Add0~9_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]~DUPLICATE_q\ ) + ( \data|enemy_attack|draw_meowth|Add0~34\ ))
-- \data|enemy_attack|draw_meowth|Add0~10\ = CARRY(( \data|enemy_attack|add_x|Add0~9_sumout\ ) + ( \data|enemy_attack|draw_meowth|testCountX_Y|out_x[6]~DUPLICATE_q\ ) + ( \data|enemy_attack|draw_meowth|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\,
	datad => \data|enemy_attack|add_x|ALT_INV_Add0~9_sumout\,
	cin => \data|enemy_attack|draw_meowth|Add0~34\,
	sumout => \data|enemy_attack|draw_meowth|Add0~9_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~10\);

-- Location: LABCELL_X23_Y34_N51
\data|enemy_attack|draw_meowth|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~5_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]~DUPLICATE_q\ ) + ( \data|enemy_attack|add_x|Add0~5_sumout\ ) + ( \data|enemy_attack|draw_meowth|Add0~10\ ))
-- \data|enemy_attack|draw_meowth|Add0~6\ = CARRY(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x[7]~DUPLICATE_q\ ) + ( \data|enemy_attack|add_x|Add0~5_sumout\ ) + ( \data|enemy_attack|draw_meowth|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|add_x|ALT_INV_Add0~5_sumout\,
	datac => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\,
	cin => \data|enemy_attack|draw_meowth|Add0~10\,
	sumout => \data|enemy_attack|draw_meowth|Add0~5_sumout\,
	cout => \data|enemy_attack|draw_meowth|Add0~6\);

-- Location: LABCELL_X23_Y34_N54
\data|enemy_attack|draw_meowth|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|Add0~1_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCountX_Y|out_x\(8) ) + ( \data|enemy_attack|add_x|Add0~1_sumout\ ) + ( \data|enemy_attack|draw_meowth|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|draw_meowth|testCountX_Y|ALT_INV_out_x\(8),
	datac => \data|enemy_attack|add_x|ALT_INV_Add0~1_sumout\,
	cin => \data|enemy_attack|draw_meowth|Add0~6\,
	sumout => \data|enemy_attack|draw_meowth|Add0~1_sumout\);

-- Location: LABCELL_X23_Y34_N12
\data|x|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~4_combout\ = ( \data|enemy_attack|draw_meowth|Add0~1_sumout\ & ( \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & ((\data|Menu|Add0~1_sumout\))) # (\control|WideOr62~combout\ & (\data|trainer|testCountX_Y|out_x\(8))) ) ) ) # ( 
-- !\data|enemy_attack|draw_meowth|Add0~1_sumout\ & ( \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & ((\data|Menu|Add0~1_sumout\))) # (\control|WideOr62~combout\ & (\data|trainer|testCountX_Y|out_x\(8))) ) ) ) # ( 
-- \data|enemy_attack|draw_meowth|Add0~1_sumout\ & ( !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\) # (\data|pika_damage|d_control|out_x\(8)) ) ) ) # ( !\data|enemy_attack|draw_meowth|Add0~1_sumout\ & ( !\control|WideOr63~combout\ & ( 
-- (\data|pika_damage|d_control|out_x\(8) & \control|WideOr62~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_x\(8),
	datab => \data|pika_damage|d_control|ALT_INV_out_x\(8),
	datac => \data|Menu|ALT_INV_Add0~1_sumout\,
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|enemy_attack|draw_meowth|ALT_INV_Add0~1_sumout\,
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|x|Mux0~4_combout\);

-- Location: LABCELL_X19_Y32_N42
\data|x|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~0_combout\ = ( \control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(8) & ( (!\control|WideOr63~combout\) # (\data|clear_screen|out_x\(8)) ) ) ) # ( !\control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(8) & ( 
-- (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_x\(8))) # (\control|WideOr63~combout\ & ((\data|win|testCountX_Y|out_x\(8)))) ) ) ) # ( \control|WideOr62~combout\ & ( !\data|title|testCountX_Y|out_x\(8) & ( (\data|clear_screen|out_x\(8) & 
-- \control|WideOr63~combout\) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|title|testCountX_Y|out_x\(8) & ( (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_x\(8))) # (\control|WideOr63~combout\ & ((\data|win|testCountX_Y|out_x\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_x\(8),
	datab => \data|lose|testCountX_Y|ALT_INV_out_x\(8),
	datac => \data|win|testCountX_Y|ALT_INV_out_x\(8),
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|title|testCountX_Y|ALT_INV_out_x\(8),
	combout => \data|x|Mux0~0_combout\);

-- Location: LABCELL_X11_Y34_N0
\data|team_menu|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~13_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(1) ) + ( VCC ) + ( !VCC ))
-- \data|team_menu|Add0~14\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(1),
	cin => GND,
	sumout => \data|team_menu|Add0~13_sumout\,
	cout => \data|team_menu|Add0~14\);

-- Location: LABCELL_X11_Y34_N3
\data|team_menu|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~17_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|team_menu|Add0~14\ ))
-- \data|team_menu|Add0~18\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(2) ) + ( GND ) + ( \data|team_menu|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|team_menu|Add0~14\,
	sumout => \data|team_menu|Add0~17_sumout\,
	cout => \data|team_menu|Add0~18\);

-- Location: LABCELL_X11_Y34_N6
\data|team_menu|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~21_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|team_menu|Add0~18\ ))
-- \data|team_menu|Add0~22\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|team_menu|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|team_menu|Add0~18\,
	sumout => \data|team_menu|Add0~21_sumout\,
	cout => \data|team_menu|Add0~22\);

-- Location: LABCELL_X11_Y34_N9
\data|team_menu|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~25_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|team_menu|Add0~22\ ))
-- \data|team_menu|Add0~26\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(4) ) + ( GND ) + ( \data|team_menu|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|team_menu|Add0~22\,
	sumout => \data|team_menu|Add0~25_sumout\,
	cout => \data|team_menu|Add0~26\);

-- Location: LABCELL_X11_Y34_N12
\data|team_menu|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~29_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|team_menu|Add0~26\ ))
-- \data|team_menu|Add0~30\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|team_menu|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|team_menu|Add0~26\,
	sumout => \data|team_menu|Add0~29_sumout\,
	cout => \data|team_menu|Add0~30\);

-- Location: LABCELL_X11_Y34_N15
\data|team_menu|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~9_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|team_menu|Add0~30\ ))
-- \data|team_menu|Add0~10\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|team_menu|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|team_menu|Add0~30\,
	sumout => \data|team_menu|Add0~9_sumout\,
	cout => \data|team_menu|Add0~10\);

-- Location: LABCELL_X11_Y34_N18
\data|team_menu|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~5_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|team_menu|Add0~10\ ))
-- \data|team_menu|Add0~6\ = CARRY(( \data|team_menu|testCountX_Y|out_x\(7) ) + ( GND ) + ( \data|team_menu|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|team_menu|Add0~10\,
	sumout => \data|team_menu|Add0~5_sumout\,
	cout => \data|team_menu|Add0~6\);

-- Location: LABCELL_X11_Y34_N21
\data|team_menu|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|Add0~1_sumout\ = SUM(( \data|team_menu|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|team_menu|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|team_menu|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|team_menu|Add0~6\,
	sumout => \data|team_menu|Add0~1_sumout\);

-- Location: LABCELL_X11_Y33_N0
\data|attack_three|draw_hurt_meowth|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~13_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_hurt_meowth|Add0~14\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(2),
	cin => GND,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~13_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add0~14\);

-- Location: LABCELL_X11_Y33_N3
\data|attack_three|draw_hurt_meowth|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~17_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add0~14\ ))
-- \data|attack_three|draw_hurt_meowth|Add0~18\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_three|draw_hurt_meowth|Add0~14\,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~17_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add0~18\);

-- Location: LABCELL_X11_Y33_N6
\data|attack_three|draw_hurt_meowth|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~21_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add0~18\ ))
-- \data|attack_three|draw_hurt_meowth|Add0~22\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_three|draw_hurt_meowth|Add0~18\,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~21_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add0~22\);

-- Location: LABCELL_X11_Y33_N9
\data|attack_three|draw_hurt_meowth|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~25_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add0~22\ ))
-- \data|attack_three|draw_hurt_meowth|Add0~26\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_three|draw_hurt_meowth|Add0~22\,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~25_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add0~26\);

-- Location: LABCELL_X11_Y33_N12
\data|attack_three|draw_hurt_meowth|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~9_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add0~26\ ))
-- \data|attack_three|draw_hurt_meowth|Add0~10\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_three|draw_hurt_meowth|Add0~26\,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~9_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add0~10\);

-- Location: LABCELL_X11_Y33_N15
\data|attack_three|draw_hurt_meowth|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~5_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add0~10\ ))
-- \data|attack_three|draw_hurt_meowth|Add0~6\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_three|draw_hurt_meowth|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_three|draw_hurt_meowth|Add0~10\,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~5_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|Add0~6\);

-- Location: LABCELL_X11_Y33_N18
\data|attack_three|draw_hurt_meowth|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|Add0~1_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_three|draw_hurt_meowth|Add0~6\,
	sumout => \data|attack_three|draw_hurt_meowth|Add0~1_sumout\);

-- Location: FF_X6_Y34_N49
\data|attack_two|L_tb|testCountX_Y|out_x[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~25_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x[6]~DUPLICATE_q\);

-- Location: FF_X6_Y34_N43
\data|attack_two|L_tb|testCountX_Y|out_x[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|L_tb|testCountX_Y|out_x[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCountX_Y|out_x[4]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y34_N0
\data|attack_two|L_tb|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~13_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|L_tb|Add0~14\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(2),
	cin => GND,
	sumout => \data|attack_two|L_tb|Add0~13_sumout\,
	cout => \data|attack_two|L_tb|Add0~14\);

-- Location: LABCELL_X7_Y34_N3
\data|attack_two|L_tb|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~17_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(3) ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~14\ ))
-- \data|attack_two|L_tb|Add0~18\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(3) ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|L_tb|Add0~14\,
	sumout => \data|attack_two|L_tb|Add0~17_sumout\,
	cout => \data|attack_two|L_tb|Add0~18\);

-- Location: LABCELL_X7_Y34_N6
\data|attack_two|L_tb|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~21_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~18\ ))
-- \data|attack_two|L_tb|Add0~22\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x[4]~DUPLICATE_q\ ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\,
	cin => \data|attack_two|L_tb|Add0~18\,
	sumout => \data|attack_two|L_tb|Add0~21_sumout\,
	cout => \data|attack_two|L_tb|Add0~22\);

-- Location: LABCELL_X7_Y34_N9
\data|attack_two|L_tb|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~25_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~22\ ))
-- \data|attack_two|L_tb|Add0~26\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|L_tb|Add0~22\,
	sumout => \data|attack_two|L_tb|Add0~25_sumout\,
	cout => \data|attack_two|L_tb|Add0~26\);

-- Location: LABCELL_X7_Y34_N12
\data|attack_two|L_tb|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~9_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x[6]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|L_tb|Add0~26\ ))
-- \data|attack_two|L_tb|Add0~10\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x[6]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|L_tb|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\,
	cin => \data|attack_two|L_tb|Add0~26\,
	sumout => \data|attack_two|L_tb|Add0~9_sumout\,
	cout => \data|attack_two|L_tb|Add0~10\);

-- Location: LABCELL_X7_Y34_N15
\data|attack_two|L_tb|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~5_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~10\ ))
-- \data|attack_two|L_tb|Add0~6\ = CARRY(( \data|attack_two|L_tb|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_two|L_tb|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|L_tb|Add0~10\,
	sumout => \data|attack_two|L_tb|Add0~5_sumout\,
	cout => \data|attack_two|L_tb|Add0~6\);

-- Location: LABCELL_X7_Y34_N18
\data|attack_two|L_tb|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|Add0~1_sumout\ = SUM(( \data|attack_two|L_tb|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|L_tb|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|L_tb|Add0~6\,
	sumout => \data|attack_two|L_tb|Add0~1_sumout\);

-- Location: FF_X3_Y34_N25
\data|attack_two|tb_pika|testCountX_Y|out_x[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~1_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x[8]~DUPLICATE_q\);

-- Location: FF_X3_Y34_N22
\data|attack_two|tb_pika|testCountX_Y|out_x[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~17_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x[7]~DUPLICATE_q\);

-- Location: FF_X3_Y34_N13
\data|attack_two|tb_pika|testCountX_Y|out_x[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~21_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x[4]~DUPLICATE_q\);

-- Location: FF_X3_Y34_N7
\data|attack_two|tb_pika|testCountX_Y|out_x[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~29_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x[2]~DUPLICATE_q\);

-- Location: FF_X3_Y34_N4
\data|attack_two|tb_pika|testCountX_Y|out_x[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|tb_pika|testCountX_Y|out_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCountX_Y|out_x[1]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y34_N30
\data|attack_two|tb_pika|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~13_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|tb_pika|Add0~14\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_two|tb_pika|Add0~13_sumout\,
	cout => \data|attack_two|tb_pika|Add0~14\);

-- Location: LABCELL_X4_Y34_N33
\data|attack_two|tb_pika|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~17_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x[1]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~14\ ))
-- \data|attack_two|tb_pika|Add0~18\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x[1]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\,
	cin => \data|attack_two|tb_pika|Add0~14\,
	sumout => \data|attack_two|tb_pika|Add0~17_sumout\,
	cout => \data|attack_two|tb_pika|Add0~18\);

-- Location: LABCELL_X4_Y34_N36
\data|attack_two|tb_pika|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~21_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x[2]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~18\ ))
-- \data|attack_two|tb_pika|Add0~22\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x[2]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\,
	cin => \data|attack_two|tb_pika|Add0~18\,
	sumout => \data|attack_two|tb_pika|Add0~21_sumout\,
	cout => \data|attack_two|tb_pika|Add0~22\);

-- Location: LABCELL_X4_Y34_N39
\data|attack_two|tb_pika|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~25_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~22\ ))
-- \data|attack_two|tb_pika|Add0~26\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|tb_pika|Add0~22\,
	sumout => \data|attack_two|tb_pika|Add0~25_sumout\,
	cout => \data|attack_two|tb_pika|Add0~26\);

-- Location: LABCELL_X4_Y34_N42
\data|attack_two|tb_pika|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~29_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x[4]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~26\ ))
-- \data|attack_two|tb_pika|Add0~30\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x[4]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[4]~DUPLICATE_q\,
	cin => \data|attack_two|tb_pika|Add0~26\,
	sumout => \data|attack_two|tb_pika|Add0~29_sumout\,
	cout => \data|attack_two|tb_pika|Add0~30\);

-- Location: LABCELL_X4_Y34_N45
\data|attack_two|tb_pika|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~33_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~30\ ))
-- \data|attack_two|tb_pika|Add0~34\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|tb_pika|Add0~30\,
	sumout => \data|attack_two|tb_pika|Add0~33_sumout\,
	cout => \data|attack_two|tb_pika|Add0~34\);

-- Location: LABCELL_X4_Y34_N48
\data|attack_two|tb_pika|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~9_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x\(6) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add0~34\ ))
-- \data|attack_two|tb_pika|Add0~10\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x\(6) ) + ( VCC ) + ( \data|attack_two|tb_pika|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_two|tb_pika|Add0~34\,
	sumout => \data|attack_two|tb_pika|Add0~9_sumout\,
	cout => \data|attack_two|tb_pika|Add0~10\);

-- Location: LABCELL_X4_Y34_N51
\data|attack_two|tb_pika|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~5_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x[7]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~10\ ))
-- \data|attack_two|tb_pika|Add0~6\ = CARRY(( \data|attack_two|tb_pika|testCountX_Y|out_x[7]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\,
	cin => \data|attack_two|tb_pika|Add0~10\,
	sumout => \data|attack_two|tb_pika|Add0~5_sumout\,
	cout => \data|attack_two|tb_pika|Add0~6\);

-- Location: LABCELL_X4_Y34_N54
\data|attack_two|tb_pika|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|Add0~1_sumout\ = SUM(( \data|attack_two|tb_pika|testCountX_Y|out_x[8]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|tb_pika|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|tb_pika|testCountX_Y|ALT_INV_out_x[8]~DUPLICATE_q\,
	cin => \data|attack_two|tb_pika|Add0~6\,
	sumout => \data|attack_two|tb_pika|Add0~1_sumout\);

-- Location: MLABCELL_X6_Y32_N57
\data|x|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~1_combout\ = ( \control|presentstate.draw_tb_3~q\ & ( \control|presentstate.erase_tb~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & !\control|presentstate.draw_tb_1~q\) ) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( 
-- \control|presentstate.erase_tb~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & !\control|presentstate.draw_tb_1~q\) ) ) ) # ( \control|presentstate.draw_tb_3~q\ & ( !\control|presentstate.erase_tb~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & 
-- !\control|presentstate.draw_tb_1~q\) ) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( !\control|presentstate.erase_tb~q\ & ( (\control|presentstate.draw_tb_2~q\ & !\control|presentstate.draw_tb_1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datac => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datae => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \control|ALT_INV_presentstate.erase_tb~q\,
	combout => \data|x|Mux1~1_combout\);

-- Location: FF_X8_Y32_N49
\data|attack_two|M_tb|testCountX_Y|out_x[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~9_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x[6]~DUPLICATE_q\);

-- Location: FF_X8_Y32_N46
\data|attack_two|M_tb|testCountX_Y|out_x[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~13_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x[5]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y32_N0
\data|attack_two|M_tb|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~13_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|M_tb|Add0~14\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(2),
	cin => GND,
	sumout => \data|attack_two|M_tb|Add0~13_sumout\,
	cout => \data|attack_two|M_tb|Add0~14\);

-- Location: LABCELL_X11_Y32_N3
\data|attack_two|M_tb|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~17_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(3) ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~14\ ))
-- \data|attack_two|M_tb|Add0~18\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(3) ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_two|M_tb|Add0~14\,
	sumout => \data|attack_two|M_tb|Add0~17_sumout\,
	cout => \data|attack_two|M_tb|Add0~18\);

-- Location: LABCELL_X11_Y32_N6
\data|attack_two|M_tb|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~21_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~18\ ))
-- \data|attack_two|M_tb|Add0~22\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_two|M_tb|Add0~18\,
	sumout => \data|attack_two|M_tb|Add0~21_sumout\,
	cout => \data|attack_two|M_tb|Add0~22\);

-- Location: LABCELL_X11_Y32_N9
\data|attack_two|M_tb|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~25_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x[5]~DUPLICATE_q\ ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~22\ ))
-- \data|attack_two|M_tb|Add0~26\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x[5]~DUPLICATE_q\ ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[5]~DUPLICATE_q\,
	cin => \data|attack_two|M_tb|Add0~22\,
	sumout => \data|attack_two|M_tb|Add0~25_sumout\,
	cout => \data|attack_two|M_tb|Add0~26\);

-- Location: LABCELL_X11_Y32_N12
\data|attack_two|M_tb|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~9_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x[6]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|M_tb|Add0~26\ ))
-- \data|attack_two|M_tb|Add0~10\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x[6]~DUPLICATE_q\ ) + ( GND ) + ( \data|attack_two|M_tb|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\,
	cin => \data|attack_two|M_tb|Add0~26\,
	sumout => \data|attack_two|M_tb|Add0~9_sumout\,
	cout => \data|attack_two|M_tb|Add0~10\);

-- Location: LABCELL_X11_Y32_N15
\data|attack_two|M_tb|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~5_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~10\ ))
-- \data|attack_two|M_tb|Add0~6\ = CARRY(( \data|attack_two|M_tb|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_two|M_tb|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|M_tb|Add0~10\,
	sumout => \data|attack_two|M_tb|Add0~5_sumout\,
	cout => \data|attack_two|M_tb|Add0~6\);

-- Location: LABCELL_X11_Y32_N18
\data|attack_two|M_tb|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|Add0~1_sumout\ = SUM(( \data|attack_two|M_tb|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|M_tb|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|M_tb|Add0~6\,
	sumout => \data|attack_two|M_tb|Add0~1_sumout\);

-- Location: MLABCELL_X6_Y32_N36
\data|x|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~0_combout\ = ( !\control|presentstate.draw_tb_3~q\ & ( \control|presentstate.draw_tb_1~q\ & ( !\control|presentstate.erase_tb~q\ ) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( !\control|presentstate.draw_tb_1~q\ & ( 
-- (!\control|presentstate.erase_tb~q\ & ((\control|presentstate.draw_tb_2~q\) # (\control|presentstate.draw_pikachu_tb~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.erase_tb~q\,
	datac => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datad => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datae => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \control|ALT_INV_presentstate.draw_tb_1~q\,
	combout => \data|x|Mux1~0_combout\);

-- Location: LABCELL_X11_Y33_N36
\data|x|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~1_combout\ = ( \data|attack_two|M_tb|Add0~1_sumout\ & ( \data|x|Mux1~0_combout\ & ( (\data|x|Mux1~1_combout\) # (\data|attack_two|tb_pika|Add0~1_sumout\) ) ) ) # ( !\data|attack_two|M_tb|Add0~1_sumout\ & ( \data|x|Mux1~0_combout\ & ( 
-- (\data|attack_two|tb_pika|Add0~1_sumout\ & !\data|x|Mux1~1_combout\) ) ) ) # ( \data|attack_two|M_tb|Add0~1_sumout\ & ( !\data|x|Mux1~0_combout\ & ( (\data|attack_two|L_tb|Add0~1_sumout\ & \data|x|Mux1~1_combout\) ) ) ) # ( 
-- !\data|attack_two|M_tb|Add0~1_sumout\ & ( !\data|x|Mux1~0_combout\ & ( (\data|attack_two|L_tb|Add0~1_sumout\ & \data|x|Mux1~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|ALT_INV_Add0~1_sumout\,
	datab => \data|attack_two|tb_pika|ALT_INV_Add0~1_sumout\,
	datac => \data|x|ALT_INV_Mux1~1_combout\,
	datae => \data|attack_two|M_tb|ALT_INV_Add0~1_sumout\,
	dataf => \data|x|ALT_INV_Mux1~0_combout\,
	combout => \data|x|Mux0~1_combout\);

-- Location: FF_X9_Y33_N40
\data|attack_two|S_tb|testCountX_Y|out_x[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCountX_Y|Add1~33_sumout\,
	sclr => \data|attack_two|S_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCountX_Y|out_x[3]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y33_N0
\data|attack_two|S_tb|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~13_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|S_tb|Add0~14\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(2),
	cin => GND,
	sumout => \data|attack_two|S_tb|Add0~13_sumout\,
	cout => \data|attack_two|S_tb|Add0~14\);

-- Location: LABCELL_X10_Y33_N3
\data|attack_two|S_tb|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~17_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x[3]~DUPLICATE_q\ ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~14\ ))
-- \data|attack_two|S_tb|Add0~18\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x[3]~DUPLICATE_q\ ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x[3]~DUPLICATE_q\,
	cin => \data|attack_two|S_tb|Add0~14\,
	sumout => \data|attack_two|S_tb|Add0~17_sumout\,
	cout => \data|attack_two|S_tb|Add0~18\);

-- Location: LABCELL_X10_Y33_N6
\data|attack_two|S_tb|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~21_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~18\ ))
-- \data|attack_two|S_tb|Add0~22\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(4) ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(4),
	cin => \data|attack_two|S_tb|Add0~18\,
	sumout => \data|attack_two|S_tb|Add0~21_sumout\,
	cout => \data|attack_two|S_tb|Add0~22\);

-- Location: LABCELL_X10_Y33_N9
\data|attack_two|S_tb|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~25_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~22\ ))
-- \data|attack_two|S_tb|Add0~26\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(5) ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_two|S_tb|Add0~22\,
	sumout => \data|attack_two|S_tb|Add0~25_sumout\,
	cout => \data|attack_two|S_tb|Add0~26\);

-- Location: LABCELL_X10_Y33_N12
\data|attack_two|S_tb|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~9_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|S_tb|Add0~26\ ))
-- \data|attack_two|S_tb|Add0~10\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(6) ) + ( GND ) + ( \data|attack_two|S_tb|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_two|S_tb|Add0~26\,
	sumout => \data|attack_two|S_tb|Add0~9_sumout\,
	cout => \data|attack_two|S_tb|Add0~10\);

-- Location: LABCELL_X10_Y33_N15
\data|attack_two|S_tb|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~5_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~10\ ))
-- \data|attack_two|S_tb|Add0~6\ = CARRY(( \data|attack_two|S_tb|testCountX_Y|out_x\(7) ) + ( VCC ) + ( \data|attack_two|S_tb|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(7),
	cin => \data|attack_two|S_tb|Add0~10\,
	sumout => \data|attack_two|S_tb|Add0~5_sumout\,
	cout => \data|attack_two|S_tb|Add0~6\);

-- Location: LABCELL_X10_Y33_N18
\data|attack_two|S_tb|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|Add0~1_sumout\ = SUM(( \data|attack_two|S_tb|testCountX_Y|out_x\(8) ) + ( GND ) + ( \data|attack_two|S_tb|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_two|S_tb|Add0~6\,
	sumout => \data|attack_two|S_tb|Add0~1_sumout\);

-- Location: LABCELL_X7_Y33_N30
\data|attack_three|p_qa|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~13_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|p_qa|Add0~14\ = CARRY(( \data|attack_three|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_three|p_qa|Add0~13_sumout\,
	cout => \data|attack_three|p_qa|Add0~14\);

-- Location: LABCELL_X13_Y31_N39
\control|enable_p_vt\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|enable_p_vt~combout\ = ( \control|presentstate.p_vt~q\ & ( (!\control|presentstate.update_HP~q\) # (\control|enable_p_vt~combout\) ) ) # ( !\control|presentstate.p_vt~q\ & ( (\control|presentstate.update_HP~q\ & \control|enable_p_vt~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.update_HP~q\,
	datad => \control|ALT_INV_enable_p_vt~combout\,
	dataf => \control|ALT_INV_presentstate.p_vt~q\,
	combout => \control|enable_p_vt~combout\);

-- Location: MLABCELL_X8_Y33_N57
\data|attack_three|p_qa|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|always0~0_combout\ = ( !\control|enable_p_vt~combout\ & ( \control|presentstate.reset_state~q\ ) ) # ( \control|enable_p_vt~combout\ & ( !\control|presentstate.reset_state~q\ ) ) # ( !\control|enable_p_vt~combout\ & ( 
-- !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \control|ALT_INV_enable_p_vt~combout\,
	dataf => \control|ALT_INV_presentstate.reset_state~q\,
	combout => \data|attack_three|p_qa|always0~0_combout\);

-- Location: MLABCELL_X8_Y33_N48
\data|attack_three|p_qa|out_x[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|out_x[5]~0_combout\ = ( \control|enable_p_vt~combout\ ) # ( !\control|enable_p_vt~combout\ & ( !\control|presentstate.reset_state~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \control|ALT_INV_enable_p_vt~combout\,
	combout => \data|attack_three|p_qa|out_x[5]~0_combout\);

-- Location: FF_X7_Y33_N31
\data|attack_three|p_qa|out_x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~13_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(0));

-- Location: LABCELL_X7_Y33_N33
\data|attack_three|p_qa|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~17_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(1) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~14\ ))
-- \data|attack_three|p_qa|Add0~18\ = CARRY(( \data|attack_three|p_qa|out_x\(1) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(1),
	cin => \data|attack_three|p_qa|Add0~14\,
	sumout => \data|attack_three|p_qa|Add0~17_sumout\,
	cout => \data|attack_three|p_qa|Add0~18\);

-- Location: FF_X7_Y33_N35
\data|attack_three|p_qa|out_x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~17_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(1));

-- Location: LABCELL_X7_Y33_N36
\data|attack_three|p_qa|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~21_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(2) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~18\ ))
-- \data|attack_three|p_qa|Add0~22\ = CARRY(( \data|attack_three|p_qa|out_x\(2) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(2),
	cin => \data|attack_three|p_qa|Add0~18\,
	sumout => \data|attack_three|p_qa|Add0~21_sumout\,
	cout => \data|attack_three|p_qa|Add0~22\);

-- Location: FF_X7_Y33_N38
\data|attack_three|p_qa|out_x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~21_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(2));

-- Location: LABCELL_X7_Y33_N39
\data|attack_three|p_qa|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~25_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(3) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~22\ ))
-- \data|attack_three|p_qa|Add0~26\ = CARRY(( \data|attack_three|p_qa|out_x\(3) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(3),
	cin => \data|attack_three|p_qa|Add0~22\,
	sumout => \data|attack_three|p_qa|Add0~25_sumout\,
	cout => \data|attack_three|p_qa|Add0~26\);

-- Location: FF_X7_Y33_N41
\data|attack_three|p_qa|out_x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~25_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(3));

-- Location: LABCELL_X7_Y33_N0
\data|attack_three|add_x|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~13_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|add_x|Add0~14\ = CARRY(( \data|attack_three|p_qa|out_x\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_three|add_x|Add0~13_sumout\,
	cout => \data|attack_three|add_x|Add0~14\);

-- Location: LABCELL_X7_Y33_N3
\data|attack_three|add_x|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~17_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(1) ) + ( GND ) + ( \data|attack_three|add_x|Add0~14\ ))
-- \data|attack_three|add_x|Add0~18\ = CARRY(( \data|attack_three|p_qa|out_x\(1) ) + ( GND ) + ( \data|attack_three|add_x|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|p_qa|ALT_INV_out_x\(1),
	cin => \data|attack_three|add_x|Add0~14\,
	sumout => \data|attack_three|add_x|Add0~17_sumout\,
	cout => \data|attack_three|add_x|Add0~18\);

-- Location: LABCELL_X7_Y33_N6
\data|attack_three|add_x|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~21_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(2) ) + ( GND ) + ( \data|attack_three|add_x|Add0~18\ ))
-- \data|attack_three|add_x|Add0~22\ = CARRY(( \data|attack_three|p_qa|out_x\(2) ) + ( GND ) + ( \data|attack_three|add_x|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa|ALT_INV_out_x\(2),
	cin => \data|attack_three|add_x|Add0~18\,
	sumout => \data|attack_three|add_x|Add0~21_sumout\,
	cout => \data|attack_three|add_x|Add0~22\);

-- Location: LABCELL_X7_Y33_N9
\data|attack_three|add_x|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~25_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(3) ) + ( GND ) + ( \data|attack_three|add_x|Add0~22\ ))
-- \data|attack_three|add_x|Add0~26\ = CARRY(( \data|attack_three|p_qa|out_x\(3) ) + ( GND ) + ( \data|attack_three|add_x|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa|ALT_INV_out_x\(3),
	cin => \data|attack_three|add_x|Add0~22\,
	sumout => \data|attack_three|add_x|Add0~25_sumout\,
	cout => \data|attack_three|add_x|Add0~26\);

-- Location: LABCELL_X7_Y33_N42
\data|attack_three|p_qa|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~29_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(4) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~26\ ))
-- \data|attack_three|p_qa|Add0~30\ = CARRY(( \data|attack_three|p_qa|out_x\(4) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(4),
	cin => \data|attack_three|p_qa|Add0~26\,
	sumout => \data|attack_three|p_qa|Add0~29_sumout\,
	cout => \data|attack_three|p_qa|Add0~30\);

-- Location: FF_X7_Y33_N44
\data|attack_three|p_qa|out_x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~29_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(4));

-- Location: LABCELL_X7_Y33_N12
\data|attack_three|add_x|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~29_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(4) ) + ( GND ) + ( \data|attack_three|add_x|Add0~26\ ))
-- \data|attack_three|add_x|Add0~30\ = CARRY(( \data|attack_three|p_qa|out_x\(4) ) + ( GND ) + ( \data|attack_three|add_x|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|p_qa|ALT_INV_out_x\(4),
	cin => \data|attack_three|add_x|Add0~26\,
	sumout => \data|attack_three|add_x|Add0~29_sumout\,
	cout => \data|attack_three|add_x|Add0~30\);

-- Location: MLABCELL_X8_Y33_N36
\data|attack_three|p_qa_control|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa_control|Equal0~1_combout\ = ( \data|attack_three|add_x|Add0~17_sumout\ & ( (\data|attack_three|add_x|Add0~25_sumout\ & (\data|attack_three|add_x|Add0~29_sumout\ & !\data|attack_three|add_x|Add0~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|add_x|ALT_INV_Add0~25_sumout\,
	datac => \data|attack_three|add_x|ALT_INV_Add0~29_sumout\,
	datad => \data|attack_three|add_x|ALT_INV_Add0~13_sumout\,
	dataf => \data|attack_three|add_x|ALT_INV_Add0~17_sumout\,
	combout => \data|attack_three|p_qa_control|Equal0~1_combout\);

-- Location: LABCELL_X7_Y33_N45
\data|attack_three|p_qa|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~33_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(5) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~30\ ))
-- \data|attack_three|p_qa|Add0~34\ = CARRY(( \data|attack_three|p_qa|out_x\(5) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(5),
	cin => \data|attack_three|p_qa|Add0~30\,
	sumout => \data|attack_three|p_qa|Add0~33_sumout\,
	cout => \data|attack_three|p_qa|Add0~34\);

-- Location: FF_X7_Y33_N47
\data|attack_three|p_qa|out_x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~33_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(5));

-- Location: LABCELL_X7_Y33_N48
\data|attack_three|p_qa|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~9_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(6) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~34\ ))
-- \data|attack_three|p_qa|Add0~10\ = CARRY(( \data|attack_three|p_qa|out_x\(6) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(6),
	cin => \data|attack_three|p_qa|Add0~34\,
	sumout => \data|attack_three|p_qa|Add0~9_sumout\,
	cout => \data|attack_three|p_qa|Add0~10\);

-- Location: FF_X7_Y33_N50
\data|attack_three|p_qa|out_x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~9_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(6));

-- Location: LABCELL_X7_Y33_N15
\data|attack_three|add_x|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~33_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(5) ) + ( GND ) + ( \data|attack_three|add_x|Add0~30\ ))
-- \data|attack_three|add_x|Add0~34\ = CARRY(( \data|attack_three|p_qa|out_x\(5) ) + ( GND ) + ( \data|attack_three|add_x|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa|ALT_INV_out_x\(5),
	cin => \data|attack_three|add_x|Add0~30\,
	sumout => \data|attack_three|add_x|Add0~33_sumout\,
	cout => \data|attack_three|add_x|Add0~34\);

-- Location: LABCELL_X7_Y33_N18
\data|attack_three|add_x|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~9_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(6) ) + ( VCC ) + ( \data|attack_three|add_x|Add0~34\ ))
-- \data|attack_three|add_x|Add0~10\ = CARRY(( \data|attack_three|p_qa|out_x\(6) ) + ( VCC ) + ( \data|attack_three|add_x|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa|ALT_INV_out_x\(6),
	cin => \data|attack_three|add_x|Add0~34\,
	sumout => \data|attack_three|add_x|Add0~9_sumout\,
	cout => \data|attack_three|add_x|Add0~10\);

-- Location: MLABCELL_X8_Y33_N39
\data|attack_three|p_qa_control|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa_control|Equal0~0_combout\ = ( !\data|attack_three|add_x|Add0~33_sumout\ & ( (!\data|attack_three|add_x|Add0~21_sumout\ & \data|attack_three|add_x|Add0~9_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|add_x|ALT_INV_Add0~21_sumout\,
	datac => \data|attack_three|add_x|ALT_INV_Add0~9_sumout\,
	dataf => \data|attack_three|add_x|ALT_INV_Add0~33_sumout\,
	combout => \data|attack_three|p_qa_control|Equal0~0_combout\);

-- Location: LABCELL_X7_Y33_N51
\data|attack_three|p_qa|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~5_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(7) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~10\ ))
-- \data|attack_three|p_qa|Add0~6\ = CARRY(( \data|attack_three|p_qa|out_x\(7) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(7),
	cin => \data|attack_three|p_qa|Add0~10\,
	sumout => \data|attack_three|p_qa|Add0~5_sumout\,
	cout => \data|attack_three|p_qa|Add0~6\);

-- Location: FF_X7_Y33_N53
\data|attack_three|p_qa|out_x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~5_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(7));

-- Location: LABCELL_X7_Y33_N21
\data|attack_three|add_x|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~5_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(7) ) + ( GND ) + ( \data|attack_three|add_x|Add0~10\ ))
-- \data|attack_three|add_x|Add0~6\ = CARRY(( \data|attack_three|p_qa|out_x\(7) ) + ( GND ) + ( \data|attack_three|add_x|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|p_qa|ALT_INV_out_x\(7),
	cin => \data|attack_three|add_x|Add0~10\,
	sumout => \data|attack_three|add_x|Add0~5_sumout\,
	cout => \data|attack_three|add_x|Add0~6\);

-- Location: MLABCELL_X8_Y33_N33
\data|attack_three|p_qa_control|goRight~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa_control|goRight~0_combout\ = ( !\data|attack_three|add_x|Add0~29_sumout\ & ( \data|attack_three|add_x|Add0~13_sumout\ & ( (!\data|attack_three|add_x|Add0~25_sumout\ & !\data|attack_three|add_x|Add0~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|add_x|ALT_INV_Add0~25_sumout\,
	datac => \data|attack_three|add_x|ALT_INV_Add0~17_sumout\,
	datae => \data|attack_three|add_x|ALT_INV_Add0~29_sumout\,
	dataf => \data|attack_three|add_x|ALT_INV_Add0~13_sumout\,
	combout => \data|attack_three|p_qa_control|goRight~0_combout\);

-- Location: MLABCELL_X8_Y33_N42
\data|attack_three|p_qa_control|goRight~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa_control|goRight~1_combout\ = ( \data|attack_three|p_qa_control|goRight~q\ & ( \data|attack_three|p_qa_control|goRight~0_combout\ & ( (!\data|attack_three|p_qa_control|Equal0~1_combout\) # 
-- ((!\data|attack_three|p_qa_control|Equal0~0_combout\) # ((\data|attack_three|add_x|Add0~1_sumout\) # (\data|attack_three|add_x|Add0~5_sumout\))) ) ) ) # ( !\data|attack_three|p_qa_control|goRight~q\ & ( \data|attack_three|p_qa_control|goRight~0_combout\ & 
-- ( (!\data|attack_three|p_qa_control|Equal0~1_combout\ & (\data|attack_three|p_qa_control|Equal0~0_combout\ & (!\data|attack_three|add_x|Add0~5_sumout\ & !\data|attack_three|add_x|Add0~1_sumout\))) ) ) ) # ( \data|attack_three|p_qa_control|goRight~q\ & ( 
-- !\data|attack_three|p_qa_control|goRight~0_combout\ & ( (!\data|attack_three|p_qa_control|Equal0~1_combout\) # ((!\data|attack_three|p_qa_control|Equal0~0_combout\) # ((\data|attack_three|add_x|Add0~1_sumout\) # (\data|attack_three|add_x|Add0~5_sumout\))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011111111111100100000000000001110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|p_qa_control|ALT_INV_Equal0~1_combout\,
	datab => \data|attack_three|p_qa_control|ALT_INV_Equal0~0_combout\,
	datac => \data|attack_three|add_x|ALT_INV_Add0~5_sumout\,
	datad => \data|attack_three|add_x|ALT_INV_Add0~1_sumout\,
	datae => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	dataf => \data|attack_three|p_qa_control|ALT_INV_goRight~0_combout\,
	combout => \data|attack_three|p_qa_control|goRight~1_combout\);

-- Location: FF_X8_Y33_N44
\data|attack_three|p_qa_control|goRight\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa_control|goRight~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa_control|goRight~q\);

-- Location: LABCELL_X7_Y33_N54
\data|attack_three|p_qa|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|p_qa|Add0~1_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(8) ) + ( !\data|attack_three|p_qa_control|goRight~q\ ) + ( \data|attack_three|p_qa|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|p_qa_control|ALT_INV_goRight~q\,
	datad => \data|attack_three|p_qa|ALT_INV_out_x\(8),
	cin => \data|attack_three|p_qa|Add0~6\,
	sumout => \data|attack_three|p_qa|Add0~1_sumout\);

-- Location: FF_X7_Y33_N56
\data|attack_three|p_qa|out_x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|p_qa|Add0~1_sumout\,
	sclr => \data|attack_three|p_qa|always0~0_combout\,
	ena => \data|attack_three|p_qa|out_x[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|p_qa|out_x\(8));

-- Location: LABCELL_X7_Y33_N24
\data|attack_three|add_x|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|add_x|Add0~1_sumout\ = SUM(( \data|attack_three|p_qa|out_x\(8) ) + ( GND ) + ( \data|attack_three|add_x|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|p_qa|ALT_INV_out_x\(8),
	cin => \data|attack_three|add_x|Add0~6\,
	sumout => \data|attack_three|add_x|Add0~1_sumout\);

-- Location: MLABCELL_X8_Y33_N0
\data|attack_three|draw_t_pika|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~13_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(0) ) + ( \data|attack_three|add_x|Add0~13_sumout\ ) + ( !VCC ))
-- \data|attack_three|draw_t_pika|Add0~14\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(0) ) + ( \data|attack_three|add_x|Add0~13_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|add_x|ALT_INV_Add0~13_sumout\,
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(0),
	cin => GND,
	sumout => \data|attack_three|draw_t_pika|Add0~13_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~14\);

-- Location: MLABCELL_X8_Y33_N3
\data|attack_three|draw_t_pika|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~17_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(1) ) + ( \data|attack_three|add_x|Add0~17_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~14\ ))
-- \data|attack_three|draw_t_pika|Add0~18\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(1) ) + ( \data|attack_three|add_x|Add0~17_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|add_x|ALT_INV_Add0~17_sumout\,
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(1),
	cin => \data|attack_three|draw_t_pika|Add0~14\,
	sumout => \data|attack_three|draw_t_pika|Add0~17_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~18\);

-- Location: MLABCELL_X8_Y33_N6
\data|attack_three|draw_t_pika|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~21_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(2) ) + ( \data|attack_three|add_x|Add0~21_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~18\ ))
-- \data|attack_three|draw_t_pika|Add0~22\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(2) ) + ( \data|attack_three|add_x|Add0~21_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|add_x|ALT_INV_Add0~21_sumout\,
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(2),
	cin => \data|attack_three|draw_t_pika|Add0~18\,
	sumout => \data|attack_three|draw_t_pika|Add0~21_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~22\);

-- Location: MLABCELL_X8_Y33_N9
\data|attack_three|draw_t_pika|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~25_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(3) ) + ( \data|attack_three|add_x|Add0~25_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~22\ ))
-- \data|attack_three|draw_t_pika|Add0~26\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(3) ) + ( \data|attack_three|add_x|Add0~25_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|add_x|ALT_INV_Add0~25_sumout\,
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(3),
	cin => \data|attack_three|draw_t_pika|Add0~22\,
	sumout => \data|attack_three|draw_t_pika|Add0~25_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~26\);

-- Location: MLABCELL_X8_Y33_N12
\data|attack_three|draw_t_pika|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~29_sumout\ = SUM(( \data|attack_three|add_x|Add0~29_sumout\ ) + ( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4) ) + ( \data|attack_three|draw_t_pika|Add0~26\ ))
-- \data|attack_three|draw_t_pika|Add0~30\ = CARRY(( \data|attack_three|add_x|Add0~29_sumout\ ) + ( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(4) ) + ( \data|attack_three|draw_t_pika|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(4),
	datad => \data|attack_three|add_x|ALT_INV_Add0~29_sumout\,
	cin => \data|attack_three|draw_t_pika|Add0~26\,
	sumout => \data|attack_three|draw_t_pika|Add0~29_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~30\);

-- Location: MLABCELL_X8_Y33_N15
\data|attack_three|draw_t_pika|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~33_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5) ) + ( \data|attack_three|add_x|Add0~33_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~30\ ))
-- \data|attack_three|draw_t_pika|Add0~34\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(5) ) + ( \data|attack_three|add_x|Add0~33_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|attack_three|add_x|ALT_INV_Add0~33_sumout\,
	datad => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(5),
	cin => \data|attack_three|draw_t_pika|Add0~30\,
	sumout => \data|attack_three|draw_t_pika|Add0~33_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~34\);

-- Location: MLABCELL_X8_Y33_N18
\data|attack_three|draw_t_pika|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~9_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(6) ) + ( \data|attack_three|add_x|Add0~9_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~34\ ))
-- \data|attack_three|draw_t_pika|Add0~10\ = CARRY(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(6) ) + ( \data|attack_three|add_x|Add0~9_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|add_x|ALT_INV_Add0~9_sumout\,
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(6),
	cin => \data|attack_three|draw_t_pika|Add0~34\,
	sumout => \data|attack_three|draw_t_pika|Add0~9_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~10\);

-- Location: MLABCELL_X8_Y33_N21
\data|attack_three|draw_t_pika|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~5_sumout\ = SUM(( \data|attack_three|add_x|Add0~5_sumout\ ) + ( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(7) ) + ( \data|attack_three|draw_t_pika|Add0~10\ ))
-- \data|attack_three|draw_t_pika|Add0~6\ = CARRY(( \data|attack_three|add_x|Add0~5_sumout\ ) + ( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(7) ) + ( \data|attack_three|draw_t_pika|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(7),
	datad => \data|attack_three|add_x|ALT_INV_Add0~5_sumout\,
	cin => \data|attack_three|draw_t_pika|Add0~10\,
	sumout => \data|attack_three|draw_t_pika|Add0~5_sumout\,
	cout => \data|attack_three|draw_t_pika|Add0~6\);

-- Location: MLABCELL_X8_Y33_N24
\data|attack_three|draw_t_pika|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|Add0~1_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCountX_Y|out_x\(8) ) + ( \data|attack_three|add_x|Add0~1_sumout\ ) + ( \data|attack_three|draw_t_pika|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_three|add_x|ALT_INV_Add0~1_sumout\,
	datac => \data|attack_three|draw_t_pika|testCountX_Y|ALT_INV_out_x\(8),
	cin => \data|attack_three|draw_t_pika|Add0~6\,
	sumout => \data|attack_three|draw_t_pika|Add0~1_sumout\);

-- Location: LABCELL_X13_Y32_N18
\data|x|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~2_combout\ = ( \data|attack_three|draw_t_pika|Add0~1_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add0~1_sumout\)) # (\control|WideOr63~combout\ & 
-- ((\data|attack_two|S_tb|Add0~1_sumout\))) ) ) ) # ( !\data|attack_three|draw_t_pika|Add0~1_sumout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add0~1_sumout\)) # (\control|WideOr63~combout\ & 
-- ((\data|attack_two|S_tb|Add0~1_sumout\))) ) ) ) # ( \data|attack_three|draw_t_pika|Add0~1_sumout\ & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\) # (\data|x|Mux0~1_combout\) ) ) ) # ( !\data|attack_three|draw_t_pika|Add0~1_sumout\ & ( 
-- !\data|x|Mux1~2_combout\ & ( (\control|WideOr63~combout\ & \data|x|Mux0~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~1_sumout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|x|ALT_INV_Mux0~1_combout\,
	datad => \data|attack_two|S_tb|ALT_INV_Add0~1_sumout\,
	datae => \data|attack_three|draw_t_pika|ALT_INV_Add0~1_sumout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|x|Mux0~2_combout\);

-- Location: LABCELL_X13_Y32_N24
\data|x|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~3_combout\ = ( \data|team_menu|Add0~1_sumout\ & ( \data|x|Mux0~2_combout\ & ( ((!\data|x|Mux1~4_combout\ & ((\data|x|Mux0~0_combout\))) # (\data|x|Mux1~4_combout\ & (\data|meowth_damage|d_control|out_x\(8)))) # (\data|x|Mux1~3_combout\) ) ) ) 
-- # ( !\data|team_menu|Add0~1_sumout\ & ( \data|x|Mux0~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\ & ((\data|x|Mux0~0_combout\))) # (\data|x|Mux1~4_combout\ & (\data|meowth_damage|d_control|out_x\(8))))) # (\data|x|Mux1~3_combout\ 
-- & (((!\data|x|Mux1~4_combout\)))) ) ) ) # ( \data|team_menu|Add0~1_sumout\ & ( !\data|x|Mux0~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\ & ((\data|x|Mux0~0_combout\))) # (\data|x|Mux1~4_combout\ & 
-- (\data|meowth_damage|d_control|out_x\(8))))) # (\data|x|Mux1~3_combout\ & (((\data|x|Mux1~4_combout\)))) ) ) ) # ( !\data|team_menu|Add0~1_sumout\ & ( !\data|x|Mux0~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\ & 
-- ((\data|x|Mux0~0_combout\))) # (\data|x|Mux1~4_combout\ & (\data|meowth_damage|d_control|out_x\(8))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(8),
	datab => \data|x|ALT_INV_Mux0~0_combout\,
	datac => \data|x|ALT_INV_Mux1~3_combout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|team_menu|ALT_INV_Add0~1_sumout\,
	dataf => \data|x|ALT_INV_Mux0~2_combout\,
	combout => \data|x|Mux0~3_combout\);

-- Location: LABCELL_X13_Y32_N45
\data|x|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux0~6_combout\ = ( \control|WideOr60~combout\ & ( \data|x|Mux0~3_combout\ & ( (!\control|WideOr61~combout\ & ((\data|x|Mux0~4_combout\))) # (\control|WideOr61~combout\ & (\data|x|Mux0~5_combout\)) ) ) ) # ( !\control|WideOr60~combout\ & ( 
-- \data|x|Mux0~3_combout\ ) ) # ( \control|WideOr60~combout\ & ( !\data|x|Mux0~3_combout\ & ( (!\control|WideOr61~combout\ & ((\data|x|Mux0~4_combout\))) # (\control|WideOr61~combout\ & (\data|x|Mux0~5_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101111111111111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr61~combout\,
	datab => \data|x|ALT_INV_Mux0~5_combout\,
	datac => \data|x|ALT_INV_Mux0~4_combout\,
	datae => \control|ALT_INV_WideOr60~combout\,
	dataf => \data|x|ALT_INV_Mux0~3_combout\,
	combout => \data|x|Mux0~6_combout\);

-- Location: FF_X22_Y34_N52
\data|trainer|testCountX_Y|out_x[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~5_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y34_N6
\data|x|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~7_combout\ = ( \data|pika_damage|d_control|out_x\(7) & ( \data|enemy_attack|draw_meowth|Add0~5_sumout\ & ( (!\control|WideOr63~combout\) # ((!\control|WideOr62~combout\ & ((\data|Menu|Add0~5_sumout\))) # (\control|WideOr62~combout\ & 
-- (\data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\))) ) ) ) # ( !\data|pika_damage|d_control|out_x\(7) & ( \data|enemy_attack|draw_meowth|Add0~5_sumout\ & ( (!\control|WideOr63~combout\ & (((!\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & 
-- ((!\control|WideOr62~combout\ & ((\data|Menu|Add0~5_sumout\))) # (\control|WideOr62~combout\ & (\data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\)))) ) ) ) # ( \data|pika_damage|d_control|out_x\(7) & ( !\data|enemy_attack|draw_meowth|Add0~5_sumout\ & ( 
-- (!\control|WideOr63~combout\ & (((\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & ((\data|Menu|Add0~5_sumout\))) # (\control|WideOr62~combout\ & (\data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\data|pika_damage|d_control|out_x\(7) & ( !\data|enemy_attack|draw_meowth|Add0~5_sumout\ & ( (\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & ((\data|Menu|Add0~5_sumout\))) # (\control|WideOr62~combout\ & 
-- (\data|trainer|testCountX_Y|out_x[7]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101000000111111010111110011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_x[7]~DUPLICATE_q\,
	datab => \data|Menu|ALT_INV_Add0~5_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|pika_damage|d_control|ALT_INV_out_x\(7),
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add0~5_sumout\,
	combout => \data|x|Mux1~7_combout\);

-- Location: LABCELL_X19_Y35_N24
\data|x|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~8_combout\ = ( \control|WideOr62~combout\ & ( \data|attack_one|draw_pika|Add0~5_sumout\ & ( (\data|meowth_HP|testCountX_Y|out_x\(7)) # (\control|WideOr63~combout\) ) ) ) # ( !\control|WideOr62~combout\ & ( 
-- \data|attack_one|draw_pika|Add0~5_sumout\ & ( (!\control|WideOr63~combout\ & (\data|team_rocket|Add0~5_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add0~5_sumout\))) ) ) ) # ( \control|WideOr62~combout\ & ( 
-- !\data|attack_one|draw_pika|Add0~5_sumout\ & ( (!\control|WideOr63~combout\ & \data|meowth_HP|testCountX_Y|out_x\(7)) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|attack_one|draw_pika|Add0~5_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (\data|team_rocket|Add0~5_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add0~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|team_rocket|ALT_INV_Add0~5_sumout\,
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(7),
	datad => \data|pikachu_HP|ALT_INV_Add0~5_sumout\,
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add0~5_sumout\,
	combout => \data|x|Mux1~8_combout\);

-- Location: LABCELL_X11_Y33_N30
\data|x|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~10_combout\ = ( \control|WideOr63~combout\ & ( \data|attack_two|M_tb|Add0~5_sumout\ & ( (!\data|x|Mux1~0_combout\ & ((!\data|attack_two|L_tb|Add0~5_sumout\) # ((!\data|x|Mux1~1_combout\)))) # (\data|x|Mux1~0_combout\ & 
-- (((!\data|attack_two|tb_pika|Add0~5_sumout\ & !\data|x|Mux1~1_combout\)))) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|attack_two|M_tb|Add0~5_sumout\ & ( (!\data|x|Mux1~0_combout\ & ((!\data|attack_two|L_tb|Add0~5_sumout\) # 
-- ((!\data|x|Mux1~1_combout\)))) # (\data|x|Mux1~0_combout\ & (((!\data|attack_two|tb_pika|Add0~5_sumout\) # (\data|x|Mux1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001010111100000000000000001111110010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|ALT_INV_Add0~5_sumout\,
	datab => \data|attack_two|tb_pika|ALT_INV_Add0~5_sumout\,
	datac => \data|x|ALT_INV_Mux1~0_combout\,
	datad => \data|x|ALT_INV_Mux1~1_combout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|attack_two|M_tb|ALT_INV_Add0~5_sumout\,
	combout => \data|x|Mux1~10_combout\);

-- Location: LABCELL_X19_Y32_N36
\data|x|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~5_combout\ = ( \control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(7) & ( (!\control|WideOr63~combout\) # (\data|clear_screen|out_x\(7)) ) ) ) # ( !\control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(7) & ( 
-- (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_x\(7))) # (\control|WideOr63~combout\ & ((\data|win|testCountX_Y|out_x\(7)))) ) ) ) # ( \control|WideOr62~combout\ & ( !\data|title|testCountX_Y|out_x\(7) & ( (\data|clear_screen|out_x\(7) & 
-- \control|WideOr63~combout\) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|title|testCountX_Y|out_x\(7) & ( (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_x\(7))) # (\control|WideOr63~combout\ & ((\data|win|testCountX_Y|out_x\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111000000000101010100110011000011111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_x\(7),
	datab => \data|lose|testCountX_Y|ALT_INV_out_x\(7),
	datac => \data|win|testCountX_Y|ALT_INV_out_x\(7),
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|title|testCountX_Y|ALT_INV_out_x\(7),
	combout => \data|x|Mux1~5_combout\);

-- Location: LABCELL_X10_Y31_N57
\data|x|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~11_combout\ = ( !\data|team_menu|Add0~5_sumout\ & ( \data|x|Mux1~3_combout\ & ( \data|x|Mux1~4_combout\ ) ) ) # ( \data|team_menu|Add0~5_sumout\ & ( !\data|x|Mux1~3_combout\ & ( (!\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~5_combout\))) # 
-- (\data|x|Mux1~4_combout\ & (!\data|meowth_damage|d_control|out_x\(7))) ) ) ) # ( !\data|team_menu|Add0~5_sumout\ & ( !\data|x|Mux1~3_combout\ & ( (!\data|x|Mux1~4_combout\ & ((!\data|x|Mux1~5_combout\))) # (\data|x|Mux1~4_combout\ & 
-- (!\data|meowth_damage|d_control|out_x\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010101010111100001010101000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(7),
	datac => \data|x|ALT_INV_Mux1~5_combout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|team_menu|ALT_INV_Add0~5_sumout\,
	dataf => \data|x|ALT_INV_Mux1~3_combout\,
	combout => \data|x|Mux1~11_combout\);

-- Location: LABCELL_X12_Y33_N6
\data|x|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~12_combout\ = ( !\data|x|Mux1~4_combout\ & ( \data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\ & ((!\data|attack_three|draw_hurt_meowth|Add0~5_sumout\))) # (\control|WideOr63~combout\ & (!\data|attack_two|S_tb|Add0~5_sumout\)) ) ) ) # 
-- ( !\data|x|Mux1~4_combout\ & ( !\data|x|Mux1~2_combout\ & ( (!\control|WideOr63~combout\) # (\data|x|Mux1~10_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000000000000000011111100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~10_combout\,
	datab => \data|attack_two|S_tb|ALT_INV_Add0~5_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~5_sumout\,
	datae => \data|x|ALT_INV_Mux1~4_combout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|x|Mux1~12_combout\);

-- Location: LABCELL_X12_Y33_N42
\data|x|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~6_combout\ = ( \data|x|Mux1~2_combout\ & ( \data|x|Mux1~12_combout\ & ( (!\data|x|Mux1~11_combout\ & !\data|x|Mux1~3_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( \data|x|Mux1~12_combout\ & ( (!\data|x|Mux1~11_combout\ & 
-- ((!\data|x|Mux1~3_combout\) # ((!\data|x|Mux1~10_combout\ & \data|attack_three|draw_t_pika|Add0~5_sumout\)))) ) ) ) # ( \data|x|Mux1~2_combout\ & ( !\data|x|Mux1~12_combout\ & ( !\data|x|Mux1~11_combout\ ) ) ) # ( !\data|x|Mux1~2_combout\ & ( 
-- !\data|x|Mux1~12_combout\ & ( !\data|x|Mux1~11_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011000000110010001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~10_combout\,
	datab => \data|x|ALT_INV_Mux1~11_combout\,
	datac => \data|x|ALT_INV_Mux1~3_combout\,
	datad => \data|attack_three|draw_t_pika|ALT_INV_Add0~5_sumout\,
	datae => \data|x|ALT_INV_Mux1~2_combout\,
	dataf => \data|x|ALT_INV_Mux1~12_combout\,
	combout => \data|x|Mux1~6_combout\);

-- Location: LABCELL_X12_Y33_N0
\data|x|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux1~9_combout\ = ( \data|x|Mux1~8_combout\ & ( \data|x|Mux1~6_combout\ & ( ((!\control|WideOr60~combout\) # (\data|x|Mux1~7_combout\)) # (\control|WideOr61~combout\) ) ) ) # ( !\data|x|Mux1~8_combout\ & ( \data|x|Mux1~6_combout\ & ( 
-- (!\control|WideOr60~combout\) # ((!\control|WideOr61~combout\ & \data|x|Mux1~7_combout\)) ) ) ) # ( \data|x|Mux1~8_combout\ & ( !\data|x|Mux1~6_combout\ & ( (\control|WideOr60~combout\ & ((\data|x|Mux1~7_combout\) # (\control|WideOr61~combout\))) ) ) ) # 
-- ( !\data|x|Mux1~8_combout\ & ( !\data|x|Mux1~6_combout\ & ( (!\control|WideOr61~combout\ & (\control|WideOr60~combout\ & \data|x|Mux1~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000100110001001111001110110011101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr61~combout\,
	datab => \control|ALT_INV_WideOr60~combout\,
	datac => \data|x|ALT_INV_Mux1~7_combout\,
	datae => \data|x|ALT_INV_Mux1~8_combout\,
	dataf => \data|x|ALT_INV_Mux1~6_combout\,
	combout => \data|x|Mux1~9_combout\);

-- Location: FF_X25_Y31_N19
\data|pika_damage|d_control|out_x[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pika_damage|d_control|Add0~9_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|pika_damage|d_control|out_x[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pika_damage|d_control|out_x[6]~DUPLICATE_q\);

-- Location: FF_X22_Y34_N49
\data|trainer|testCountX_Y|out_x[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCountX_Y|Add1~9_sumout\,
	sclr => \data|trainer|testCountX_Y|out_x[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\);

-- Location: LABCELL_X23_Y34_N24
\data|x|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~2_combout\ = ( \data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\ & ( \data|enemy_attack|draw_meowth|Add0~9_sumout\ & ( (!\control|WideOr63~combout\ & (((!\control|WideOr62~combout\)) # (\data|pika_damage|d_control|out_x[6]~DUPLICATE_q\))) # 
-- (\control|WideOr63~combout\ & (((\control|WideOr62~combout\) # (\data|Menu|Add0~9_sumout\)))) ) ) ) # ( !\data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\ & ( \data|enemy_attack|draw_meowth|Add0~9_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (((!\control|WideOr62~combout\)) # (\data|pika_damage|d_control|out_x[6]~DUPLICATE_q\))) # (\control|WideOr63~combout\ & (((\data|Menu|Add0~9_sumout\ & !\control|WideOr62~combout\)))) ) ) ) # ( \data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\ & ( 
-- !\data|enemy_attack|draw_meowth|Add0~9_sumout\ & ( (!\control|WideOr63~combout\ & (\data|pika_damage|d_control|out_x[6]~DUPLICATE_q\ & ((\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & (((\control|WideOr62~combout\) # 
-- (\data|Menu|Add0~9_sumout\)))) ) ) ) # ( !\data|trainer|testCountX_Y|out_x[6]~DUPLICATE_q\ & ( !\data|enemy_attack|draw_meowth|Add0~9_sumout\ & ( (!\control|WideOr63~combout\ & (\data|pika_damage|d_control|out_x[6]~DUPLICATE_q\ & 
-- ((\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & (((\data|Menu|Add0~9_sumout\ & !\control|WideOr62~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x[6]~DUPLICATE_q\,
	datab => \data|Menu|ALT_INV_Add0~9_sumout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|trainer|testCountX_Y|ALT_INV_out_x[6]~DUPLICATE_q\,
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add0~9_sumout\,
	combout => \data|x|Mux2~2_combout\);

-- Location: LABCELL_X13_Y33_N12
\data|x|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~3_combout\ = ( \data|team_rocket|Add0~9_sumout\ & ( \data|attack_one|draw_pika|Add0~9_sumout\ & ( (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\) # (\data|pikachu_HP|Add0~9_sumout\)))) # (\control|WideOr62~combout\ & 
-- (((\control|WideOr63~combout\)) # (\data|meowth_HP|testCountX_Y|out_x\(6)))) ) ) ) # ( !\data|team_rocket|Add0~9_sumout\ & ( \data|attack_one|draw_pika|Add0~9_sumout\ & ( (!\control|WideOr62~combout\ & (((\control|WideOr63~combout\ & 
-- \data|pikachu_HP|Add0~9_sumout\)))) # (\control|WideOr62~combout\ & (((\control|WideOr63~combout\)) # (\data|meowth_HP|testCountX_Y|out_x\(6)))) ) ) ) # ( \data|team_rocket|Add0~9_sumout\ & ( !\data|attack_one|draw_pika|Add0~9_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (((!\control|WideOr63~combout\) # (\data|pikachu_HP|Add0~9_sumout\)))) # (\control|WideOr62~combout\ & (\data|meowth_HP|testCountX_Y|out_x\(6) & (!\control|WideOr63~combout\))) ) ) ) # ( !\data|team_rocket|Add0~9_sumout\ & ( 
-- !\data|attack_one|draw_pika|Add0~9_sumout\ & ( (!\control|WideOr62~combout\ & (((\control|WideOr63~combout\ & \data|pikachu_HP|Add0~9_sumout\)))) # (\control|WideOr62~combout\ & (\data|meowth_HP|testCountX_Y|out_x\(6) & (!\control|WideOr63~combout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~combout\,
	datab => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(6),
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|pikachu_HP|ALT_INV_Add0~9_sumout\,
	datae => \data|team_rocket|ALT_INV_Add0~9_sumout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add0~9_sumout\,
	combout => \data|x|Mux2~3_combout\);

-- Location: MLABCELL_X8_Y34_N57
\data|x|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~5_combout\ = ( \data|attack_two|L_tb|Add0~9_sumout\ & ( \control|WideOr63~combout\ & ( (!\data|x|Mux1~1_combout\ & ((!\data|attack_two|tb_pika|Add0~9_sumout\) # ((!\data|x|Mux1~0_combout\)))) # (\data|x|Mux1~1_combout\ & 
-- (((!\data|attack_two|M_tb|Add0~9_sumout\ & \data|x|Mux1~0_combout\)))) ) ) ) # ( !\data|attack_two|L_tb|Add0~9_sumout\ & ( \control|WideOr63~combout\ & ( (!\data|x|Mux1~0_combout\) # ((!\data|x|Mux1~1_combout\ & (!\data|attack_two|tb_pika|Add0~9_sumout\)) 
-- # (\data|x|Mux1~1_combout\ & ((!\data|attack_two|M_tb|Add0~9_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111110110001010101011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~1_combout\,
	datab => \data|attack_two|tb_pika|ALT_INV_Add0~9_sumout\,
	datac => \data|attack_two|M_tb|ALT_INV_Add0~9_sumout\,
	datad => \data|x|ALT_INV_Mux1~0_combout\,
	datae => \data|attack_two|L_tb|ALT_INV_Add0~9_sumout\,
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|x|Mux2~5_combout\);

-- Location: FF_X9_Y34_N20
\data|meowth_damage|d_control|out_x[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~9_sumout\,
	asdata => \~GND~combout\,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x[6]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y32_N3
\data|x|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~0_combout\ = ( \data|lose|testCountX_Y|out_x\(6) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_x\(6)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_x\(6))) ) ) ) # ( 
-- !\data|lose|testCountX_Y|out_x\(6) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_x\(6)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_x\(6))) ) ) ) # ( \data|lose|testCountX_Y|out_x\(6) & ( 
-- !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\) # (\data|win|testCountX_Y|out_x\(6)) ) ) ) # ( !\data|lose|testCountX_Y|out_x\(6) & ( !\control|WideOr62~combout\ & ( (\control|WideOr63~combout\ & \data|win|testCountX_Y|out_x\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_x\(6),
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|win|testCountX_Y|ALT_INV_out_x\(6),
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(6),
	datae => \data|lose|testCountX_Y|ALT_INV_out_x\(6),
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|x|Mux2~0_combout\);

-- Location: LABCELL_X9_Y32_N30
\data|x|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~6_combout\ = ( \data|x|Mux2~0_combout\ & ( \data|x|Mux1~3_combout\ & ( (!\data|team_menu|Add0~9_sumout\ & \data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux2~0_combout\ & ( \data|x|Mux1~3_combout\ & ( (!\data|team_menu|Add0~9_sumout\ & 
-- \data|x|Mux1~4_combout\) ) ) ) # ( \data|x|Mux2~0_combout\ & ( !\data|x|Mux1~3_combout\ & ( (!\data|meowth_damage|d_control|out_x[6]~DUPLICATE_q\ & \data|x|Mux1~4_combout\) ) ) ) # ( !\data|x|Mux2~0_combout\ & ( !\data|x|Mux1~3_combout\ & ( 
-- (!\data|meowth_damage|d_control|out_x[6]~DUPLICATE_q\) # (!\data|x|Mux1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000000001111000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_menu|ALT_INV_Add0~9_sumout\,
	datac => \data|meowth_damage|d_control|ALT_INV_out_x[6]~DUPLICATE_q\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|x|ALT_INV_Mux2~0_combout\,
	dataf => \data|x|ALT_INV_Mux1~3_combout\,
	combout => \data|x|Mux2~6_combout\);

-- Location: LABCELL_X11_Y31_N42
\data|x|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~7_combout\ = ( \data|x|Mux2~5_combout\ & ( \data|x|Mux1~2_combout\ & ( (!\data|x|Mux1~4_combout\ & ((!\control|WideOr63~combout\ & ((!\data|attack_three|draw_hurt_meowth|Add0~9_sumout\))) # (\control|WideOr63~combout\ & 
-- (!\data|attack_two|S_tb|Add0~9_sumout\)))) ) ) ) # ( !\data|x|Mux2~5_combout\ & ( \data|x|Mux1~2_combout\ & ( (!\data|x|Mux1~4_combout\ & ((!\control|WideOr63~combout\ & ((!\data|attack_three|draw_hurt_meowth|Add0~9_sumout\))) # 
-- (\control|WideOr63~combout\ & (!\data|attack_two|S_tb|Add0~9_sumout\)))) ) ) ) # ( \data|x|Mux2~5_combout\ & ( !\data|x|Mux1~2_combout\ & ( !\data|x|Mux1~4_combout\ ) ) ) # ( !\data|x|Mux2~5_combout\ & ( !\data|x|Mux1~2_combout\ & ( 
-- (!\control|WideOr63~combout\ & !\data|x|Mux1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000111111110000000011100010000000001110001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|ALT_INV_Add0~9_sumout\,
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~9_sumout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|x|ALT_INV_Mux2~5_combout\,
	dataf => \data|x|ALT_INV_Mux1~2_combout\,
	combout => \data|x|Mux2~7_combout\);

-- Location: LABCELL_X11_Y31_N51
\data|x|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~1_combout\ = ( \data|x|Mux1~2_combout\ & ( \data|x|Mux2~7_combout\ & ( (!\data|x|Mux1~3_combout\ & !\data|x|Mux2~6_combout\) ) ) ) # ( !\data|x|Mux1~2_combout\ & ( \data|x|Mux2~7_combout\ & ( (!\data|x|Mux2~6_combout\ & 
-- ((!\data|x|Mux1~3_combout\) # ((\data|attack_three|draw_t_pika|Add0~9_sumout\ & !\data|x|Mux2~5_combout\)))) ) ) ) # ( \data|x|Mux1~2_combout\ & ( !\data|x|Mux2~7_combout\ & ( !\data|x|Mux2~6_combout\ ) ) ) # ( !\data|x|Mux1~2_combout\ & ( 
-- !\data|x|Mux2~7_combout\ & ( !\data|x|Mux2~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011011100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|ALT_INV_Add0~9_sumout\,
	datab => \data|x|ALT_INV_Mux1~3_combout\,
	datac => \data|x|ALT_INV_Mux2~5_combout\,
	datad => \data|x|ALT_INV_Mux2~6_combout\,
	datae => \data|x|ALT_INV_Mux1~2_combout\,
	dataf => \data|x|ALT_INV_Mux2~7_combout\,
	combout => \data|x|Mux2~1_combout\);

-- Location: LABCELL_X11_Y31_N6
\data|x|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux2~4_combout\ = ( \data|x|Mux2~3_combout\ & ( \data|x|Mux2~1_combout\ & ( ((!\control|WideOr60~combout\) # (\data|x|Mux2~2_combout\)) # (\control|WideOr61~combout\) ) ) ) # ( !\data|x|Mux2~3_combout\ & ( \data|x|Mux2~1_combout\ & ( 
-- (!\control|WideOr60~combout\) # ((!\control|WideOr61~combout\ & \data|x|Mux2~2_combout\)) ) ) ) # ( \data|x|Mux2~3_combout\ & ( !\data|x|Mux2~1_combout\ & ( (\control|WideOr60~combout\ & ((\data|x|Mux2~2_combout\) # (\control|WideOr61~combout\))) ) ) ) # 
-- ( !\data|x|Mux2~3_combout\ & ( !\data|x|Mux2~1_combout\ & ( (!\control|WideOr61~combout\ & (\data|x|Mux2~2_combout\ & \control|WideOr60~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111110010111100101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr61~combout\,
	datab => \data|x|ALT_INV_Mux2~2_combout\,
	datac => \control|ALT_INV_WideOr60~combout\,
	datae => \data|x|ALT_INV_Mux2~3_combout\,
	dataf => \data|x|ALT_INV_Mux2~1_combout\,
	combout => \data|x|Mux2~4_combout\);

-- Location: LABCELL_X12_Y31_N0
\VGA|user_input_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~17_sumout\ = SUM(( !\data|x|Mux2~4_combout\ $ (!\data|y|Mux7~4_combout\) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~18\ = CARRY(( !\data|x|Mux2~4_combout\ $ (!\data|y|Mux7~4_combout\) ) + ( !VCC ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~19\ = SHARE((\data|x|Mux2~4_combout\ & \data|y|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux2~4_combout\,
	datad => \data|y|ALT_INV_Mux7~4_combout\,
	cin => GND,
	sharein => GND,
	sumout => \VGA|user_input_translator|Add1~17_sumout\,
	cout => \VGA|user_input_translator|Add1~18\,
	shareout => \VGA|user_input_translator|Add1~19\);

-- Location: LABCELL_X12_Y31_N3
\VGA|user_input_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~21_sumout\ = SUM(( !\data|y|Mux6~4_combout\ $ (!\data|x|Mux1~9_combout\) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~22\ = CARRY(( !\data|y|Mux6~4_combout\ $ (!\data|x|Mux1~9_combout\) ) + ( \VGA|user_input_translator|Add1~19\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~23\ = SHARE((\data|y|Mux6~4_combout\ & \data|x|Mux1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \data|y|ALT_INV_Mux6~4_combout\,
	datad => \data|x|ALT_INV_Mux1~9_combout\,
	cin => \VGA|user_input_translator|Add1~18\,
	sharein => \VGA|user_input_translator|Add1~19\,
	sumout => \VGA|user_input_translator|Add1~21_sumout\,
	cout => \VGA|user_input_translator|Add1~22\,
	shareout => \VGA|user_input_translator|Add1~23\);

-- Location: LABCELL_X12_Y31_N6
\VGA|user_input_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~25_sumout\ = SUM(( !\data|y|Mux7~4_combout\ $ (!\data|x|Mux0~6_combout\ $ (\data|y|Mux5~4_combout\)) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~26\ = CARRY(( !\data|y|Mux7~4_combout\ $ (!\data|x|Mux0~6_combout\ $ (\data|y|Mux5~4_combout\)) ) + ( \VGA|user_input_translator|Add1~23\ ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~27\ = SHARE((!\data|y|Mux7~4_combout\ & (\data|x|Mux0~6_combout\ & \data|y|Mux5~4_combout\)) # (\data|y|Mux7~4_combout\ & ((\data|y|Mux5~4_combout\) # (\data|x|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|y|ALT_INV_Mux7~4_combout\,
	datac => \data|x|ALT_INV_Mux0~6_combout\,
	datad => \data|y|ALT_INV_Mux5~4_combout\,
	cin => \VGA|user_input_translator|Add1~22\,
	sharein => \VGA|user_input_translator|Add1~23\,
	sumout => \VGA|user_input_translator|Add1~25_sumout\,
	cout => \VGA|user_input_translator|Add1~26\,
	shareout => \VGA|user_input_translator|Add1~27\);

-- Location: LABCELL_X12_Y31_N9
\VGA|user_input_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~29_sumout\ = SUM(( !\data|y|Mux6~4_combout\ $ (!\data|y|Mux4~4_combout\) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~30\ = CARRY(( !\data|y|Mux6~4_combout\ $ (!\data|y|Mux4~4_combout\) ) + ( \VGA|user_input_translator|Add1~27\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~31\ = SHARE((\data|y|Mux6~4_combout\ & \data|y|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux6~4_combout\,
	datad => \data|y|ALT_INV_Mux4~4_combout\,
	cin => \VGA|user_input_translator|Add1~26\,
	sharein => \VGA|user_input_translator|Add1~27\,
	sumout => \VGA|user_input_translator|Add1~29_sumout\,
	cout => \VGA|user_input_translator|Add1~30\,
	shareout => \VGA|user_input_translator|Add1~31\);

-- Location: LABCELL_X12_Y31_N12
\VGA|user_input_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~33_sumout\ = SUM(( !\data|y|Mux3~7_combout\ $ (!\data|y|Mux5~4_combout\) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~34\ = CARRY(( !\data|y|Mux3~7_combout\ $ (!\data|y|Mux5~4_combout\) ) + ( \VGA|user_input_translator|Add1~31\ ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~35\ = SHARE((\data|y|Mux3~7_combout\ & \data|y|Mux5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|y|ALT_INV_Mux3~7_combout\,
	datad => \data|y|ALT_INV_Mux5~4_combout\,
	cin => \VGA|user_input_translator|Add1~30\,
	sharein => \VGA|user_input_translator|Add1~31\,
	sumout => \VGA|user_input_translator|Add1~33_sumout\,
	cout => \VGA|user_input_translator|Add1~34\,
	shareout => \VGA|user_input_translator|Add1~35\);

-- Location: LABCELL_X12_Y31_N15
\VGA|user_input_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~37_sumout\ = SUM(( !\data|y|Mux2~7_combout\ $ (!\data|y|Mux4~4_combout\) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~38\ = CARRY(( !\data|y|Mux2~7_combout\ $ (!\data|y|Mux4~4_combout\) ) + ( \VGA|user_input_translator|Add1~35\ ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~39\ = SHARE((\data|y|Mux2~7_combout\ & \data|y|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux2~7_combout\,
	datad => \data|y|ALT_INV_Mux4~4_combout\,
	cin => \VGA|user_input_translator|Add1~34\,
	sharein => \VGA|user_input_translator|Add1~35\,
	sumout => \VGA|user_input_translator|Add1~37_sumout\,
	cout => \VGA|user_input_translator|Add1~38\,
	shareout => \VGA|user_input_translator|Add1~39\);

-- Location: LABCELL_X12_Y31_N18
\VGA|user_input_translator|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~41_sumout\ = SUM(( !\data|y|Mux3~7_combout\ $ (!\data|y|Mux1~7_combout\) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~42\ = CARRY(( !\data|y|Mux3~7_combout\ $ (!\data|y|Mux1~7_combout\) ) + ( \VGA|user_input_translator|Add1~39\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~43\ = SHARE((\data|y|Mux3~7_combout\ & \data|y|Mux1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000011001100000000000000000011001111001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|y|ALT_INV_Mux3~7_combout\,
	datad => \data|y|ALT_INV_Mux1~7_combout\,
	cin => \VGA|user_input_translator|Add1~38\,
	sharein => \VGA|user_input_translator|Add1~39\,
	sumout => \VGA|user_input_translator|Add1~41_sumout\,
	cout => \VGA|user_input_translator|Add1~42\,
	shareout => \VGA|user_input_translator|Add1~43\);

-- Location: LABCELL_X12_Y31_N21
\VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~1_sumout\ = SUM(( !\data|y|Mux2~7_combout\ $ (!\data|y|Mux0~7_combout\) ) + ( \VGA|user_input_translator|Add1~43\ ) + ( \VGA|user_input_translator|Add1~42\ ))
-- \VGA|user_input_translator|Add1~2\ = CARRY(( !\data|y|Mux2~7_combout\ $ (!\data|y|Mux0~7_combout\) ) + ( \VGA|user_input_translator|Add1~43\ ) + ( \VGA|user_input_translator|Add1~42\ ))
-- \VGA|user_input_translator|Add1~3\ = SHARE((\data|y|Mux2~7_combout\ & \data|y|Mux0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux2~7_combout\,
	datac => \data|y|ALT_INV_Mux0~7_combout\,
	cin => \VGA|user_input_translator|Add1~42\,
	sharein => \VGA|user_input_translator|Add1~43\,
	sumout => \VGA|user_input_translator|Add1~1_sumout\,
	cout => \VGA|user_input_translator|Add1~2\,
	shareout => \VGA|user_input_translator|Add1~3\);

-- Location: MLABCELL_X15_Y32_N51
\VGA|writeEn~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~3_combout\ = ( !\control|presentstate.calculate_dmg_m~q\ & ( !\control|presentstate.idle~q\ & ( (!\control|presentstate.m_qa~q\ & (!\control|presentstate.calculate_dmg~q\ & !\control|presentstate.p_vt~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.m_qa~q\,
	datac => \control|ALT_INV_presentstate.calculate_dmg~q\,
	datad => \control|ALT_INV_presentstate.p_vt~q\,
	datae => \control|ALT_INV_presentstate.calculate_dmg_m~q\,
	dataf => \control|ALT_INV_presentstate.idle~q\,
	combout => \VGA|writeEn~3_combout\);

-- Location: MLABCELL_X15_Y32_N54
\VGA|writeEn~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~4_combout\ = ( !\control|presentstate.idle_va_1~q\ & ( (\VGA|writeEn~3_combout\ & (!\control|presentstate.idle_va_2~q\ & (!\VGA|writeEn~2_combout\ & !\control|presentstate.done_va~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~3_combout\,
	datab => \control|ALT_INV_presentstate.idle_va_2~q\,
	datac => \VGA|ALT_INV_writeEn~2_combout\,
	datad => \control|ALT_INV_presentstate.done_va~q\,
	dataf => \control|ALT_INV_presentstate.idle_va_1~q\,
	combout => \VGA|writeEn~4_combout\);

-- Location: LABCELL_X13_Y31_N54
\VGA|writeEn~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~1_combout\ = ( !\control|presentstate.decrement_HP_pos~q\ & ( (!\control|presentstate.idle_m_qa~q\ & (!\control|presentstate.idle_p_qa~q\ & (!\control|presentstate.battle_idle~q\ & !\control|presentstate.update_HP~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.idle_m_qa~q\,
	datab => \control|ALT_INV_presentstate.idle_p_qa~q\,
	datac => \control|ALT_INV_presentstate.battle_idle~q\,
	datad => \control|ALT_INV_presentstate.update_HP~q\,
	dataf => \control|ALT_INV_presentstate.decrement_HP_pos~q\,
	combout => \VGA|writeEn~1_combout\);

-- Location: LABCELL_X13_Y31_N15
\VGA|writeEn~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~5_combout\ = ( \VGA|writeEn~1_combout\ & ( (!\control|presentstate.update_HP_m~q\ & (!\control|presentstate.decrement_HP_pos_m~q\ & (\VGA|writeEn~0_combout\ & \VGA|writeEn~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.update_HP_m~q\,
	datab => \control|ALT_INV_presentstate.decrement_HP_pos_m~q\,
	datac => \VGA|ALT_INV_writeEn~0_combout\,
	datad => \VGA|ALT_INV_writeEn~4_combout\,
	dataf => \VGA|ALT_INV_writeEn~1_combout\,
	combout => \VGA|writeEn~5_combout\);

-- Location: LABCELL_X13_Y32_N39
\VGA|LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|LessThan3~1_combout\ = ( \data|y|Mux1~3_combout\ & ( \data|y|Mux0~3_combout\ & ( (!\control|WideOr60~combout\) # ((\data|y|Mux1~6_combout\ & \data|y|Mux0~6_combout\)) ) ) ) # ( !\data|y|Mux1~3_combout\ & ( \data|y|Mux0~3_combout\ & ( 
-- (\data|y|Mux1~6_combout\ & (\data|y|Mux0~6_combout\ & \control|WideOr60~combout\)) ) ) ) # ( \data|y|Mux1~3_combout\ & ( !\data|y|Mux0~3_combout\ & ( (\data|y|Mux1~6_combout\ & (\data|y|Mux0~6_combout\ & \control|WideOr60~combout\)) ) ) ) # ( 
-- !\data|y|Mux1~3_combout\ & ( !\data|y|Mux0~3_combout\ & ( (\data|y|Mux1~6_combout\ & (\data|y|Mux0~6_combout\ & \control|WideOr60~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000011111000111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux1~6_combout\,
	datab => \data|y|ALT_INV_Mux0~6_combout\,
	datac => \control|ALT_INV_WideOr60~combout\,
	datae => \data|y|ALT_INV_Mux1~3_combout\,
	dataf => \data|y|ALT_INV_Mux0~3_combout\,
	combout => \VGA|LessThan3~1_combout\);

-- Location: LABCELL_X11_Y31_N54
\VGA|LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|LessThan3~0_combout\ = ( \data|y|Mux3~3_combout\ & ( (!\control|WideOr60~combout\ & (((\data|y|Mux2~3_combout\)))) # (\control|WideOr60~combout\ & (\data|y|Mux2~6_combout\ & (\data|y|Mux3~6_combout\))) ) ) # ( !\data|y|Mux3~3_combout\ & ( 
-- (\control|WideOr60~combout\ & (\data|y|Mux2~6_combout\ & \data|y|Mux3~6_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001101010110000000110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datab => \data|y|ALT_INV_Mux2~6_combout\,
	datac => \data|y|ALT_INV_Mux3~6_combout\,
	datad => \data|y|ALT_INV_Mux2~3_combout\,
	dataf => \data|y|ALT_INV_Mux3~3_combout\,
	combout => \VGA|LessThan3~0_combout\);

-- Location: LABCELL_X12_Y31_N45
\VGA|writeEn\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~combout\ = ( \data|x|Mux2~4_combout\ & ( \VGA|LessThan3~0_combout\ & ( (!\data|x|Mux0~6_combout\ & (\VGA|writeEn~5_combout\ & !\VGA|LessThan3~1_combout\)) ) ) ) # ( !\data|x|Mux2~4_combout\ & ( \VGA|LessThan3~0_combout\ & ( 
-- (\VGA|writeEn~5_combout\ & (!\VGA|LessThan3~1_combout\ & ((!\data|x|Mux0~6_combout\) # (!\data|x|Mux1~9_combout\)))) ) ) ) # ( \data|x|Mux2~4_combout\ & ( !\VGA|LessThan3~0_combout\ & ( (!\data|x|Mux0~6_combout\ & \VGA|writeEn~5_combout\) ) ) ) # ( 
-- !\data|x|Mux2~4_combout\ & ( !\VGA|LessThan3~0_combout\ & ( (\VGA|writeEn~5_combout\ & ((!\data|x|Mux0~6_combout\) # (!\data|x|Mux1~9_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001000100010001000110000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux0~6_combout\,
	datab => \VGA|ALT_INV_writeEn~5_combout\,
	datac => \VGA|ALT_INV_LessThan3~1_combout\,
	datad => \data|x|ALT_INV_Mux1~9_combout\,
	datae => \data|x|ALT_INV_Mux2~4_combout\,
	dataf => \VGA|ALT_INV_LessThan3~0_combout\,
	combout => \VGA|writeEn~combout\);

-- Location: LABCELL_X12_Y31_N24
\VGA|user_input_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~9_sumout\ = SUM(( \data|y|Mux1~7_combout\ ) + ( \VGA|user_input_translator|Add1~3\ ) + ( \VGA|user_input_translator|Add1~2\ ))
-- \VGA|user_input_translator|Add1~10\ = CARRY(( \data|y|Mux1~7_combout\ ) + ( \VGA|user_input_translator|Add1~3\ ) + ( \VGA|user_input_translator|Add1~2\ ))
-- \VGA|user_input_translator|Add1~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \data|y|ALT_INV_Mux1~7_combout\,
	cin => \VGA|user_input_translator|Add1~2\,
	sharein => \VGA|user_input_translator|Add1~3\,
	sumout => \VGA|user_input_translator|Add1~9_sumout\,
	cout => \VGA|user_input_translator|Add1~10\,
	shareout => \VGA|user_input_translator|Add1~11\);

-- Location: LABCELL_X12_Y31_N27
\VGA|user_input_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~13_sumout\ = SUM(( \data|y|Mux0~7_combout\ ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~14\ = CARRY(( \data|y|Mux0~7_combout\ ) + ( \VGA|user_input_translator|Add1~11\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \data|y|ALT_INV_Mux0~7_combout\,
	cin => \VGA|user_input_translator|Add1~10\,
	sharein => \VGA|user_input_translator|Add1~11\,
	sumout => \VGA|user_input_translator|Add1~13_sumout\,
	cout => \VGA|user_input_translator|Add1~14\,
	shareout => \VGA|user_input_translator|Add1~15\);

-- Location: LABCELL_X12_Y31_N30
\VGA|user_input_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15\ ) + ( \VGA|user_input_translator|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add1~14\,
	sharein => \VGA|user_input_translator|Add1~15\,
	sumout => \VGA|user_input_translator|Add1~5_sumout\);

-- Location: LABCELL_X12_Y31_N51
\VGA|VideoMemory|auto_generated|decode2|w_anode383w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|writeEn~combout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & 
-- \VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|ALT_INV_writeEn~combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3));

-- Location: FF_X13_Y29_N40
\VGA|controller|yCounter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[3]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y29_N0
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|yCounter\(1) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|yCounter\(1) $ (!\VGA|controller|xCounter\(7)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((\VGA|controller|yCounter\(1) & \VGA|controller|xCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(1),
	datac => \VGA|controller|ALT_INV_xCounter\(7),
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: MLABCELL_X15_Y29_N3
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|xCounter[8]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(2)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|xCounter[8]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(2)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|xCounter[8]~DUPLICATE_q\ & \VGA|controller|yCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: MLABCELL_X15_Y29_N6
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(1) $ (\VGA|controller|xCounter\(9))) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( 
-- \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(1) $ (\VGA|controller|xCounter\(9))) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( 
-- \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((!\VGA|controller|yCounter[3]~DUPLICATE_q\ & (\VGA|controller|yCounter\(1) & \VGA|controller|xCounter\(9))) # (\VGA|controller|yCounter[3]~DUPLICATE_q\ & ((\VGA|controller|xCounter\(9)) # 
-- (\VGA|controller|yCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110001011100000000000000000110100101101001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter[3]~DUPLICATE_q\,
	datab => \VGA|controller|ALT_INV_yCounter\(1),
	datac => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: MLABCELL_X15_Y29_N9
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(2) $ (!\VGA|controller|yCounter\(4)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(2) & \VGA|controller|yCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: MLABCELL_X15_Y29_N12
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q\ $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter[3]~DUPLICATE_q\ & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter[3]~DUPLICATE_q\,
	datac => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: MLABCELL_X15_Y29_N15
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE((\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: MLABCELL_X15_Y29_N18
\VGA|controller|controller_translator|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~41_sumout\ = SUM(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~42\ = CARRY(( !\VGA|controller|yCounter\(7) $ (!\VGA|controller|yCounter\(5)) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~43\ = SHARE((\VGA|controller|yCounter\(7) & \VGA|controller|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~41_sumout\,
	cout => \VGA|controller|controller_translator|Add1~42\,
	shareout => \VGA|controller|controller_translator|Add1~43\);

-- Location: MLABCELL_X15_Y29_N21
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~43\ ) + ( \VGA|controller|controller_translator|Add1~42\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~43\ ) + ( \VGA|controller|controller_translator|Add1~42\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE((\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(8),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~42\,
	sharein => \VGA|controller|controller_translator|Add1~43\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: MLABCELL_X15_Y29_N24
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: MLABCELL_X15_Y29_N27
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: MLABCELL_X15_Y29_N30
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( \VGA|controller|controller_translator|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: LABCELL_X16_Y29_N0
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout\ = ( \VGA|controller|controller_translator|Add1~1_sumout\ & ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( (!\VGA|controller|controller_translator|Add1~9_sumout\ & 
-- \VGA|controller|controller_translator|Add1~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout\);

-- Location: LABCELL_X9_Y32_N57
\control|WideOr58\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr58~combout\ = ( !\control|presentstate.draw_hp_pikachu~q\ & ( (\control|WideOr58~1_combout\ & \control|WideOr62~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr58~1_combout\,
	datad => \control|ALT_INV_WideOr62~2_combout\,
	dataf => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	combout => \control|WideOr58~combout\);

-- Location: MLABCELL_X6_Y32_N42
\control|WideOr59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr59~0_combout\ = ( !\control|presentstate.draw_tb_3~q\ & ( (!\control|presentstate.draw_pikachu_tb~q\ & (!\control|presentstate.draw_tb_2~q\ & !\control|presentstate.lose_screen~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	datab => \control|ALT_INV_presentstate.draw_tb_2~q\,
	datac => \control|ALT_INV_presentstate.lose_screen~q\,
	datae => \control|ALT_INV_presentstate.draw_tb_3~q\,
	combout => \control|WideOr59~0_combout\);

-- Location: LABCELL_X18_Y31_N27
\control|WideOr59~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr59~2_combout\ = ( !\control|presentstate.draw_trainer~q\ & ( (!\control|presentstate.erase_HP_meowth~q\ & (!\control|presentstate.decrement_HP_pos~q\ & !\control|presentstate.draw_hp_pikachu~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.erase_HP_meowth~q\,
	datac => \control|ALT_INV_presentstate.decrement_HP_pos~q\,
	datad => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	dataf => \control|ALT_INV_presentstate.draw_trainer~q\,
	combout => \control|WideOr59~2_combout\);

-- Location: LABCELL_X22_Y32_N9
\control|WideOr59~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr59~3_combout\ = ( \control|WideOr60~0_combout\ & ( (\control|WideOr59~0_combout\ & (\control|WideOr59~1_combout\ & (\control|WideOr59~2_combout\ & !\control|presentstate.erase_pikachu_qa~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr59~0_combout\,
	datab => \control|ALT_INV_WideOr59~1_combout\,
	datac => \control|ALT_INV_WideOr59~2_combout\,
	datad => \control|ALT_INV_presentstate.erase_pikachu_qa~q\,
	dataf => \control|ALT_INV_WideOr60~0_combout\,
	combout => \control|WideOr59~3_combout\);

-- Location: LABCELL_X22_Y32_N6
\control|WideOr59\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr59~combout\ = ( \control|WideOr59~3_combout\ & ( !\control|presentstate.draw_tb_1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_presentstate.draw_tb_1~q\,
	dataf => \control|ALT_INV_WideOr59~3_combout\,
	combout => \control|WideOr59~combout\);

-- Location: LABCELL_X27_Y39_N0
\data|meowth_HP|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~1_sumout\ = SUM(( \data|meowth_HP|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|meowth_HP|testCount|Add0~2\ = CARRY(( \data|meowth_HP|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|meowth_HP|testCount|Add0~1_sumout\,
	cout => \data|meowth_HP|testCount|Add0~2\);

-- Location: LABCELL_X27_Y39_N3
\data|meowth_HP|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~5_sumout\ = SUM(( \data|meowth_HP|testCount|out\(1) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~2\ ))
-- \data|meowth_HP|testCount|Add0~6\ = CARRY(( \data|meowth_HP|testCount|out\(1) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(1),
	cin => \data|meowth_HP|testCount|Add0~2\,
	sumout => \data|meowth_HP|testCount|Add0~5_sumout\,
	cout => \data|meowth_HP|testCount|Add0~6\);

-- Location: FF_X27_Y39_N4
\data|meowth_HP|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~5_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(1));

-- Location: LABCELL_X27_Y39_N6
\data|meowth_HP|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~9_sumout\ = SUM(( \data|meowth_HP|testCount|out\(2) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~6\ ))
-- \data|meowth_HP|testCount|Add0~10\ = CARRY(( \data|meowth_HP|testCount|out\(2) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(2),
	cin => \data|meowth_HP|testCount|Add0~6\,
	sumout => \data|meowth_HP|testCount|Add0~9_sumout\,
	cout => \data|meowth_HP|testCount|Add0~10\);

-- Location: FF_X27_Y39_N7
\data|meowth_HP|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~9_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(2));

-- Location: LABCELL_X27_Y39_N9
\data|meowth_HP|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~13_sumout\ = SUM(( \data|meowth_HP|testCount|out\(3) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~10\ ))
-- \data|meowth_HP|testCount|Add0~14\ = CARRY(( \data|meowth_HP|testCount|out\(3) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(3),
	cin => \data|meowth_HP|testCount|Add0~10\,
	sumout => \data|meowth_HP|testCount|Add0~13_sumout\,
	cout => \data|meowth_HP|testCount|Add0~14\);

-- Location: FF_X27_Y39_N10
\data|meowth_HP|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~13_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(3));

-- Location: LABCELL_X27_Y39_N12
\data|meowth_HP|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~17_sumout\ = SUM(( \data|meowth_HP|testCount|out\(4) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~14\ ))
-- \data|meowth_HP|testCount|Add0~18\ = CARRY(( \data|meowth_HP|testCount|out\(4) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(4),
	cin => \data|meowth_HP|testCount|Add0~14\,
	sumout => \data|meowth_HP|testCount|Add0~17_sumout\,
	cout => \data|meowth_HP|testCount|Add0~18\);

-- Location: FF_X27_Y39_N14
\data|meowth_HP|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~17_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(4));

-- Location: LABCELL_X27_Y39_N15
\data|meowth_HP|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~21_sumout\ = SUM(( \data|meowth_HP|testCount|out\(5) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~18\ ))
-- \data|meowth_HP|testCount|Add0~22\ = CARRY(( \data|meowth_HP|testCount|out\(5) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(5),
	cin => \data|meowth_HP|testCount|Add0~18\,
	sumout => \data|meowth_HP|testCount|Add0~21_sumout\,
	cout => \data|meowth_HP|testCount|Add0~22\);

-- Location: FF_X27_Y39_N16
\data|meowth_HP|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~21_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(5));

-- Location: LABCELL_X27_Y39_N48
\data|meowth_HP|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Equal0~1_combout\ = ( !\data|meowth_HP|testCount|out\(5) & ( (\data|meowth_HP|testCount|out\(3) & (!\data|meowth_HP|testCount|out\(4) & (!\data|meowth_HP|testCount|out\(1) & \data|meowth_HP|testCount|out\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCount|ALT_INV_out\(3),
	datab => \data|meowth_HP|testCount|ALT_INV_out\(4),
	datac => \data|meowth_HP|testCount|ALT_INV_out\(1),
	datad => \data|meowth_HP|testCount|ALT_INV_out\(2),
	dataf => \data|meowth_HP|testCount|ALT_INV_out\(5),
	combout => \data|meowth_HP|testCount|Equal0~1_combout\);

-- Location: LABCELL_X27_Y39_N18
\data|meowth_HP|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~25_sumout\ = SUM(( \data|meowth_HP|testCount|out\(6) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~22\ ))
-- \data|meowth_HP|testCount|Add0~26\ = CARRY(( \data|meowth_HP|testCount|out\(6) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(6),
	cin => \data|meowth_HP|testCount|Add0~22\,
	sumout => \data|meowth_HP|testCount|Add0~25_sumout\,
	cout => \data|meowth_HP|testCount|Add0~26\);

-- Location: FF_X27_Y39_N19
\data|meowth_HP|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~25_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(6));

-- Location: LABCELL_X27_Y39_N21
\data|meowth_HP|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~29_sumout\ = SUM(( \data|meowth_HP|testCount|out\(7) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~26\ ))
-- \data|meowth_HP|testCount|Add0~30\ = CARRY(( \data|meowth_HP|testCount|out\(7) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(7),
	cin => \data|meowth_HP|testCount|Add0~26\,
	sumout => \data|meowth_HP|testCount|Add0~29_sumout\,
	cout => \data|meowth_HP|testCount|Add0~30\);

-- Location: FF_X27_Y39_N23
\data|meowth_HP|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~29_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(7));

-- Location: LABCELL_X27_Y39_N24
\data|meowth_HP|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~33_sumout\ = SUM(( \data|meowth_HP|testCount|out\(8) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~30\ ))
-- \data|meowth_HP|testCount|Add0~34\ = CARRY(( \data|meowth_HP|testCount|out\(8) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(8),
	cin => \data|meowth_HP|testCount|Add0~30\,
	sumout => \data|meowth_HP|testCount|Add0~33_sumout\,
	cout => \data|meowth_HP|testCount|Add0~34\);

-- Location: FF_X27_Y39_N25
\data|meowth_HP|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~33_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(8));

-- Location: LABCELL_X27_Y39_N27
\data|meowth_HP|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~37_sumout\ = SUM(( \data|meowth_HP|testCount|out\(9) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~34\ ))
-- \data|meowth_HP|testCount|Add0~38\ = CARRY(( \data|meowth_HP|testCount|out\(9) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(9),
	cin => \data|meowth_HP|testCount|Add0~34\,
	sumout => \data|meowth_HP|testCount|Add0~37_sumout\,
	cout => \data|meowth_HP|testCount|Add0~38\);

-- Location: FF_X27_Y39_N29
\data|meowth_HP|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~37_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(9));

-- Location: LABCELL_X27_Y39_N30
\data|meowth_HP|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~41_sumout\ = SUM(( \data|meowth_HP|testCount|out\(10) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~38\ ))
-- \data|meowth_HP|testCount|Add0~42\ = CARRY(( \data|meowth_HP|testCount|out\(10) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(10),
	cin => \data|meowth_HP|testCount|Add0~38\,
	sumout => \data|meowth_HP|testCount|Add0~41_sumout\,
	cout => \data|meowth_HP|testCount|Add0~42\);

-- Location: FF_X27_Y39_N31
\data|meowth_HP|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~41_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(10));

-- Location: LABCELL_X27_Y39_N33
\data|meowth_HP|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~45_sumout\ = SUM(( \data|meowth_HP|testCount|out\(11) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~42\ ))
-- \data|meowth_HP|testCount|Add0~46\ = CARRY(( \data|meowth_HP|testCount|out\(11) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(11),
	cin => \data|meowth_HP|testCount|Add0~42\,
	sumout => \data|meowth_HP|testCount|Add0~45_sumout\,
	cout => \data|meowth_HP|testCount|Add0~46\);

-- Location: FF_X27_Y39_N34
\data|meowth_HP|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~45_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(11));

-- Location: LABCELL_X27_Y39_N36
\data|meowth_HP|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Add0~49_sumout\ = SUM(( \data|meowth_HP|testCount|out\(12) ) + ( GND ) + ( \data|meowth_HP|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|meowth_HP|testCount|ALT_INV_out\(12),
	cin => \data|meowth_HP|testCount|Add0~46\,
	sumout => \data|meowth_HP|testCount|Add0~49_sumout\);

-- Location: FF_X27_Y39_N37
\data|meowth_HP|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~49_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(12));

-- Location: LABCELL_X27_Y39_N42
\data|meowth_HP|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|Equal0~0_combout\ = ( \data|meowth_HP|testCount|out\(12) & ( \data|meowth_HP|testCount|out\(8) & ( (!\data|meowth_HP|testCount|out\(10) & (!\data|meowth_HP|testCount|out\(11) & \data|meowth_HP|testCount|out\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCount|ALT_INV_out\(10),
	datab => \data|meowth_HP|testCount|ALT_INV_out\(11),
	datac => \data|meowth_HP|testCount|ALT_INV_out\(9),
	datae => \data|meowth_HP|testCount|ALT_INV_out\(12),
	dataf => \data|meowth_HP|testCount|ALT_INV_out\(8),
	combout => \data|meowth_HP|testCount|Equal0~0_combout\);

-- Location: LABCELL_X27_Y39_N54
\data|meowth_HP|testCount|out[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|meowth_HP|testCount|out[12]~0_combout\ = ( \data|meowth_HP|testCount|out\(0) & ( \data|meowth_HP|testCount|out\(6) & ( !\control|presentstate.draw_hp_meowth~q\ ) ) ) # ( !\data|meowth_HP|testCount|out\(0) & ( \data|meowth_HP|testCount|out\(6) & ( 
-- (!\control|presentstate.draw_hp_meowth~q\) # ((\data|meowth_HP|testCount|Equal0~1_combout\ & (\data|meowth_HP|testCount|Equal0~0_combout\ & \data|meowth_HP|testCount|out\(7)))) ) ) ) # ( \data|meowth_HP|testCount|out\(0) & ( 
-- !\data|meowth_HP|testCount|out\(6) & ( !\control|presentstate.draw_hp_meowth~q\ ) ) ) # ( !\data|meowth_HP|testCount|out\(0) & ( !\data|meowth_HP|testCount|out\(6) & ( !\control|presentstate.draw_hp_meowth~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000011111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCount|ALT_INV_Equal0~1_combout\,
	datab => \data|meowth_HP|testCount|ALT_INV_Equal0~0_combout\,
	datac => \data|meowth_HP|testCount|ALT_INV_out\(7),
	datad => \control|ALT_INV_presentstate.draw_hp_meowth~q\,
	datae => \data|meowth_HP|testCount|ALT_INV_out\(0),
	dataf => \data|meowth_HP|testCount|ALT_INV_out\(6),
	combout => \data|meowth_HP|testCount|out[12]~0_combout\);

-- Location: FF_X27_Y39_N1
\data|meowth_HP|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~1_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out\(0));

-- Location: FF_X27_Y39_N13
\data|meowth_HP|testCount|out[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~17_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out[4]~DUPLICATE_q\);

-- Location: FF_X27_Y39_N22
\data|meowth_HP|testCount|out[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~29_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out[7]~DUPLICATE_q\);

-- Location: FF_X27_Y39_N28
\data|meowth_HP|testCount|out[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCount|Add0~37_sumout\,
	sclr => \data|meowth_HP|testCount|out[12]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCount|out[9]~DUPLICATE_q\);

-- Location: M10K_X38_Y39_N0
\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007C000000000000000000000000000000003E000000000000000000000000000000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFF007F003FFFFFFFFFFFFFFFFFFFFFFFFFFF803FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF",
	mem_init0 => "81FFFFFFFFFFFFFFFFFFFF86019DC3C07FC0FFFFFFFFFFFFFFFFFFFFC300CEE1E03FE07FFFFFFFFFFFFFFFFFFFE1806770F01FF0000000000000000000000007F3F8780FF8000000000000000000000003F9FC3C07FC000000000000000000000001FCFE1E03FE000000000000000000000000C6770F01FF000000000000000000000000633B8780FF81FFFFFFFFFFFFFFFFFFFF863F9DC3C07FC0FFFFFFFFFFFFFFFFFFFFC31FCEE1E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF03FFFFFFFFFFFFFFFFFFFF0000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawHP:meowth_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5069,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X30_Y32_N30
\control|WideOr57\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr57~combout\ = ( !\control|presentstate.draw_team_rocket~q\ & ( (\control|WideOr57~0_combout\ & \control|WideOr62~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr57~0_combout\,
	datad => \control|ALT_INV_WideOr62~2_combout\,
	dataf => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	combout => \control|WideOr57~combout\);

-- Location: LABCELL_X37_Y34_N0
\data|pikachu_HP|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~1_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|pikachu_HP|testCount|Add0~2\ = CARRY(( \data|pikachu_HP|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|pikachu_HP|testCount|Add0~1_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~2\);

-- Location: LABCELL_X37_Y34_N3
\data|pikachu_HP|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~5_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(1) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~2\ ))
-- \data|pikachu_HP|testCount|Add0~6\ = CARRY(( \data|pikachu_HP|testCount|out\(1) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(1),
	cin => \data|pikachu_HP|testCount|Add0~2\,
	sumout => \data|pikachu_HP|testCount|Add0~5_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~6\);

-- Location: FF_X37_Y34_N4
\data|pikachu_HP|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~5_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(1));

-- Location: LABCELL_X37_Y34_N6
\data|pikachu_HP|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~9_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(2) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~6\ ))
-- \data|pikachu_HP|testCount|Add0~10\ = CARRY(( \data|pikachu_HP|testCount|out\(2) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(2),
	cin => \data|pikachu_HP|testCount|Add0~6\,
	sumout => \data|pikachu_HP|testCount|Add0~9_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~10\);

-- Location: FF_X37_Y34_N7
\data|pikachu_HP|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~9_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(2));

-- Location: LABCELL_X37_Y34_N9
\data|pikachu_HP|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~13_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(3) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~10\ ))
-- \data|pikachu_HP|testCount|Add0~14\ = CARRY(( \data|pikachu_HP|testCount|out\(3) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(3),
	cin => \data|pikachu_HP|testCount|Add0~10\,
	sumout => \data|pikachu_HP|testCount|Add0~13_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~14\);

-- Location: FF_X37_Y34_N10
\data|pikachu_HP|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~13_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(3));

-- Location: LABCELL_X37_Y34_N12
\data|pikachu_HP|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~17_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(4) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~14\ ))
-- \data|pikachu_HP|testCount|Add0~18\ = CARRY(( \data|pikachu_HP|testCount|out\(4) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(4),
	cin => \data|pikachu_HP|testCount|Add0~14\,
	sumout => \data|pikachu_HP|testCount|Add0~17_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~18\);

-- Location: FF_X37_Y34_N13
\data|pikachu_HP|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~17_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(4));

-- Location: LABCELL_X37_Y34_N15
\data|pikachu_HP|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~21_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(5) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~18\ ))
-- \data|pikachu_HP|testCount|Add0~22\ = CARRY(( \data|pikachu_HP|testCount|out\(5) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(5),
	cin => \data|pikachu_HP|testCount|Add0~18\,
	sumout => \data|pikachu_HP|testCount|Add0~21_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~22\);

-- Location: FF_X37_Y34_N16
\data|pikachu_HP|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~21_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(5));

-- Location: LABCELL_X37_Y34_N18
\data|pikachu_HP|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~25_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(6) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~22\ ))
-- \data|pikachu_HP|testCount|Add0~26\ = CARRY(( \data|pikachu_HP|testCount|out\(6) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(6),
	cin => \data|pikachu_HP|testCount|Add0~22\,
	sumout => \data|pikachu_HP|testCount|Add0~25_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~26\);

-- Location: FF_X37_Y34_N20
\data|pikachu_HP|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~25_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(6));

-- Location: LABCELL_X37_Y34_N21
\data|pikachu_HP|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~29_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(7) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~26\ ))
-- \data|pikachu_HP|testCount|Add0~30\ = CARRY(( \data|pikachu_HP|testCount|out\(7) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(7),
	cin => \data|pikachu_HP|testCount|Add0~26\,
	sumout => \data|pikachu_HP|testCount|Add0~29_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~30\);

-- Location: FF_X37_Y34_N22
\data|pikachu_HP|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~29_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(7));

-- Location: LABCELL_X37_Y34_N24
\data|pikachu_HP|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~33_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(8) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~30\ ))
-- \data|pikachu_HP|testCount|Add0~34\ = CARRY(( \data|pikachu_HP|testCount|out\(8) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(8),
	cin => \data|pikachu_HP|testCount|Add0~30\,
	sumout => \data|pikachu_HP|testCount|Add0~33_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~34\);

-- Location: FF_X37_Y34_N26
\data|pikachu_HP|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~33_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(8));

-- Location: LABCELL_X37_Y33_N12
\data|pikachu_HP|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Equal0~0_combout\ = ( \data|pikachu_HP|testCount|out\(8) & ( \data|pikachu_HP|testCount|out\(3) & ( (!\data|pikachu_HP|testCount|out\(5) & (\data|pikachu_HP|testCount|out\(7) & \data|pikachu_HP|testCount|out\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCount|ALT_INV_out\(5),
	datab => \data|pikachu_HP|testCount|ALT_INV_out\(7),
	datac => \data|pikachu_HP|testCount|ALT_INV_out\(6),
	datae => \data|pikachu_HP|testCount|ALT_INV_out\(8),
	dataf => \data|pikachu_HP|testCount|ALT_INV_out\(3),
	combout => \data|pikachu_HP|testCount|Equal0~0_combout\);

-- Location: LABCELL_X37_Y34_N27
\data|pikachu_HP|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~37_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(9) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~34\ ))
-- \data|pikachu_HP|testCount|Add0~38\ = CARRY(( \data|pikachu_HP|testCount|out\(9) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(9),
	cin => \data|pikachu_HP|testCount|Add0~34\,
	sumout => \data|pikachu_HP|testCount|Add0~37_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~38\);

-- Location: FF_X37_Y34_N28
\data|pikachu_HP|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~37_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(9));

-- Location: LABCELL_X37_Y34_N30
\data|pikachu_HP|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~41_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(10) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~38\ ))
-- \data|pikachu_HP|testCount|Add0~42\ = CARRY(( \data|pikachu_HP|testCount|out\(10) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(10),
	cin => \data|pikachu_HP|testCount|Add0~38\,
	sumout => \data|pikachu_HP|testCount|Add0~41_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~42\);

-- Location: FF_X37_Y34_N32
\data|pikachu_HP|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~41_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(10));

-- Location: LABCELL_X37_Y34_N33
\data|pikachu_HP|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~45_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(11) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~42\ ))
-- \data|pikachu_HP|testCount|Add0~46\ = CARRY(( \data|pikachu_HP|testCount|out\(11) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(11),
	cin => \data|pikachu_HP|testCount|Add0~42\,
	sumout => \data|pikachu_HP|testCount|Add0~45_sumout\,
	cout => \data|pikachu_HP|testCount|Add0~46\);

-- Location: FF_X37_Y34_N34
\data|pikachu_HP|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~45_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(11));

-- Location: LABCELL_X37_Y34_N36
\data|pikachu_HP|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Add0~49_sumout\ = SUM(( \data|pikachu_HP|testCount|out\(12) ) + ( GND ) + ( \data|pikachu_HP|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|pikachu_HP|testCount|ALT_INV_out\(12),
	cin => \data|pikachu_HP|testCount|Add0~46\,
	sumout => \data|pikachu_HP|testCount|Add0~49_sumout\);

-- Location: FF_X37_Y34_N37
\data|pikachu_HP|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~49_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(12));

-- Location: LABCELL_X37_Y33_N6
\data|pikachu_HP|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|Equal0~1_combout\ = ( \data|pikachu_HP|testCount|out\(12) & ( \data|pikachu_HP|testCount|out\(2) & ( (!\data|pikachu_HP|testCount|out\(10) & (!\data|pikachu_HP|testCount|out\(11) & !\data|pikachu_HP|testCount|out\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCount|ALT_INV_out\(10),
	datab => \data|pikachu_HP|testCount|ALT_INV_out\(11),
	datac => \data|pikachu_HP|testCount|ALT_INV_out\(4),
	datae => \data|pikachu_HP|testCount|ALT_INV_out\(12),
	dataf => \data|pikachu_HP|testCount|ALT_INV_out\(2),
	combout => \data|pikachu_HP|testCount|Equal0~1_combout\);

-- Location: LABCELL_X37_Y33_N24
\data|pikachu_HP|testCount|out[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|pikachu_HP|testCount|out[5]~0_combout\ = ( !\data|pikachu_HP|testCount|out\(1) & ( \control|presentstate.draw_hp_pikachu~q\ & ( (!\data|pikachu_HP|testCount|out\(0) & (\data|pikachu_HP|testCount|Equal0~0_combout\ & 
-- (\data|pikachu_HP|testCount|out\(9) & \data|pikachu_HP|testCount|Equal0~1_combout\))) ) ) ) # ( \data|pikachu_HP|testCount|out\(1) & ( !\control|presentstate.draw_hp_pikachu~q\ ) ) # ( !\data|pikachu_HP|testCount|out\(1) & ( 
-- !\control|presentstate.draw_hp_pikachu~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCount|ALT_INV_out\(0),
	datab => \data|pikachu_HP|testCount|ALT_INV_Equal0~0_combout\,
	datac => \data|pikachu_HP|testCount|ALT_INV_out\(9),
	datad => \data|pikachu_HP|testCount|ALT_INV_Equal0~1_combout\,
	datae => \data|pikachu_HP|testCount|ALT_INV_out\(1),
	dataf => \control|ALT_INV_presentstate.draw_hp_pikachu~q\,
	combout => \data|pikachu_HP|testCount|out[5]~0_combout\);

-- Location: FF_X37_Y34_N2
\data|pikachu_HP|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|pikachu_HP|testCount|Add0~1_sumout\,
	sclr => \data|pikachu_HP|testCount|out[5]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|pikachu_HP|testCount|out\(0));

-- Location: M10K_X38_Y34_N0
\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007C000000000000000000000000000000003E000000000000000000000000000000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFF007F003FFFFFFFFFFFFFFFFFFFFFFFFFFF803FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF",
	mem_init0 => "81FFFFFFFFFFFFFFFFFFFF86019DC3C07FC0FFFFFFFFFFFFFFFFFFFFC300CEE1E03FE07FFFFFFFFFFFFFFFFFFFE1806770F01FF0000000000000000000000007F3F8780FF8000000000000000000000003F9FC3C07FC000000000000000000000001FCFE1E03FE000000000000000000000000C6770F01FF000000000000000000000000633B8780FF81FFFFFFFFFFFFFFFFFFFF863F9DC3C07FC0FFFFFFFFFFFFFFFFFFFFC31FCEE1E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF03FFFFFFFFFFFFFFFFFFFF0000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawHP:pikachu_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5069,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y38_N0
\data|team_rocket|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~1_sumout\ = SUM(( \data|team_rocket|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_rocket|testCount|Add0~2\ = CARRY(( \data|team_rocket|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|team_rocket|testCount|Add0~1_sumout\,
	cout => \data|team_rocket|testCount|Add0~2\);

-- Location: LABCELL_X50_Y38_N3
\data|team_rocket|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~5_sumout\ = SUM(( \data|team_rocket|testCount|out\(1) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~2\ ))
-- \data|team_rocket|testCount|Add0~6\ = CARRY(( \data|team_rocket|testCount|out\(1) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(1),
	cin => \data|team_rocket|testCount|Add0~2\,
	sumout => \data|team_rocket|testCount|Add0~5_sumout\,
	cout => \data|team_rocket|testCount|Add0~6\);

-- Location: FF_X50_Y38_N4
\data|team_rocket|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~5_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(1));

-- Location: LABCELL_X50_Y38_N6
\data|team_rocket|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~9_sumout\ = SUM(( \data|team_rocket|testCount|out\(2) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~6\ ))
-- \data|team_rocket|testCount|Add0~10\ = CARRY(( \data|team_rocket|testCount|out\(2) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(2),
	cin => \data|team_rocket|testCount|Add0~6\,
	sumout => \data|team_rocket|testCount|Add0~9_sumout\,
	cout => \data|team_rocket|testCount|Add0~10\);

-- Location: FF_X50_Y38_N7
\data|team_rocket|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~9_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(2));

-- Location: LABCELL_X50_Y38_N9
\data|team_rocket|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~13_sumout\ = SUM(( \data|team_rocket|testCount|out\(3) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~10\ ))
-- \data|team_rocket|testCount|Add0~14\ = CARRY(( \data|team_rocket|testCount|out\(3) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(3),
	cin => \data|team_rocket|testCount|Add0~10\,
	sumout => \data|team_rocket|testCount|Add0~13_sumout\,
	cout => \data|team_rocket|testCount|Add0~14\);

-- Location: FF_X50_Y38_N10
\data|team_rocket|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~13_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(3));

-- Location: LABCELL_X50_Y38_N12
\data|team_rocket|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~17_sumout\ = SUM(( \data|team_rocket|testCount|out\(4) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~14\ ))
-- \data|team_rocket|testCount|Add0~18\ = CARRY(( \data|team_rocket|testCount|out\(4) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(4),
	cin => \data|team_rocket|testCount|Add0~14\,
	sumout => \data|team_rocket|testCount|Add0~17_sumout\,
	cout => \data|team_rocket|testCount|Add0~18\);

-- Location: FF_X50_Y38_N14
\data|team_rocket|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~17_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(4));

-- Location: LABCELL_X50_Y38_N15
\data|team_rocket|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~21_sumout\ = SUM(( \data|team_rocket|testCount|out\(5) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~18\ ))
-- \data|team_rocket|testCount|Add0~22\ = CARRY(( \data|team_rocket|testCount|out\(5) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(5),
	cin => \data|team_rocket|testCount|Add0~18\,
	sumout => \data|team_rocket|testCount|Add0~21_sumout\,
	cout => \data|team_rocket|testCount|Add0~22\);

-- Location: FF_X50_Y38_N16
\data|team_rocket|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~21_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(5));

-- Location: LABCELL_X50_Y38_N18
\data|team_rocket|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~25_sumout\ = SUM(( \data|team_rocket|testCount|out\(6) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~22\ ))
-- \data|team_rocket|testCount|Add0~26\ = CARRY(( \data|team_rocket|testCount|out\(6) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(6),
	cin => \data|team_rocket|testCount|Add0~22\,
	sumout => \data|team_rocket|testCount|Add0~25_sumout\,
	cout => \data|team_rocket|testCount|Add0~26\);

-- Location: FF_X50_Y38_N19
\data|team_rocket|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~25_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(6));

-- Location: LABCELL_X50_Y38_N21
\data|team_rocket|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~29_sumout\ = SUM(( \data|team_rocket|testCount|out\(7) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~26\ ))
-- \data|team_rocket|testCount|Add0~30\ = CARRY(( \data|team_rocket|testCount|out\(7) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(7),
	cin => \data|team_rocket|testCount|Add0~26\,
	sumout => \data|team_rocket|testCount|Add0~29_sumout\,
	cout => \data|team_rocket|testCount|Add0~30\);

-- Location: FF_X50_Y38_N22
\data|team_rocket|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~29_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(7));

-- Location: LABCELL_X50_Y38_N24
\data|team_rocket|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~33_sumout\ = SUM(( \data|team_rocket|testCount|out\(8) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~30\ ))
-- \data|team_rocket|testCount|Add0~34\ = CARRY(( \data|team_rocket|testCount|out\(8) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(8),
	cin => \data|team_rocket|testCount|Add0~30\,
	sumout => \data|team_rocket|testCount|Add0~33_sumout\,
	cout => \data|team_rocket|testCount|Add0~34\);

-- Location: FF_X50_Y38_N26
\data|team_rocket|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~33_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(8));

-- Location: LABCELL_X50_Y38_N27
\data|team_rocket|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~37_sumout\ = SUM(( \data|team_rocket|testCount|out\(9) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~34\ ))
-- \data|team_rocket|testCount|Add0~38\ = CARRY(( \data|team_rocket|testCount|out\(9) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(9),
	cin => \data|team_rocket|testCount|Add0~34\,
	sumout => \data|team_rocket|testCount|Add0~37_sumout\,
	cout => \data|team_rocket|testCount|Add0~38\);

-- Location: FF_X50_Y38_N28
\data|team_rocket|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~37_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(9));

-- Location: LABCELL_X50_Y38_N30
\data|team_rocket|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~41_sumout\ = SUM(( \data|team_rocket|testCount|out\(10) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~38\ ))
-- \data|team_rocket|testCount|Add0~42\ = CARRY(( \data|team_rocket|testCount|out\(10) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(10),
	cin => \data|team_rocket|testCount|Add0~38\,
	sumout => \data|team_rocket|testCount|Add0~41_sumout\,
	cout => \data|team_rocket|testCount|Add0~42\);

-- Location: FF_X50_Y38_N31
\data|team_rocket|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~41_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(10));

-- Location: LABCELL_X50_Y39_N24
\data|team_rocket|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Equal0~0_combout\ = ( \data|team_rocket|testCount|out\(6) & ( !\data|team_rocket|testCount|out\(10) & ( (!\data|team_rocket|testCount|out\(7) & (\data|team_rocket|testCount|out\(8) & \data|team_rocket|testCount|out\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCount|ALT_INV_out\(7),
	datab => \data|team_rocket|testCount|ALT_INV_out\(8),
	datac => \data|team_rocket|testCount|ALT_INV_out\(9),
	datae => \data|team_rocket|testCount|ALT_INV_out\(6),
	dataf => \data|team_rocket|testCount|ALT_INV_out\(10),
	combout => \data|team_rocket|testCount|Equal0~0_combout\);

-- Location: LABCELL_X50_Y38_N33
\data|team_rocket|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~45_sumout\ = SUM(( \data|team_rocket|testCount|out\(11) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~42\ ))
-- \data|team_rocket|testCount|Add0~46\ = CARRY(( \data|team_rocket|testCount|out\(11) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(11),
	cin => \data|team_rocket|testCount|Add0~42\,
	sumout => \data|team_rocket|testCount|Add0~45_sumout\,
	cout => \data|team_rocket|testCount|Add0~46\);

-- Location: FF_X50_Y38_N34
\data|team_rocket|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~45_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(11));

-- Location: LABCELL_X50_Y38_N36
\data|team_rocket|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Add0~49_sumout\ = SUM(( \data|team_rocket|testCount|out\(12) ) + ( GND ) + ( \data|team_rocket|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_rocket|testCount|ALT_INV_out\(12),
	cin => \data|team_rocket|testCount|Add0~46\,
	sumout => \data|team_rocket|testCount|Add0~49_sumout\);

-- Location: FF_X50_Y38_N37
\data|team_rocket|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~49_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(12));

-- Location: LABCELL_X50_Y39_N6
\data|team_rocket|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|Equal0~1_combout\ = ( !\data|team_rocket|testCount|out\(1) & ( \data|team_rocket|testCount|out\(0) & ( (!\data|team_rocket|testCount|out\(2) & (!\data|team_rocket|testCount|out\(4) & \data|team_rocket|testCount|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCount|ALT_INV_out\(2),
	datab => \data|team_rocket|testCount|ALT_INV_out\(4),
	datac => \data|team_rocket|testCount|ALT_INV_out\(3),
	datae => \data|team_rocket|testCount|ALT_INV_out\(1),
	dataf => \data|team_rocket|testCount|ALT_INV_out\(0),
	combout => \data|team_rocket|testCount|Equal0~1_combout\);

-- Location: LABCELL_X50_Y39_N12
\data|team_rocket|testCount|out[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_rocket|testCount|out[10]~0_combout\ = ( \control|presentstate.draw_team_rocket~q\ & ( \data|team_rocket|testCount|Equal0~1_combout\ & ( (\data|team_rocket|testCount|Equal0~0_combout\ & (\data|team_rocket|testCount|out\(5) & 
-- (!\data|team_rocket|testCount|out\(11) & \data|team_rocket|testCount|out\(12)))) ) ) ) # ( !\control|presentstate.draw_team_rocket~q\ & ( \data|team_rocket|testCount|Equal0~1_combout\ ) ) # ( !\control|presentstate.draw_team_rocket~q\ & ( 
-- !\data|team_rocket|testCount|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCount|ALT_INV_Equal0~0_combout\,
	datab => \data|team_rocket|testCount|ALT_INV_out\(5),
	datac => \data|team_rocket|testCount|ALT_INV_out\(11),
	datad => \data|team_rocket|testCount|ALT_INV_out\(12),
	datae => \control|ALT_INV_presentstate.draw_team_rocket~q\,
	dataf => \data|team_rocket|testCount|ALT_INV_Equal0~1_combout\,
	combout => \data|team_rocket|testCount|out[10]~0_combout\);

-- Location: FF_X50_Y38_N1
\data|team_rocket|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_rocket|testCount|Add0~1_sumout\,
	sclr => \data|team_rocket|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_rocket|testCount|out\(0));

-- Location: M10K_X49_Y38_N0
\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F1FF07FFFFFFFF1FDF80F81FFFFFFFFC7EFE43EC7FFFFFFFF177FC0F81FFFFFFFFC3D",
	mem_init1 => "FF01C0FFFFFFFFF0F7FE0703FFFFFFFFC3DFF81C0FFFFFFFFF0F7FE0703FFFFFFFFC1EFF81C0FFFFFFFFF07BFF7AE3FFFFFFFFC1EFFDEBDFFFFFFFFF87FFF7AF7FFFFFFFFE0F7FDE7DFFFFFFFFF83DFF79F7FFFFFFFFE0F7FDE7BFFFFFFFFF832FF79EFFFFFFFFFE2FFE3EFBFFFFFFFFFBBEF0FBEFFFFFFE3FECFB83CFBFFFFFE79F81EE8EFEFFFFFF7FBEE03C3BF7FFFFFBC67BFEF06FDFFFFFDC05F7FBC1BF7FFFFF61E7DFEF8009FFFFFB0FFFBFBE06EFFFFFECBFFE0DFC001FFFFFA2FFE1F7F1980FFFFFABFC60BFC63FBFFFF6AFE4FAFF877EFFFFDA3F02E1FE7E5BFFFF6A7C4F83F1FEEFFFFDA1F03E6F83FCBFFFF6CB94F9BC01DEFFFFFF5637E1E01A",
	mem_init0 => "F7FFFFBEA7CF0E0177DFFFFEF95B99F80E1F7FFFFF72160FE03E3BFFFFF7E01B38800005FFFFDFC31B60001903FFFFFF9DFEC043980FFFFEFF7FADE70FB01FFFFBFDBFF7387FC07FFFF7F8CEB861BF01FFFFDFF732DE86340FFFFFBFD3EAFA04503FFFFFFE3FC3E83200FFFFFDFEF9C7709C07FFFFFBFE1AC3C0321FFFFFF7FEEBBF000A7FFFFFEFF7B4FC0003FFFFFFDFBED7F0000FFFFFFF9FFFBFE0007FFFFFFF9FF9FFC001FFFFFFFF8F1FFFE00FFFFFFFFFC3FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team rocket/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeamRocket:team_rocket|teamrocket4970x3:teamrocket|altsyncram:altsyncram_component|altsyncram_tus1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 4970,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y40_N0
\data|trainer|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~1_sumout\ = SUM(( \data|trainer|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|trainer|testCount|Add0~2\ = CARRY(( \data|trainer|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|trainer|testCount|Add0~1_sumout\,
	cout => \data|trainer|testCount|Add0~2\);

-- Location: MLABCELL_X39_Y40_N3
\data|trainer|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~5_sumout\ = SUM(( \data|trainer|testCount|out\(1) ) + ( GND ) + ( \data|trainer|testCount|Add0~2\ ))
-- \data|trainer|testCount|Add0~6\ = CARRY(( \data|trainer|testCount|out\(1) ) + ( GND ) + ( \data|trainer|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(1),
	cin => \data|trainer|testCount|Add0~2\,
	sumout => \data|trainer|testCount|Add0~5_sumout\,
	cout => \data|trainer|testCount|Add0~6\);

-- Location: FF_X39_Y40_N5
\data|trainer|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~5_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(1));

-- Location: MLABCELL_X39_Y40_N6
\data|trainer|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~9_sumout\ = SUM(( \data|trainer|testCount|out\(2) ) + ( GND ) + ( \data|trainer|testCount|Add0~6\ ))
-- \data|trainer|testCount|Add0~10\ = CARRY(( \data|trainer|testCount|out\(2) ) + ( GND ) + ( \data|trainer|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(2),
	cin => \data|trainer|testCount|Add0~6\,
	sumout => \data|trainer|testCount|Add0~9_sumout\,
	cout => \data|trainer|testCount|Add0~10\);

-- Location: FF_X39_Y40_N8
\data|trainer|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~9_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(2));

-- Location: MLABCELL_X39_Y40_N9
\data|trainer|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~13_sumout\ = SUM(( \data|trainer|testCount|out\(3) ) + ( GND ) + ( \data|trainer|testCount|Add0~10\ ))
-- \data|trainer|testCount|Add0~14\ = CARRY(( \data|trainer|testCount|out\(3) ) + ( GND ) + ( \data|trainer|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(3),
	cin => \data|trainer|testCount|Add0~10\,
	sumout => \data|trainer|testCount|Add0~13_sumout\,
	cout => \data|trainer|testCount|Add0~14\);

-- Location: FF_X39_Y40_N10
\data|trainer|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~13_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(3));

-- Location: MLABCELL_X39_Y40_N12
\data|trainer|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~17_sumout\ = SUM(( \data|trainer|testCount|out\(4) ) + ( GND ) + ( \data|trainer|testCount|Add0~14\ ))
-- \data|trainer|testCount|Add0~18\ = CARRY(( \data|trainer|testCount|out\(4) ) + ( GND ) + ( \data|trainer|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(4),
	cin => \data|trainer|testCount|Add0~14\,
	sumout => \data|trainer|testCount|Add0~17_sumout\,
	cout => \data|trainer|testCount|Add0~18\);

-- Location: FF_X39_Y40_N13
\data|trainer|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~17_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(4));

-- Location: MLABCELL_X39_Y40_N15
\data|trainer|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~21_sumout\ = SUM(( \data|trainer|testCount|out\(5) ) + ( GND ) + ( \data|trainer|testCount|Add0~18\ ))
-- \data|trainer|testCount|Add0~22\ = CARRY(( \data|trainer|testCount|out\(5) ) + ( GND ) + ( \data|trainer|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(5),
	cin => \data|trainer|testCount|Add0~18\,
	sumout => \data|trainer|testCount|Add0~21_sumout\,
	cout => \data|trainer|testCount|Add0~22\);

-- Location: FF_X39_Y40_N17
\data|trainer|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~21_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(5));

-- Location: MLABCELL_X39_Y40_N18
\data|trainer|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~25_sumout\ = SUM(( \data|trainer|testCount|out\(6) ) + ( GND ) + ( \data|trainer|testCount|Add0~22\ ))
-- \data|trainer|testCount|Add0~26\ = CARRY(( \data|trainer|testCount|out\(6) ) + ( GND ) + ( \data|trainer|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(6),
	cin => \data|trainer|testCount|Add0~22\,
	sumout => \data|trainer|testCount|Add0~25_sumout\,
	cout => \data|trainer|testCount|Add0~26\);

-- Location: FF_X39_Y40_N19
\data|trainer|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~25_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(6));

-- Location: MLABCELL_X39_Y40_N21
\data|trainer|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~29_sumout\ = SUM(( \data|trainer|testCount|out\(7) ) + ( GND ) + ( \data|trainer|testCount|Add0~26\ ))
-- \data|trainer|testCount|Add0~30\ = CARRY(( \data|trainer|testCount|out\(7) ) + ( GND ) + ( \data|trainer|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(7),
	cin => \data|trainer|testCount|Add0~26\,
	sumout => \data|trainer|testCount|Add0~29_sumout\,
	cout => \data|trainer|testCount|Add0~30\);

-- Location: FF_X39_Y40_N23
\data|trainer|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~29_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(7));

-- Location: MLABCELL_X39_Y40_N24
\data|trainer|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~33_sumout\ = SUM(( \data|trainer|testCount|out\(8) ) + ( GND ) + ( \data|trainer|testCount|Add0~30\ ))
-- \data|trainer|testCount|Add0~34\ = CARRY(( \data|trainer|testCount|out\(8) ) + ( GND ) + ( \data|trainer|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(8),
	cin => \data|trainer|testCount|Add0~30\,
	sumout => \data|trainer|testCount|Add0~33_sumout\,
	cout => \data|trainer|testCount|Add0~34\);

-- Location: FF_X39_Y40_N25
\data|trainer|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~33_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(8));

-- Location: MLABCELL_X39_Y40_N27
\data|trainer|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~37_sumout\ = SUM(( \data|trainer|testCount|out\(9) ) + ( GND ) + ( \data|trainer|testCount|Add0~34\ ))
-- \data|trainer|testCount|Add0~38\ = CARRY(( \data|trainer|testCount|out\(9) ) + ( GND ) + ( \data|trainer|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(9),
	cin => \data|trainer|testCount|Add0~34\,
	sumout => \data|trainer|testCount|Add0~37_sumout\,
	cout => \data|trainer|testCount|Add0~38\);

-- Location: FF_X39_Y40_N28
\data|trainer|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~37_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(9));

-- Location: MLABCELL_X39_Y40_N30
\data|trainer|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~41_sumout\ = SUM(( \data|trainer|testCount|out\(10) ) + ( GND ) + ( \data|trainer|testCount|Add0~38\ ))
-- \data|trainer|testCount|Add0~42\ = CARRY(( \data|trainer|testCount|out\(10) ) + ( GND ) + ( \data|trainer|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(10),
	cin => \data|trainer|testCount|Add0~38\,
	sumout => \data|trainer|testCount|Add0~41_sumout\,
	cout => \data|trainer|testCount|Add0~42\);

-- Location: FF_X39_Y40_N32
\data|trainer|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~41_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(10));

-- Location: MLABCELL_X39_Y40_N33
\data|trainer|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Add0~45_sumout\ = SUM(( \data|trainer|testCount|out\(11) ) + ( GND ) + ( \data|trainer|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|trainer|testCount|ALT_INV_out\(11),
	cin => \data|trainer|testCount|Add0~42\,
	sumout => \data|trainer|testCount|Add0~45_sumout\);

-- Location: FF_X39_Y40_N34
\data|trainer|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~45_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(11));

-- Location: MLABCELL_X39_Y40_N48
\data|trainer|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Equal0~0_combout\ = ( \data|trainer|testCount|out\(11) & ( \data|trainer|testCount|out\(9) & ( (\data|trainer|testCount|out\(7) & (!\data|trainer|testCount|out\(8) & \data|trainer|testCount|out\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCount|ALT_INV_out\(7),
	datab => \data|trainer|testCount|ALT_INV_out\(8),
	datac => \data|trainer|testCount|ALT_INV_out\(10),
	datae => \data|trainer|testCount|ALT_INV_out\(11),
	dataf => \data|trainer|testCount|ALT_INV_out\(9),
	combout => \data|trainer|testCount|Equal0~0_combout\);

-- Location: MLABCELL_X39_Y40_N42
\data|trainer|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|Equal0~1_combout\ = ( !\data|trainer|testCount|out\(0) & ( \data|trainer|testCount|out\(2) & ( (!\data|trainer|testCount|out\(1) & (!\data|trainer|testCount|out\(5) & !\data|trainer|testCount|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCount|ALT_INV_out\(1),
	datab => \data|trainer|testCount|ALT_INV_out\(5),
	datac => \data|trainer|testCount|ALT_INV_out\(3),
	datae => \data|trainer|testCount|ALT_INV_out\(0),
	dataf => \data|trainer|testCount|ALT_INV_out\(2),
	combout => \data|trainer|testCount|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y40_N39
\data|trainer|testCount|out[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|trainer|testCount|out[7]~0_combout\ = ( !\control|presentstate.draw_trainer~q\ & ( \data|trainer|testCount|out\(4) ) ) # ( \control|presentstate.draw_trainer~q\ & ( !\data|trainer|testCount|out\(4) & ( (\data|trainer|testCount|Equal0~0_combout\ & 
-- (!\data|trainer|testCount|out\(6) & \data|trainer|testCount|Equal0~1_combout\)) ) ) ) # ( !\control|presentstate.draw_trainer~q\ & ( !\data|trainer|testCount|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000001000000010011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCount|ALT_INV_Equal0~0_combout\,
	datab => \data|trainer|testCount|ALT_INV_out\(6),
	datac => \data|trainer|testCount|ALT_INV_Equal0~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_trainer~q\,
	dataf => \data|trainer|testCount|ALT_INV_out\(4),
	combout => \data|trainer|testCount|out[7]~0_combout\);

-- Location: FF_X39_Y40_N1
\data|trainer|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|trainer|testCount|Add0~1_sumout\,
	sclr => \data|trainer|testCount|out[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|trainer|testCount|out\(0));

-- Location: M10K_X41_Y40_N0
\data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F0FCAA00AAAAAAAAABFFFFFFFFFF03FF3FCAAA02AAAAAAAA8FFFFFFFC0003FF3FF2AAA22AAAAAAAA3FFFFFFCF0FF0303F2AAAA8AAAAAAAA3FFFFFFF33FFFC0F3CAAAAA8AAAAAAA8FFFFFFFF3C",
	mem_init2 => "3FF33F0AAAAAAAAAAAAA8FFFFFFFFCF0FFF0FC2AAAAAAAAAAAAA3FFFFFFFF33C0C03FC82AAAAAAAAAA03FFFFFFFFC3FC0033C0002AAA82AA820FFFFFFFFF03CAA8FC00000AAAA0A0A3FFFFFFFFFCA0AA03C0000002AAA82A3FFFFFFFFFFCAA8030C0000000AAAAA8FFFFFFFFFFCC28FF0F0000000000AA8FFFFFFFFFFF3C03FF3F0F0000000000FFFFFFFFFFFCFFC3F33C3FF000000003FFFFFFFFFFFCFCF03CC0FFF00000003FFFFFFFFFFFFC0FFFFC0FFFF0000000FFFFFFFFFFFFFFFFFFFCFFFFF000000FFFFFFFFFFFFFFFFFFFCFFFFF000000FFFFFFFFFFFFFFFFFFFF3FFFFC000003FFFFFFFFFFFFFFFFF003FFFFC000003FFFFFFFFFFFFFFFFF3FFFFF",
	mem_init1 => "FF000003FFFFFFFFFFFFFFFFF3FFFFFF000C03FFFFFFFFFFFFFFFFFF3FFFFFC0000FFFFFFFFFFFFFFFFFFFF3FFFCFC00000FFFFFFFFFFFFFFFFFFF3FFFFC3000000FFFFFFFFFFFFFFFFFFCFFFFF00000003FFFFFFFFFFFFFFFFFF3FFFCF00000003FFFFFFFFFFFFFFFFFF3FFF3C0000000FFFFFFFFFFFFFFFFFFCFFFCF002AAA000FFFFFFFFFFFFFFFFC3FFC302A0002AA800FFFFFFFFFFFFFF3FC002A00000000AA3FFFFFFFFFFFFFCFF000A800000002A8FFFFFFFFFFFFFC3FC00800000000000FFFFFFFFFFFFFC0C000000000000003FFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFC0000000000022A3FFFFFFFFFFFFFFFF0000000000022A8FF",
	mem_init0 => "FFFFFFFFFFFFFFF0000000000222A3FFFFFFFFFFFFFFFFF000000000022A8FFFFFFFFFFFFFFFFFC00000000022AA3FFFFFFFFFFFFFFFFF00000000022AA3FFFFFFFFFFFFFFFFFC00000000022A8FFFFFFFFFFFFFFFFFF00000000022AA3FFFFFFFFFFFFFFFFFF0000000002AA3FFFFFFFFFFFFFFFFFFC000000000AA8FFFFFFFFFFFFFFFFFFFC00000000AA8FFFFFFFFFFFFFFFFFFFFC00000000A0FFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/trainer graphic/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTrainer:trainer|trainer3717x3:trainer|altsyncram:altsyncram_component|altsyncram_ubt1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3717,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y6_N0
\data|Menu|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~5_sumout\ = SUM(( \data|Menu|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|Menu|testCount|Add0~6\ = CARRY(( \data|Menu|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|Menu|testCount|Add0~5_sumout\,
	cout => \data|Menu|testCount|Add0~6\);

-- Location: LABCELL_X46_Y6_N39
\data|Menu|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~1_sumout\ = SUM(( \data|Menu|testCount|out\(13) ) + ( GND ) + ( \data|Menu|testCount|Add0~54\ ))
-- \data|Menu|testCount|Add0~2\ = CARRY(( \data|Menu|testCount|out\(13) ) + ( GND ) + ( \data|Menu|testCount|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(13),
	cin => \data|Menu|testCount|Add0~54\,
	sumout => \data|Menu|testCount|Add0~1_sumout\,
	cout => \data|Menu|testCount|Add0~2\);

-- Location: LABCELL_X46_Y6_N42
\data|Menu|testCount|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~61_sumout\ = SUM(( \data|Menu|testCount|out\(14) ) + ( GND ) + ( \data|Menu|testCount|Add0~2\ ))
-- \data|Menu|testCount|Add0~62\ = CARRY(( \data|Menu|testCount|out\(14) ) + ( GND ) + ( \data|Menu|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(14),
	cin => \data|Menu|testCount|Add0~2\,
	sumout => \data|Menu|testCount|Add0~61_sumout\,
	cout => \data|Menu|testCount|Add0~62\);

-- Location: FF_X46_Y6_N43
\data|Menu|testCount|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~61_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(14));

-- Location: LABCELL_X46_Y6_N45
\data|Menu|testCount|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~57_sumout\ = SUM(( \data|Menu|testCount|out\(15) ) + ( GND ) + ( \data|Menu|testCount|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(15),
	cin => \data|Menu|testCount|Add0~62\,
	sumout => \data|Menu|testCount|Add0~57_sumout\);

-- Location: FF_X46_Y6_N47
\data|Menu|testCount|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~57_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(15));

-- Location: LABCELL_X46_Y6_N54
\data|Menu|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Equal0~1_combout\ = ( \data|Menu|testCount|out\(2) & ( (\data|Menu|testCount|out\(4) & (!\data|Menu|testCount|out\(1) & (\data|Menu|testCount|out\(0) & \data|Menu|testCount|out\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCount|ALT_INV_out\(4),
	datab => \data|Menu|testCount|ALT_INV_out\(1),
	datac => \data|Menu|testCount|ALT_INV_out\(0),
	datad => \data|Menu|testCount|ALT_INV_out\(13),
	dataf => \data|Menu|testCount|ALT_INV_out\(2),
	combout => \data|Menu|testCount|Equal0~1_combout\);

-- Location: LABCELL_X46_Y6_N48
\data|Menu|testCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Equal0~2_combout\ = ( \data|Menu|testCount|out\(5) & ( (!\data|Menu|testCount|out\(7) & (\data|Menu|testCount|out\(6) & (!\data|Menu|testCount|out\(3) & !\data|Menu|testCount|out\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCount|ALT_INV_out\(7),
	datab => \data|Menu|testCount|ALT_INV_out\(6),
	datac => \data|Menu|testCount|ALT_INV_out\(3),
	datad => \data|Menu|testCount|ALT_INV_out\(14),
	dataf => \data|Menu|testCount|ALT_INV_out\(5),
	combout => \data|Menu|testCount|Equal0~2_combout\);

-- Location: MLABCELL_X47_Y6_N24
\data|Menu|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Equal0~0_combout\ = ( !\data|Menu|testCount|out\(9) & ( \data|Menu|testCount|out\(10) & ( (!\data|Menu|testCount|out\(11) & \data|Menu|testCount|out\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|Menu|testCount|ALT_INV_out\(11),
	datac => \data|Menu|testCount|ALT_INV_out\(12),
	datae => \data|Menu|testCount|ALT_INV_out\(9),
	dataf => \data|Menu|testCount|ALT_INV_out\(10),
	combout => \data|Menu|testCount|Equal0~0_combout\);

-- Location: MLABCELL_X47_Y6_N30
\data|Menu|testCount|out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|out[1]~0_combout\ = ( \data|Menu|testCount|Equal0~2_combout\ & ( \data|Menu|testCount|Equal0~0_combout\ & ( (!\control|presentstate.draw_menu~q\) # ((!\data|Menu|testCount|out\(15) & (!\data|Menu|testCount|out\(8) & 
-- \data|Menu|testCount|Equal0~1_combout\))) ) ) ) # ( !\data|Menu|testCount|Equal0~2_combout\ & ( \data|Menu|testCount|Equal0~0_combout\ & ( !\control|presentstate.draw_menu~q\ ) ) ) # ( \data|Menu|testCount|Equal0~2_combout\ & ( 
-- !\data|Menu|testCount|Equal0~0_combout\ & ( !\control|presentstate.draw_menu~q\ ) ) ) # ( !\data|Menu|testCount|Equal0~2_combout\ & ( !\data|Menu|testCount|Equal0~0_combout\ & ( !\control|presentstate.draw_menu~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCount|ALT_INV_out\(15),
	datab => \data|Menu|testCount|ALT_INV_out\(8),
	datac => \data|Menu|testCount|ALT_INV_Equal0~1_combout\,
	datad => \control|ALT_INV_presentstate.draw_menu~q\,
	datae => \data|Menu|testCount|ALT_INV_Equal0~2_combout\,
	dataf => \data|Menu|testCount|ALT_INV_Equal0~0_combout\,
	combout => \data|Menu|testCount|out[1]~0_combout\);

-- Location: FF_X46_Y6_N1
\data|Menu|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~5_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(0));

-- Location: LABCELL_X46_Y6_N3
\data|Menu|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~9_sumout\ = SUM(( \data|Menu|testCount|out\(1) ) + ( GND ) + ( \data|Menu|testCount|Add0~6\ ))
-- \data|Menu|testCount|Add0~10\ = CARRY(( \data|Menu|testCount|out\(1) ) + ( GND ) + ( \data|Menu|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(1),
	cin => \data|Menu|testCount|Add0~6\,
	sumout => \data|Menu|testCount|Add0~9_sumout\,
	cout => \data|Menu|testCount|Add0~10\);

-- Location: FF_X46_Y6_N4
\data|Menu|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~9_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(1));

-- Location: LABCELL_X46_Y6_N6
\data|Menu|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~13_sumout\ = SUM(( \data|Menu|testCount|out\(2) ) + ( GND ) + ( \data|Menu|testCount|Add0~10\ ))
-- \data|Menu|testCount|Add0~14\ = CARRY(( \data|Menu|testCount|out\(2) ) + ( GND ) + ( \data|Menu|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(2),
	cin => \data|Menu|testCount|Add0~10\,
	sumout => \data|Menu|testCount|Add0~13_sumout\,
	cout => \data|Menu|testCount|Add0~14\);

-- Location: FF_X46_Y6_N7
\data|Menu|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~13_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(2));

-- Location: LABCELL_X46_Y6_N9
\data|Menu|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~17_sumout\ = SUM(( \data|Menu|testCount|out\(3) ) + ( GND ) + ( \data|Menu|testCount|Add0~14\ ))
-- \data|Menu|testCount|Add0~18\ = CARRY(( \data|Menu|testCount|out\(3) ) + ( GND ) + ( \data|Menu|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(3),
	cin => \data|Menu|testCount|Add0~14\,
	sumout => \data|Menu|testCount|Add0~17_sumout\,
	cout => \data|Menu|testCount|Add0~18\);

-- Location: FF_X46_Y6_N10
\data|Menu|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~17_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(3));

-- Location: LABCELL_X46_Y6_N12
\data|Menu|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~21_sumout\ = SUM(( \data|Menu|testCount|out\(4) ) + ( GND ) + ( \data|Menu|testCount|Add0~18\ ))
-- \data|Menu|testCount|Add0~22\ = CARRY(( \data|Menu|testCount|out\(4) ) + ( GND ) + ( \data|Menu|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(4),
	cin => \data|Menu|testCount|Add0~18\,
	sumout => \data|Menu|testCount|Add0~21_sumout\,
	cout => \data|Menu|testCount|Add0~22\);

-- Location: FF_X46_Y6_N14
\data|Menu|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~21_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(4));

-- Location: LABCELL_X46_Y6_N15
\data|Menu|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~25_sumout\ = SUM(( \data|Menu|testCount|out\(5) ) + ( GND ) + ( \data|Menu|testCount|Add0~22\ ))
-- \data|Menu|testCount|Add0~26\ = CARRY(( \data|Menu|testCount|out\(5) ) + ( GND ) + ( \data|Menu|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(5),
	cin => \data|Menu|testCount|Add0~22\,
	sumout => \data|Menu|testCount|Add0~25_sumout\,
	cout => \data|Menu|testCount|Add0~26\);

-- Location: FF_X46_Y6_N16
\data|Menu|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~25_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(5));

-- Location: LABCELL_X46_Y6_N18
\data|Menu|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~29_sumout\ = SUM(( \data|Menu|testCount|out\(6) ) + ( GND ) + ( \data|Menu|testCount|Add0~26\ ))
-- \data|Menu|testCount|Add0~30\ = CARRY(( \data|Menu|testCount|out\(6) ) + ( GND ) + ( \data|Menu|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(6),
	cin => \data|Menu|testCount|Add0~26\,
	sumout => \data|Menu|testCount|Add0~29_sumout\,
	cout => \data|Menu|testCount|Add0~30\);

-- Location: FF_X46_Y6_N19
\data|Menu|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~29_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(6));

-- Location: LABCELL_X46_Y6_N21
\data|Menu|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~33_sumout\ = SUM(( \data|Menu|testCount|out\(7) ) + ( GND ) + ( \data|Menu|testCount|Add0~30\ ))
-- \data|Menu|testCount|Add0~34\ = CARRY(( \data|Menu|testCount|out\(7) ) + ( GND ) + ( \data|Menu|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(7),
	cin => \data|Menu|testCount|Add0~30\,
	sumout => \data|Menu|testCount|Add0~33_sumout\,
	cout => \data|Menu|testCount|Add0~34\);

-- Location: FF_X46_Y6_N23
\data|Menu|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~33_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(7));

-- Location: LABCELL_X46_Y6_N24
\data|Menu|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~37_sumout\ = SUM(( \data|Menu|testCount|out\(8) ) + ( GND ) + ( \data|Menu|testCount|Add0~34\ ))
-- \data|Menu|testCount|Add0~38\ = CARRY(( \data|Menu|testCount|out\(8) ) + ( GND ) + ( \data|Menu|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(8),
	cin => \data|Menu|testCount|Add0~34\,
	sumout => \data|Menu|testCount|Add0~37_sumout\,
	cout => \data|Menu|testCount|Add0~38\);

-- Location: FF_X46_Y6_N25
\data|Menu|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~37_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(8));

-- Location: LABCELL_X46_Y6_N27
\data|Menu|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~41_sumout\ = SUM(( \data|Menu|testCount|out\(9) ) + ( GND ) + ( \data|Menu|testCount|Add0~38\ ))
-- \data|Menu|testCount|Add0~42\ = CARRY(( \data|Menu|testCount|out\(9) ) + ( GND ) + ( \data|Menu|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(9),
	cin => \data|Menu|testCount|Add0~38\,
	sumout => \data|Menu|testCount|Add0~41_sumout\,
	cout => \data|Menu|testCount|Add0~42\);

-- Location: FF_X46_Y6_N28
\data|Menu|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~41_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(9));

-- Location: LABCELL_X46_Y6_N30
\data|Menu|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~45_sumout\ = SUM(( \data|Menu|testCount|out\(10) ) + ( GND ) + ( \data|Menu|testCount|Add0~42\ ))
-- \data|Menu|testCount|Add0~46\ = CARRY(( \data|Menu|testCount|out\(10) ) + ( GND ) + ( \data|Menu|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(10),
	cin => \data|Menu|testCount|Add0~42\,
	sumout => \data|Menu|testCount|Add0~45_sumout\,
	cout => \data|Menu|testCount|Add0~46\);

-- Location: FF_X46_Y6_N31
\data|Menu|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~45_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(10));

-- Location: LABCELL_X46_Y6_N33
\data|Menu|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~49_sumout\ = SUM(( \data|Menu|testCount|out\(11) ) + ( GND ) + ( \data|Menu|testCount|Add0~46\ ))
-- \data|Menu|testCount|Add0~50\ = CARRY(( \data|Menu|testCount|out\(11) ) + ( GND ) + ( \data|Menu|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(11),
	cin => \data|Menu|testCount|Add0~46\,
	sumout => \data|Menu|testCount|Add0~49_sumout\,
	cout => \data|Menu|testCount|Add0~50\);

-- Location: FF_X46_Y6_N34
\data|Menu|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~49_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(11));

-- Location: LABCELL_X46_Y6_N36
\data|Menu|testCount|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|Menu|testCount|Add0~53_sumout\ = SUM(( \data|Menu|testCount|out\(12) ) + ( GND ) + ( \data|Menu|testCount|Add0~50\ ))
-- \data|Menu|testCount|Add0~54\ = CARRY(( \data|Menu|testCount|out\(12) ) + ( GND ) + ( \data|Menu|testCount|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|Menu|testCount|ALT_INV_out\(12),
	cin => \data|Menu|testCount|Add0~50\,
	sumout => \data|Menu|testCount|Add0~53_sumout\,
	cout => \data|Menu|testCount|Add0~54\);

-- Location: FF_X46_Y6_N37
\data|Menu|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~53_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(12));

-- Location: FF_X46_Y6_N40
\data|Menu|testCount|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~1_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out\(13));

-- Location: FF_X46_Y6_N22
\data|Menu|testCount|out[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCount|Add0~33_sumout\,
	sclr => \data|Menu|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCount|out[7]~DUPLICATE_q\);

-- Location: M10K_X41_Y5_N0
\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFC021FFCCC33FC7C733F330E60C03FFFFFFFFFFFF0087FF82641",
	mem_init1 => "F9F9CCFE0999938E7E0999C998664021FFE0F939E7E733FC3E664E3DFF2665364C990087FF3364E404040FCCD9993BF7FC8180817A24021FFDCC3C7E7E7B3F730E64EFDFF3662264C810087FFF3FFFF9F9E1FFCFFFFF8C7FCC39C818664021FFFFFFFFFFFFCFFFFFE7FF03FFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0200000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFF064CC33F3FE39E3E3FFFFFFFFFFFFC021FFFFFF",
	mem_init0 => "FD982641CFFCE67307F33CF0E0C1830087FFFFFF8660F9393FF399CC9FECF399F3E7CC021FFFFFFDD93264E4FE0278E73F03CFE60F9830087FFFFFF8E5CC3C73FF39FF3E7CCF399F3E7CC021FFFFFFFF9F3FFE01FCE7FCF9F03030E0F9830087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FF998719CE0F208199C339E7FFFFFFFFFFFF0087FF04",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/attack menu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|Menu|testCount|out\(13),
	portadatain => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: FF_X46_Y6_N53
\data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|Menu|testCount|out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M10K_X58_Y5_N0
\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CBA737FCFA766664E79FCCF3C383060C021FFC1F2E9CDFF309D899939E7FB3CE67CF9F30087FE66CC703820BA070666079FC0F3F983E60C021FFB987FFCFEFF19FFFFFF9E7F33CE67CF9F30087FFE7FFFF307FFE7FFFFFE607C0C0C383E60C021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0007FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FEEFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF83FF7BBFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF73FE9FFFA7FFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFF3DDFC9FFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FF4FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFEFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFF9FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFE07FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF2FF70FFFA7FFFFFFFFFFCCF3C383060FFFFFFFD39E3C1FFE9FFFFFFFFFFFB3CE67CF9F3FFFFFFF9E8400FFFA7FFFFFFFFFFC0F3F983E60FFFFFFFE77EFFFFFE9FFFFFFFFFFF33CE67CF9F3FFFFFFF83E7FFFFFA7FFFFFFFFFFC0C0C383E60FFFFFFFC207FFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DBFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFE9FF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB043FFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3D6FFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71BFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1EFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFE80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000000000000000000000000000000008000000000000000000000000000000000000002F",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFF83079F0E73FFFAFFFFFFFFFFFFFFFFFFFFFFFFFDFF9E7999CFFFEBFFFFFFFFFFFFFFFFFFFFFFFFF7FE70EF653FFFAFFFFFFFFFFFFFFFFFFFFFFFFFE0C199BD80FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFBE6666623FFFAFFFFFFFFFFFFFFFFFFFFFFFFFC1C199C39CFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000000000000000000000000002000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/attack menu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|Menu|testCount|ALT_INV_out\(13),
	portadatain => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y6_N51
\data|colour|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~0_combout\ = ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (!\data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\) ) ) # ( !\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- (\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & \data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \data|colour|Mux0~0_combout\);

-- Location: MLABCELL_X59_Y32_N0
\data|enemy_attack|draw_meowth|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~1_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~2\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~1_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~2\);

-- Location: MLABCELL_X59_Y32_N3
\data|enemy_attack|draw_meowth|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~5_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(1) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~2\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~6\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(1) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(1),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~2\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~5_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~6\);

-- Location: FF_X59_Y32_N4
\data|enemy_attack|draw_meowth|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~5_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(1));

-- Location: MLABCELL_X59_Y32_N6
\data|enemy_attack|draw_meowth|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~9_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(2) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~6\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~10\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(2) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(2),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~6\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~9_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~10\);

-- Location: FF_X59_Y32_N7
\data|enemy_attack|draw_meowth|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~9_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(2));

-- Location: MLABCELL_X59_Y32_N9
\data|enemy_attack|draw_meowth|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~13_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(3) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~10\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~14\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(3) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(3),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~10\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~13_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~14\);

-- Location: FF_X59_Y32_N10
\data|enemy_attack|draw_meowth|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~13_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(3));

-- Location: MLABCELL_X59_Y32_N12
\data|enemy_attack|draw_meowth|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~17_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(4) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~14\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~18\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(4) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(4),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~14\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~17_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~18\);

-- Location: FF_X59_Y32_N13
\data|enemy_attack|draw_meowth|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~17_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(4));

-- Location: MLABCELL_X59_Y32_N15
\data|enemy_attack|draw_meowth|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~21_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(5) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~18\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~22\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(5) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(5),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~18\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~21_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~22\);

-- Location: FF_X59_Y32_N17
\data|enemy_attack|draw_meowth|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~21_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(5));

-- Location: MLABCELL_X59_Y32_N18
\data|enemy_attack|draw_meowth|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~25_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~22\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~26\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(6) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(6),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~22\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~25_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~26\);

-- Location: FF_X59_Y32_N19
\data|enemy_attack|draw_meowth|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~25_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(6));

-- Location: MLABCELL_X59_Y32_N21
\data|enemy_attack|draw_meowth|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~29_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(7) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~26\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~30\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(7) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(7),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~26\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~29_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~30\);

-- Location: FF_X59_Y32_N22
\data|enemy_attack|draw_meowth|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~29_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(7));

-- Location: MLABCELL_X59_Y32_N24
\data|enemy_attack|draw_meowth|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~33_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(8) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~30\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~34\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(8) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(8),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~30\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~33_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~34\);

-- Location: FF_X59_Y32_N25
\data|enemy_attack|draw_meowth|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~33_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(8));

-- Location: MLABCELL_X59_Y32_N27
\data|enemy_attack|draw_meowth|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~37_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(9) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~34\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~38\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(9) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(9),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~34\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~37_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~38\);

-- Location: FF_X59_Y32_N28
\data|enemy_attack|draw_meowth|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~37_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(9));

-- Location: MLABCELL_X59_Y32_N30
\data|enemy_attack|draw_meowth|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~41_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(10) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~38\ ))
-- \data|enemy_attack|draw_meowth|testCount|Add0~42\ = CARRY(( \data|enemy_attack|draw_meowth|testCount|out\(10) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(10),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~38\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~41_sumout\,
	cout => \data|enemy_attack|draw_meowth|testCount|Add0~42\);

-- Location: FF_X59_Y32_N31
\data|enemy_attack|draw_meowth|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~41_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(10));

-- Location: MLABCELL_X59_Y32_N33
\data|enemy_attack|draw_meowth|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Add0~45_sumout\ = SUM(( \data|enemy_attack|draw_meowth|testCount|out\(11) ) + ( GND ) + ( \data|enemy_attack|draw_meowth|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(11),
	cin => \data|enemy_attack|draw_meowth|testCount|Add0~42\,
	sumout => \data|enemy_attack|draw_meowth|testCount|Add0~45_sumout\);

-- Location: FF_X59_Y32_N34
\data|enemy_attack|draw_meowth|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~45_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(11));

-- Location: MLABCELL_X59_Y32_N42
\data|enemy_attack|draw_meowth|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Equal0~1_combout\ = ( \data|enemy_attack|draw_meowth|testCount|out\(3) & ( !\data|enemy_attack|draw_meowth|testCount|out\(2) & ( (\data|enemy_attack|draw_meowth|testCount|out\(11) & 
-- (!\data|enemy_attack|draw_meowth|testCount|out\(1) & !\data|enemy_attack|draw_meowth|testCount|out\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(11),
	datab => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(1),
	datac => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(0),
	datae => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(3),
	dataf => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(2),
	combout => \data|enemy_attack|draw_meowth|testCount|Equal0~1_combout\);

-- Location: MLABCELL_X59_Y32_N36
\data|enemy_attack|draw_meowth|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|Equal0~0_combout\ = ( !\data|enemy_attack|draw_meowth|testCount|out\(6) & ( !\data|enemy_attack|draw_meowth|testCount|out\(5) & ( (!\data|enemy_attack|draw_meowth|testCount|out\(8) & 
-- (\data|enemy_attack|draw_meowth|testCount|out\(10) & \data|enemy_attack|draw_meowth|testCount|out\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(8),
	datac => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(10),
	datad => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(9),
	datae => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(6),
	dataf => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(5),
	combout => \data|enemy_attack|draw_meowth|testCount|Equal0~0_combout\);

-- Location: MLABCELL_X59_Y32_N48
\data|enemy_attack|draw_meowth|testCount|out[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\ = ( \control|WideOr59~1_combout\ & ( \data|enemy_attack|draw_meowth|testCount|out\(4) ) ) # ( \control|WideOr59~1_combout\ & ( !\data|enemy_attack|draw_meowth|testCount|out\(4) ) ) # ( 
-- !\control|WideOr59~1_combout\ & ( !\data|enemy_attack|draw_meowth|testCount|out\(4) & ( (\data|enemy_attack|draw_meowth|testCount|out\(7) & (\data|enemy_attack|draw_meowth|testCount|Equal0~1_combout\ & 
-- \data|enemy_attack|draw_meowth|testCount|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(7),
	datab => \data|enemy_attack|draw_meowth|testCount|ALT_INV_Equal0~1_combout\,
	datac => \data|enemy_attack|draw_meowth|testCount|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_WideOr59~1_combout\,
	dataf => \data|enemy_attack|draw_meowth|testCount|ALT_INV_out\(4),
	combout => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\);

-- Location: FF_X59_Y32_N1
\data|enemy_attack|draw_meowth|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|enemy_attack|draw_meowth|testCount|Add0~1_sumout\,
	sclr => \data|enemy_attack|draw_meowth|testCount|out[10]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|enemy_attack|draw_meowth|testCount|out\(0));

-- Location: M10K_X58_Y32_N0
\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFF0003FFFFFFFFFFFFFFFCC8AB3FFFF03AA33FFFFFFFFFFFFFFF3ABFF0FFC3FEA8CFFFFFFFFFFFFFFFF3FFFFC00FFFAFCFFFFFFFFFFFFFFFFFC0FFC3FC3F000FFFFFFFFFFFFFFFFFFFC3FFFFFC3FFFFFFFFFFFFFFFFFFFFFC30FFFFFCFFFFFFFFFFFFFFFFFFFFF0FF3FFFFF3FFFFFFFFFFFFFFFFFFFF3FFCFFFFFF3F",
	mem_init2 => "03FFFFFFFFFFFFFFFF3FF03FFFFFCC3F0FFFFFFFFFFFFFFF3FC3F3FFFFF0FFFCFFFFFFFFFFFFFF3B0FFCFFFFFFFFFF003FFFFFFFFFFFCA8FFFCFFFFFFC3F0F33FFFFFFFFFFF2A3FFF3FFFFFCF3FCF33FFFFFFFFFF3A80FF3FFFFF0FF3FFFCFFFFFFFFFFCA8ACF3FFFFF03FCFFFF3FFFFFFFFFF2B0EC3FFFFFF30FC3FF3FFFFFFFFFFCA3C03FFFCCFFFC3F003FFFFFFFFFFF3B0F3FFFC000F3F3FFFFFFFFFFFFFFF2A80FFCCFFFC00F3FC0FFFFFFFFFFFCEA8FFCFFFFFFFCF00FFFFFFFFFFFFFCC03FCFFFFFFFFFFFC0FFFFFFFFFFFFCF3FF3CF33FF3FFC0FFFFFFFFFFFFFFC0FF3F3CCFFCCFF3FFFFFFFFFFFFFFFCFFCFFF33FF33CCFFFFFFFFFFFFFFFF3FCFF",
	mem_init1 => "CF3FFFCF33FFFFFFFFFFFFFFF3FF3FFC3FFFCF3F0FFFFFFFFFFFFFFCFF03FFFF03FC3C3C3FFFFFFFFFFFFF3FC23FFF3F3FFCF0FFFFFFFFFFFFFF3FF0A0CF3FF3FC3FC3FFFFFFFFFFFFCC00AA83CFFCF083FFFFFFFFFFFFFFF0CF0AA0C3FF32A8FFFFFFFFFFFFFFF33CF0A03CFFCCAA3FFFFFFFFFFFFFFCFF3CC00C3FF32A83FFFFFFFFFFFFFF3FCF303333F0C2A0FFFFFFFFFFFFFFCFFFFCFCCF0330003FFFFFFFFFFFFFFCFFFCFF33FFCCC00FFFFFFFFFFFFFFFC3F0FFF3FFF33F0FFFFFFFFFFFFFFFFF03FFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/meowth/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth3843x3:meowth|altsyncram:altsyncram_component|altsyncram_vgs1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3843,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y32_N48
\data|colour|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~1_combout\ = ( \data|colour|Mux0~0_combout\ & ( \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(2) & ( (!\control|WideOr58~combout\) # ((!\control|WideOr59~combout\ & 
-- ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(2)))) # (\control|WideOr59~combout\ & (\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( !\data|colour|Mux0~0_combout\ & ( 
-- \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(2) & ( (!\control|WideOr58~combout\ & (((!\control|WideOr59~combout\)))) # (\control|WideOr58~combout\ & ((!\control|WideOr59~combout\ & 
-- ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(2)))) # (\control|WideOr59~combout\ & (\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(2))))) ) ) ) # ( \data|colour|Mux0~0_combout\ & ( 
-- !\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(2) & ( (!\control|WideOr58~combout\ & (((\control|WideOr59~combout\)))) # (\control|WideOr58~combout\ & ((!\control|WideOr59~combout\ & 
-- ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(2)))) # (\control|WideOr59~combout\ & (\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(2))))) ) ) ) # ( !\data|colour|Mux0~0_combout\ & ( 
-- !\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(2) & ( (\control|WideOr58~combout\ & ((!\control|WideOr59~combout\ & ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(2)))) # (\control|WideOr59~combout\ & 
-- (\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr58~combout\,
	datab => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \control|ALT_INV_WideOr59~combout\,
	datae => \data|colour|ALT_INV_Mux0~0_combout\,
	dataf => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \data|colour|Mux0~1_combout\);

-- Location: LABCELL_X42_Y32_N54
\data|colour|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~2_combout\ = ( \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(2) & ( \data|colour|Mux0~1_combout\ & ( (!\control|WideOr58~combout\ & (\control|WideOr59~combout\ & 
-- (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(2) & \control|WideOr57~combout\))) ) ) ) # ( !\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(2) & ( \data|colour|Mux0~1_combout\ & ( (!\control|WideOr58~combout\ & 
-- (\control|WideOr57~combout\ & ((!\control|WideOr59~combout\) # (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(2))))) ) ) ) # ( \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(2) & ( !\data|colour|Mux0~1_combout\ & ( 
-- (!\control|WideOr57~combout\) # ((!\control|WideOr58~combout\ & (\control|WideOr59~combout\ & !\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(2)))) ) ) ) # ( !\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(2) & ( 
-- !\data|colour|Mux0~1_combout\ & ( (!\control|WideOr57~combout\) # ((!\control|WideOr58~combout\ & ((!\control|WideOr59~combout\) # (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101000111111110010000000000000101010000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr58~combout\,
	datab => \control|ALT_INV_WideOr59~combout\,
	datac => \data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \control|ALT_INV_WideOr57~combout\,
	datae => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \data|colour|ALT_INV_Mux0~1_combout\,
	combout => \data|colour|Mux0~2_combout\);

-- Location: LABCELL_X10_Y10_N0
\data|attack_three|draw_t_pika|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~1_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_t_pika|testCount|Add0~2\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~1_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~2\);

-- Location: LABCELL_X10_Y10_N3
\data|attack_three|draw_t_pika|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~5_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~2\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~6\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(1) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(1),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~2\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~5_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~6\);

-- Location: FF_X10_Y10_N5
\data|attack_three|draw_t_pika|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~5_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(1));

-- Location: LABCELL_X10_Y10_N6
\data|attack_three|draw_t_pika|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~9_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(2) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~6\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~10\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(2) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(2),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~6\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~9_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~10\);

-- Location: FF_X10_Y10_N8
\data|attack_three|draw_t_pika|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~9_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(2));

-- Location: LABCELL_X10_Y10_N9
\data|attack_three|draw_t_pika|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~13_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(3) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~10\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~14\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(3) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(3),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~10\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~13_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~14\);

-- Location: FF_X10_Y10_N11
\data|attack_three|draw_t_pika|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~13_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(3));

-- Location: LABCELL_X10_Y10_N12
\data|attack_three|draw_t_pika|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~17_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(4) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~14\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~18\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(4) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(4),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~14\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~17_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~18\);

-- Location: FF_X10_Y10_N14
\data|attack_three|draw_t_pika|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~17_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(4));

-- Location: LABCELL_X10_Y10_N15
\data|attack_three|draw_t_pika|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~21_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~18\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~22\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(5) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(5),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~18\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~21_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~22\);

-- Location: FF_X10_Y10_N17
\data|attack_three|draw_t_pika|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~21_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(5));

-- Location: LABCELL_X10_Y10_N18
\data|attack_three|draw_t_pika|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~25_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(6) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~22\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~26\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(6) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(6),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~22\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~25_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~26\);

-- Location: FF_X10_Y10_N20
\data|attack_three|draw_t_pika|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~25_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(6));

-- Location: LABCELL_X10_Y10_N21
\data|attack_three|draw_t_pika|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~29_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(7) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~26\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~30\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(7) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(7),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~26\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~29_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~30\);

-- Location: FF_X10_Y10_N23
\data|attack_three|draw_t_pika|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~29_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(7));

-- Location: LABCELL_X10_Y10_N24
\data|attack_three|draw_t_pika|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~33_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(8) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~30\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~34\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(8) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(8),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~30\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~33_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~34\);

-- Location: FF_X10_Y10_N26
\data|attack_three|draw_t_pika|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~33_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(8));

-- Location: LABCELL_X10_Y10_N27
\data|attack_three|draw_t_pika|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~37_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(9) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~34\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~38\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(9) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(9),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~34\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~37_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~38\);

-- Location: FF_X10_Y10_N29
\data|attack_three|draw_t_pika|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~37_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(9));

-- Location: LABCELL_X10_Y10_N30
\data|attack_three|draw_t_pika|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~41_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(10) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~38\ ))
-- \data|attack_three|draw_t_pika|testCount|Add0~42\ = CARRY(( \data|attack_three|draw_t_pika|testCount|out\(10) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(10),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~38\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~41_sumout\,
	cout => \data|attack_three|draw_t_pika|testCount|Add0~42\);

-- Location: FF_X10_Y10_N32
\data|attack_three|draw_t_pika|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~41_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(10));

-- Location: LABCELL_X10_Y10_N33
\data|attack_three|draw_t_pika|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Add0~45_sumout\ = SUM(( \data|attack_three|draw_t_pika|testCount|out\(11) ) + ( GND ) + ( \data|attack_three|draw_t_pika|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(11),
	cin => \data|attack_three|draw_t_pika|testCount|Add0~42\,
	sumout => \data|attack_three|draw_t_pika|testCount|Add0~45_sumout\);

-- Location: FF_X10_Y10_N35
\data|attack_three|draw_t_pika|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~45_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(11));

-- Location: LABCELL_X10_Y10_N48
\data|attack_three|draw_t_pika|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Equal0~0_combout\ = ( !\data|attack_three|draw_t_pika|testCount|out\(7) & ( \data|attack_three|draw_t_pika|testCount|out\(8) & ( (\data|attack_three|draw_t_pika|testCount|out\(11) & 
-- (!\data|attack_three|draw_t_pika|testCount|out\(10) & \data|attack_three|draw_t_pika|testCount|out\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(11),
	datab => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(10),
	datac => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(9),
	datae => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(7),
	dataf => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(8),
	combout => \data|attack_three|draw_t_pika|testCount|Equal0~0_combout\);

-- Location: LABCELL_X10_Y10_N39
\data|attack_three|draw_t_pika|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|Equal0~1_combout\ = ( !\data|attack_three|draw_t_pika|testCount|out\(1) & ( !\data|attack_three|draw_t_pika|testCount|out\(3) & ( (\data|attack_three|draw_t_pika|testCount|out\(6) & 
-- (\data|attack_three|draw_t_pika|testCount|out\(5) & !\data|attack_three|draw_t_pika|testCount|out\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(6),
	datab => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(5),
	datac => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(4),
	datae => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(1),
	dataf => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(3),
	combout => \data|attack_three|draw_t_pika|testCount|Equal0~1_combout\);

-- Location: LABCELL_X10_Y10_N54
\data|attack_three|draw_t_pika|testCount|out[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\ = ( \control|presentstate.reset_state~q\ & ( \data|attack_three|draw_t_pika|testCount|out\(2) & ( !\control|enable_draw_pika_vt~combout\ ) ) ) # ( !\control|presentstate.reset_state~q\ & ( 
-- \data|attack_three|draw_t_pika|testCount|out\(2) ) ) # ( \control|presentstate.reset_state~q\ & ( !\data|attack_three|draw_t_pika|testCount|out\(2) & ( (!\control|enable_draw_pika_vt~combout\) # ((!\data|attack_three|draw_t_pika|testCount|out\(0) & 
-- (\data|attack_three|draw_t_pika|testCount|Equal0~0_combout\ & \data|attack_three|draw_t_pika|testCount|Equal0~1_combout\))) ) ) ) # ( !\control|presentstate.reset_state~q\ & ( !\data|attack_three|draw_t_pika|testCount|out\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110011001100111011111111111111111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(0),
	datab => \control|ALT_INV_enable_draw_pika_vt~combout\,
	datac => \data|attack_three|draw_t_pika|testCount|ALT_INV_Equal0~0_combout\,
	datad => \data|attack_three|draw_t_pika|testCount|ALT_INV_Equal0~1_combout\,
	datae => \control|ALT_INV_presentstate.reset_state~q\,
	dataf => \data|attack_three|draw_t_pika|testCount|ALT_INV_out\(2),
	combout => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\);

-- Location: FF_X10_Y10_N2
\data|attack_three|draw_t_pika|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_t_pika|testCount|Add0~1_sumout\,
	sclr => \data|attack_three|draw_t_pika|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_t_pika|testCount|out\(0));

-- Location: M10K_X14_Y10_N0
\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC3FFFFFFFFFFFFFFFFFFFFFFC000FC00C3F3FFFFFFFFFFFFFFF3FF000FFC000FFFFFFFFFFFFFC3FFFFFFFFFFFC03FFFFFFFFFFF3CFFFFFFFFFA8FC0FFFFFFFFFFCF3FFFFFFFFCA3FC3FFFFFFFFFCF3FFFFFFAAA22AF303FFFFFFFC3CFFFFFAAAA88808FCFFFFFFC03F3FFFEAAAA8A0A28F00FFFFC0C00FFFFFAAAA22ACA3FF3FFFC30FF3FFFFFEAA8ABCACF0C3FFF33FFFFFFFFFFFF02F3F03C0FFFCF3FFFFFFFFFFFFCFCF0FF00FFF33FFFFFFFFFFFFF3CF3FFCF0FFC330FFFFFFFFAAA8F23FFFCF3FFCF3C3FFFFAAAAA8FC3FFFF3CFFFC3FF3FFFAAAAAA3FFFFFFF30FFFCFFF3FFF",
	mem_init1 => "EAAAA8FFF3FFFCF3FFC3FF3FFFFFEAAA3FC0FFFF30FFFC0F3FFFFFFFFFCC0F3FFFF33FFFFCCFAFFFFFFFF03FCFFFFCC3FFFF0FAAFFFFFFFFFFC3FFFF30FFFF03EABFFFFFFFFFF0FFFFF33FFFCCFAAFFFFFFFFFFC3FFFFCCFFFF33FAFFFFFFFFFFCF3FFFF33FFFCF33FFFFFFFFFFF3CFFFFF03FFC3C03FFFFFFFFFFCF3FFFFCCFFF0FC0FFFFFFFFFFCFCFFFFF33FFC3F33FFFFFFFFFF3FCFFFFF03FFCFF3FFFFFFFFFF3FF3FFFFC0FFF3FCFFFFFFFFFFCFFCFFFF003FFC3FCFFFFFFFFFCFFFCFC03F3FFFC3F3FFFFFFFFCFFFF00FFF0FFFF033FFFFFFFFC0FFFFFFFC0FFFFF0CFFF3FFFFCFCFFFFFFC0FFFFF3CFFFC003FFFFC3FFFFCFFFFFF0F3FFCFFC3FFFFF",
	mem_init0 => "3FFFF3FFFFFF0CFFF3FFF3FFFFC0FFF0FFFFFFF0FFF3FFFF0FFFF00FFF3FFFFFF03FFCFFFFFC3FFC003FC3FFFFF30FFCFFFFFFF03F0003F0FFFFFC03FF3FFFFFFFF00000FCFFFFFF003F3FFFFFFFFFF0000F3FFFFF000FCFFFFFFFFFFFF003C3FFFFF000CFFC00FFFFFFFFFF03FFFFFC000FFF303FFFCFFFFFCFFFFFFC0003FFC3C03FC00CFC03FFFFFF0003FC03FCC0C0000F03FFFFFFF003FF03FFF000FFC00FFFFFFFFC03300CFFFFFFFFFF3FFFFFFFFF00C0FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/thundershock pikachu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component|altsyncram_mst1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3021,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y29_N39
\data|colour|Mux0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~11_combout\ = ( !\control|WideOr58~combout\ & ( \control|choose_vt~combout\ ) ) # ( !\control|WideOr58~combout\ & ( !\control|choose_vt~combout\ & ( !\control|WideOr59~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr59~combout\,
	datae => \control|ALT_INV_WideOr58~combout\,
	dataf => \control|ALT_INV_choose_vt~combout\,
	combout => \data|colour|Mux0~11_combout\);

-- Location: LABCELL_X27_Y25_N0
\data|attack_three|draw_hurt_meowth|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~1_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~2\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~1_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~2\);

-- Location: LABCELL_X27_Y25_N3
\data|attack_three|draw_hurt_meowth|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~5_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(1) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~2\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~6\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(1) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(1),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~2\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~5_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~6\);

-- Location: FF_X27_Y25_N5
\data|attack_three|draw_hurt_meowth|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~5_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(1));

-- Location: LABCELL_X27_Y25_N6
\data|attack_three|draw_hurt_meowth|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~9_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~6\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~10\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(2) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(2),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~6\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~9_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~10\);

-- Location: FF_X27_Y25_N8
\data|attack_three|draw_hurt_meowth|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~9_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(2));

-- Location: LABCELL_X27_Y25_N9
\data|attack_three|draw_hurt_meowth|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~13_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~10\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~14\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(3) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(3),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~10\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~13_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~14\);

-- Location: FF_X27_Y25_N11
\data|attack_three|draw_hurt_meowth|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~13_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(3));

-- Location: LABCELL_X27_Y25_N12
\data|attack_three|draw_hurt_meowth|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~17_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(4) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~14\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~18\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(4) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(4),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~14\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~17_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~18\);

-- Location: FF_X27_Y25_N14
\data|attack_three|draw_hurt_meowth|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~17_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(4));

-- Location: LABCELL_X27_Y25_N15
\data|attack_three|draw_hurt_meowth|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~21_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(5) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~18\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~22\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(5) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(5),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~18\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~21_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~22\);

-- Location: FF_X27_Y25_N17
\data|attack_three|draw_hurt_meowth|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~21_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(5));

-- Location: LABCELL_X27_Y25_N18
\data|attack_three|draw_hurt_meowth|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~25_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~22\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~26\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(6) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(6),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~22\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~25_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~26\);

-- Location: FF_X27_Y25_N20
\data|attack_three|draw_hurt_meowth|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~25_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(6));

-- Location: LABCELL_X27_Y25_N21
\data|attack_three|draw_hurt_meowth|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~29_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(7) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~26\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~30\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(7) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(7),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~26\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~29_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~30\);

-- Location: FF_X27_Y25_N23
\data|attack_three|draw_hurt_meowth|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~29_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(7));

-- Location: LABCELL_X27_Y25_N24
\data|attack_three|draw_hurt_meowth|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~33_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(8) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~30\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~34\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(8) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(8),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~30\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~33_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~34\);

-- Location: FF_X27_Y25_N26
\data|attack_three|draw_hurt_meowth|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~33_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(8));

-- Location: LABCELL_X27_Y25_N27
\data|attack_three|draw_hurt_meowth|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~37_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(9) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~34\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~38\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(9) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(9),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~34\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~37_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~38\);

-- Location: FF_X27_Y25_N29
\data|attack_three|draw_hurt_meowth|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~37_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(9));

-- Location: LABCELL_X27_Y25_N30
\data|attack_three|draw_hurt_meowth|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~41_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(10) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~38\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~42\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(10) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(10),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~38\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~41_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~42\);

-- Location: FF_X27_Y25_N32
\data|attack_three|draw_hurt_meowth|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~41_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(10));

-- Location: LABCELL_X27_Y25_N33
\data|attack_three|draw_hurt_meowth|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~45_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(11) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~42\ ))
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~46\ = CARRY(( \data|attack_three|draw_hurt_meowth|testCount|out\(11) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(11),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~42\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~45_sumout\,
	cout => \data|attack_three|draw_hurt_meowth|testCount|Add0~46\);

-- Location: FF_X27_Y25_N35
\data|attack_three|draw_hurt_meowth|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~45_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(11));

-- Location: LABCELL_X27_Y25_N36
\data|attack_three|draw_hurt_meowth|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Add0~49_sumout\ = SUM(( \data|attack_three|draw_hurt_meowth|testCount|out\(12) ) + ( GND ) + ( \data|attack_three|draw_hurt_meowth|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(12),
	cin => \data|attack_three|draw_hurt_meowth|testCount|Add0~46\,
	sumout => \data|attack_three|draw_hurt_meowth|testCount|Add0~49_sumout\);

-- Location: FF_X27_Y25_N38
\data|attack_three|draw_hurt_meowth|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~49_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(12));

-- Location: LABCELL_X27_Y24_N33
\data|attack_three|draw_hurt_meowth|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Equal0~1_combout\ = ( \data|attack_three|draw_hurt_meowth|testCount|out\(12) & ( !\data|attack_three|draw_hurt_meowth|testCount|out\(0) & ( (!\data|attack_three|draw_hurt_meowth|testCount|out\(1) & 
-- \data|attack_three|draw_hurt_meowth|testCount|out\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(1),
	datac => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(3),
	datae => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(12),
	dataf => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(0),
	combout => \data|attack_three|draw_hurt_meowth|testCount|Equal0~1_combout\);

-- Location: LABCELL_X27_Y24_N24
\data|attack_three|draw_hurt_meowth|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Equal0~0_combout\ = ( \data|attack_three|draw_hurt_meowth|testCount|out\(7) & ( !\data|attack_three|draw_hurt_meowth|testCount|out\(4) & ( (!\data|attack_three|draw_hurt_meowth|testCount|out\(6) & 
-- (!\data|attack_three|draw_hurt_meowth|testCount|out\(8) & !\data|attack_three|draw_hurt_meowth|testCount|out\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(6),
	datab => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(8),
	datac => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(5),
	datae => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(7),
	dataf => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(4),
	combout => \data|attack_three|draw_hurt_meowth|testCount|Equal0~0_combout\);

-- Location: LABCELL_X27_Y24_N36
\data|attack_three|draw_hurt_meowth|testCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|Equal0~2_combout\ = ( !\data|attack_three|draw_hurt_meowth|testCount|out\(11) & ( \data|attack_three|draw_hurt_meowth|testCount|Equal0~0_combout\ & ( 
-- (\data|attack_three|draw_hurt_meowth|testCount|Equal0~1_combout\ & (!\data|attack_three|draw_hurt_meowth|testCount|out\(10) & !\data|attack_three|draw_hurt_meowth|testCount|out\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~1_combout\,
	datab => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(10),
	datac => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(2),
	datae => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(11),
	dataf => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_three|draw_hurt_meowth|testCount|Equal0~2_combout\);

-- Location: LABCELL_X27_Y25_N57
\data|attack_three|draw_hurt_meowth|testCount|out[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\ = ( \data|attack_three|draw_hurt_meowth|testCount|out\(9) & ( \control|enable_draw_hurt_meowth~combout\ & ( (!\control|presentstate.reset_state~q\) # 
-- (\data|attack_three|draw_hurt_meowth|testCount|Equal0~2_combout\) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|testCount|out\(9) & ( \control|enable_draw_hurt_meowth~combout\ & ( !\control|presentstate.reset_state~q\ ) ) ) # ( 
-- \data|attack_three|draw_hurt_meowth|testCount|out\(9) & ( !\control|enable_draw_hurt_meowth~combout\ ) ) # ( !\data|attack_three|draw_hurt_meowth|testCount|out\(9) & ( !\control|enable_draw_hurt_meowth~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_Equal0~2_combout\,
	datac => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|attack_three|draw_hurt_meowth|testCount|ALT_INV_out\(9),
	dataf => \control|ALT_INV_enable_draw_hurt_meowth~combout\,
	combout => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\);

-- Location: FF_X27_Y25_N2
\data|attack_three|draw_hurt_meowth|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_three|draw_hurt_meowth|testCount|Add0~1_sumout\,
	sclr => \data|attack_three|draw_hurt_meowth|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_three|draw_hurt_meowth|testCount|out\(0));

-- Location: M10K_X26_Y25_N0
\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE01FFF01FFFFFFFFFFEAF7FC7D7FFFFFFFFFF7FCF9FEBFFFFFFFFFFDFF83FFBFFFFFFFFFFF8F9E703FFFFFFFFFFFF9FFE7FFFFFFFFFFFFF93FFBFFFFFFFFFFFFF3DFFDFFFFFF",
	mem_init1 => "FFFFFFF7EFFF71FFFFFFFFFFF7C7FFA73FFFFFFFFFF79DFFCFEFFFFFFFFFF73EFFFFF07FFFFFFFFBBFBFFE735FFFFFFFFDDFDFFEDED7FFFFFFFDE3DFFCF7FBFFFFFFFEEEDFFC7BFDFFFFFFFF739FFF4E7DFFFFFFFFB61FEBF9C1FFFFFFFFDCDFE0377FFFFFFFFFF78FAFE0DE3FFFFFFFFBEFBFFFB0FFFFFFFFFE87BFFFFF8FFFFFFFFFB7DFFFFE3FFFFFFFFFE3DFFFFF7FFFFFFFFFFBEFD7EBBFFFFFFFFFFDEFF7FBDFFFFFFFFFFDF7F5FAF3FFFFFFFFFEF1FF1FE67FFFFFFFFF797F77ECFFFFFFFFFF7CCB7DE79FFFFFFFFFA0F9BEC9FFFFFFFFFFCB3C9F5EFFFFFFFFFFD6CC6FAF7FFFFFFFFFEF6827D79FFFFFFFFFF7B455C9CFFFFFFFFFFBFEEB1407FFFF",
	mem_init0 => "FFFFFEFEF5FA83FFFFFFFFFF9CFDFD73FFFFFFFFFFF1FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/meowth hurt/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth73x65x3:vtmeowth|altsyncram:altsyncram_component|altsyncram_50t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 4745,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y29_N42
\data|colour|Mux0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~12_combout\ = ( !\control|WideOr58~combout\ & ( \control|WideOr59~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr59~combout\,
	datae => \control|ALT_INV_WideOr58~combout\,
	combout => \data|colour|Mux0~12_combout\);

-- Location: LABCELL_X13_Y16_N30
\data|attack_two|S_tb|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~1_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|S_tb|testCount|Add0~2\ = CARRY(( \data|attack_two|S_tb|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_two|S_tb|testCount|Add0~1_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~2\);

-- Location: LABCELL_X13_Y16_N33
\data|attack_two|S_tb|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~5_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~2\ ))
-- \data|attack_two|S_tb|testCount|Add0~6\ = CARRY(( \data|attack_two|S_tb|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(1),
	cin => \data|attack_two|S_tb|testCount|Add0~2\,
	sumout => \data|attack_two|S_tb|testCount|Add0~5_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~6\);

-- Location: FF_X13_Y16_N35
\data|attack_two|S_tb|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~5_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(1));

-- Location: LABCELL_X13_Y16_N36
\data|attack_two|S_tb|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~9_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~6\ ))
-- \data|attack_two|S_tb|testCount|Add0~10\ = CARRY(( \data|attack_two|S_tb|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(2),
	cin => \data|attack_two|S_tb|testCount|Add0~6\,
	sumout => \data|attack_two|S_tb|testCount|Add0~9_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~10\);

-- Location: FF_X13_Y16_N37
\data|attack_two|S_tb|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~9_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(2));

-- Location: LABCELL_X13_Y16_N39
\data|attack_two|S_tb|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~13_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~10\ ))
-- \data|attack_two|S_tb|testCount|Add0~14\ = CARRY(( \data|attack_two|S_tb|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(3),
	cin => \data|attack_two|S_tb|testCount|Add0~10\,
	sumout => \data|attack_two|S_tb|testCount|Add0~13_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~14\);

-- Location: FF_X13_Y16_N40
\data|attack_two|S_tb|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~13_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(3));

-- Location: LABCELL_X13_Y16_N42
\data|attack_two|S_tb|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~17_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~14\ ))
-- \data|attack_two|S_tb|testCount|Add0~18\ = CARRY(( \data|attack_two|S_tb|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(4),
	cin => \data|attack_two|S_tb|testCount|Add0~14\,
	sumout => \data|attack_two|S_tb|testCount|Add0~17_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~18\);

-- Location: FF_X13_Y16_N43
\data|attack_two|S_tb|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~17_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(4));

-- Location: LABCELL_X13_Y16_N45
\data|attack_two|S_tb|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~21_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~18\ ))
-- \data|attack_two|S_tb|testCount|Add0~22\ = CARRY(( \data|attack_two|S_tb|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(5),
	cin => \data|attack_two|S_tb|testCount|Add0~18\,
	sumout => \data|attack_two|S_tb|testCount|Add0~21_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~22\);

-- Location: FF_X13_Y16_N47
\data|attack_two|S_tb|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~21_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(5));

-- Location: LABCELL_X13_Y16_N48
\data|attack_two|S_tb|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~25_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~22\ ))
-- \data|attack_two|S_tb|testCount|Add0~26\ = CARRY(( \data|attack_two|S_tb|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(6),
	cin => \data|attack_two|S_tb|testCount|Add0~22\,
	sumout => \data|attack_two|S_tb|testCount|Add0~25_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~26\);

-- Location: FF_X13_Y16_N49
\data|attack_two|S_tb|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~25_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(6));

-- Location: LABCELL_X13_Y16_N51
\data|attack_two|S_tb|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~29_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~26\ ))
-- \data|attack_two|S_tb|testCount|Add0~30\ = CARRY(( \data|attack_two|S_tb|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(7),
	cin => \data|attack_two|S_tb|testCount|Add0~26\,
	sumout => \data|attack_two|S_tb|testCount|Add0~29_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~30\);

-- Location: FF_X13_Y16_N52
\data|attack_two|S_tb|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~29_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(7));

-- Location: LABCELL_X13_Y16_N54
\data|attack_two|S_tb|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~33_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~30\ ))
-- \data|attack_two|S_tb|testCount|Add0~34\ = CARRY(( \data|attack_two|S_tb|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(8),
	cin => \data|attack_two|S_tb|testCount|Add0~30\,
	sumout => \data|attack_two|S_tb|testCount|Add0~33_sumout\,
	cout => \data|attack_two|S_tb|testCount|Add0~34\);

-- Location: FF_X13_Y16_N55
\data|attack_two|S_tb|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~33_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(8));

-- Location: LABCELL_X13_Y16_N57
\data|attack_two|S_tb|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Add0~37_sumout\ = SUM(( \data|attack_two|S_tb|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|S_tb|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(9),
	cin => \data|attack_two|S_tb|testCount|Add0~34\,
	sumout => \data|attack_two|S_tb|testCount|Add0~37_sumout\);

-- Location: FF_X13_Y16_N59
\data|attack_two|S_tb|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~37_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(9));

-- Location: LABCELL_X13_Y16_N27
\data|attack_two|S_tb|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Equal0~1_combout\ = ( \data|attack_two|S_tb|testCount|out\(7) & ( (\data|attack_two|S_tb|testCount|out\(5) & (\data|attack_two|S_tb|testCount|out\(9) & \data|attack_two|S_tb|testCount|out\(8))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|S_tb|testCount|ALT_INV_out\(5),
	datac => \data|attack_two|S_tb|testCount|ALT_INV_out\(9),
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(8),
	dataf => \data|attack_two|S_tb|testCount|ALT_INV_out\(7),
	combout => \data|attack_two|S_tb|testCount|Equal0~1_combout\);

-- Location: LABCELL_X13_Y16_N24
\data|attack_two|S_tb|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|Equal0~0_combout\ = ( !\data|attack_two|S_tb|testCount|out\(0) & ( (!\data|attack_two|S_tb|testCount|out\(3) & (!\data|attack_two|S_tb|testCount|out\(1) & !\data|attack_two|S_tb|testCount|out\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCount|ALT_INV_out\(3),
	datac => \data|attack_two|S_tb|testCount|ALT_INV_out\(1),
	datad => \data|attack_two|S_tb|testCount|ALT_INV_out\(2),
	dataf => \data|attack_two|S_tb|testCount|ALT_INV_out\(0),
	combout => \data|attack_two|S_tb|testCount|Equal0~0_combout\);

-- Location: LABCELL_X13_Y16_N6
\data|attack_two|S_tb|testCount|out[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|S_tb|testCount|out[1]~0_combout\ = ( \control|presentstate.draw_tb_1~q\ & ( \data|attack_two|S_tb|testCount|Equal0~0_combout\ & ( (\data|attack_two|S_tb|testCount|Equal0~1_combout\ & (\data|attack_two|S_tb|testCount|out\(4) & 
-- !\data|attack_two|S_tb|testCount|out\(6))) ) ) ) # ( !\control|presentstate.draw_tb_1~q\ & ( \data|attack_two|S_tb|testCount|Equal0~0_combout\ ) ) # ( !\control|presentstate.draw_tb_1~q\ & ( !\data|attack_two|S_tb|testCount|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|testCount|ALT_INV_Equal0~1_combout\,
	datab => \data|attack_two|S_tb|testCount|ALT_INV_out\(4),
	datac => \data|attack_two|S_tb|testCount|ALT_INV_out\(6),
	datae => \control|ALT_INV_presentstate.draw_tb_1~q\,
	dataf => \data|attack_two|S_tb|testCount|ALT_INV_Equal0~0_combout\,
	combout => \data|attack_two|S_tb|testCount|out[1]~0_combout\);

-- Location: FF_X13_Y16_N31
\data|attack_two|S_tb|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~1_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out\(0));

-- Location: FF_X13_Y16_N34
\data|attack_two|S_tb|testCount|out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|S_tb|testCount|Add0~5_sumout\,
	sclr => \data|attack_two|S_tb|testCount|out[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|S_tb|testCount|out[1]~DUPLICATE_q\);

-- Location: M10K_X14_Y16_N0
\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => "000000000000000000000000000000000000000001C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701806018060180701C0701C0701C0701806018060180701C0701C0701C0701806018060180701C0701C0701C0701C06018060180601C0701C0701C0701C06018060180601C0701C0701C0701C06018060180601C0701C0701C0701C07018060180601C0701C0701C0701C07018060180601C0701C0701C0701C07018060180601C0701C0701C0701C070180601",
	mem_init3 => "80701C0701C0701C0701C07018060180701C0701C0701C0701C07018060180701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C06018060180701C0701C0701C0701C06018060180701C0701C0701C0701C06018060180701C0701C0701C0701806018060180701C0701C0701C0701806018060180701C0701C0701C0701806018060180701C0701C0701C0701C0601806018060180701C0701C0701C0601806018060180701C0701C0701C0601806018060180701C0701C0701C0701806018060180701C0701C0701C0701806018060180701C0701C0701C0701806018060180",
	mem_init2 => "701C0701C0701C0601806018060180601C0701C0701C0601806018060180601C0701C0701C0601806018060180601C0701C07018060180601806018060180701C07018060180601806018060180701C07018060180601806018060180701C06018060180601806018060180601C06018060180601806018060180601C06018060180601806018060180601C07018060180601806018060180601C07018060180601806018060180601C07018060180601806018060180601C0701C06018060180601C0701C0701C0701C06018060180601C0701C0701C0701C06018060180601C0701C0701C0701C0701C06018060180701C0701C0701C0701C0601806018070",
	mem_init1 => "1C0701C0701C0701C06018060180701C0701C0701C0701C07018060180701C0701C0701C0701C07018060180701C0701C0701C0701C07018060180701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C06018060180701C0701C0701C0701C06018060180701C0701C0701C0701C06018060180701C0701C0701C0701C07018060180601C0701C0701C0701C07018060180601C0701C0701C0701C07018060180601C0701C0701C0701C0701C060180601C",
	mem_init0 => "0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C07018060180601C0701C0701C0701C07018060180601C0701C0701C0701C07018060180601C0701C0701C0701C06018060180701C0701C0701C0701C06018060180701C0701C0701C0701C06018060180701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C060180601C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C0701C07",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/small thunder/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder36x28x3:smallthunder|altsyncram:altsyncram_component|altsyncram_j5t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 10,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1008,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 10,
	port_b_data_width => 10,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y9_N0
\data|attack_two|tb_pika|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~1_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|tb_pika|testCount|Add0~2\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_two|tb_pika|testCount|Add0~1_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~2\);

-- Location: LABCELL_X4_Y9_N3
\data|attack_two|tb_pika|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~5_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~2\ ))
-- \data|attack_two|tb_pika|testCount|Add0~6\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(1),
	cin => \data|attack_two|tb_pika|testCount|Add0~2\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~5_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~6\);

-- Location: FF_X4_Y9_N4
\data|attack_two|tb_pika|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~5_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(1));

-- Location: LABCELL_X4_Y9_N6
\data|attack_two|tb_pika|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~9_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~6\ ))
-- \data|attack_two|tb_pika|testCount|Add0~10\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(2),
	cin => \data|attack_two|tb_pika|testCount|Add0~6\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~9_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~10\);

-- Location: FF_X4_Y9_N7
\data|attack_two|tb_pika|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~9_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(2));

-- Location: LABCELL_X4_Y9_N9
\data|attack_two|tb_pika|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~13_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~10\ ))
-- \data|attack_two|tb_pika|testCount|Add0~14\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(3),
	cin => \data|attack_two|tb_pika|testCount|Add0~10\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~13_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~14\);

-- Location: FF_X4_Y9_N10
\data|attack_two|tb_pika|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~13_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(3));

-- Location: LABCELL_X4_Y9_N12
\data|attack_two|tb_pika|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~17_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~14\ ))
-- \data|attack_two|tb_pika|testCount|Add0~18\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(4),
	cin => \data|attack_two|tb_pika|testCount|Add0~14\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~17_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~18\);

-- Location: FF_X4_Y9_N13
\data|attack_two|tb_pika|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~17_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(4));

-- Location: LABCELL_X4_Y9_N15
\data|attack_two|tb_pika|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~21_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~18\ ))
-- \data|attack_two|tb_pika|testCount|Add0~22\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(5),
	cin => \data|attack_two|tb_pika|testCount|Add0~18\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~21_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~22\);

-- Location: FF_X4_Y9_N16
\data|attack_two|tb_pika|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~21_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(5));

-- Location: LABCELL_X4_Y9_N18
\data|attack_two|tb_pika|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~25_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~22\ ))
-- \data|attack_two|tb_pika|testCount|Add0~26\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(6),
	cin => \data|attack_two|tb_pika|testCount|Add0~22\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~25_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~26\);

-- Location: FF_X4_Y9_N19
\data|attack_two|tb_pika|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~25_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(6));

-- Location: LABCELL_X4_Y9_N21
\data|attack_two|tb_pika|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~29_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~26\ ))
-- \data|attack_two|tb_pika|testCount|Add0~30\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(7),
	cin => \data|attack_two|tb_pika|testCount|Add0~26\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~29_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~30\);

-- Location: FF_X4_Y9_N22
\data|attack_two|tb_pika|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~29_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(7));

-- Location: LABCELL_X4_Y9_N24
\data|attack_two|tb_pika|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~33_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~30\ ))
-- \data|attack_two|tb_pika|testCount|Add0~34\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(8),
	cin => \data|attack_two|tb_pika|testCount|Add0~30\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~33_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~34\);

-- Location: FF_X4_Y9_N26
\data|attack_two|tb_pika|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~33_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(8));

-- Location: LABCELL_X4_Y9_N36
\data|attack_two|tb_pika|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Equal0~0_combout\ = ( !\data|attack_two|tb_pika|testCount|out\(7) & ( (!\data|attack_two|tb_pika|testCount|out\(3) & (!\data|attack_two|tb_pika|testCount|out\(4) & (\data|attack_two|tb_pika|testCount|out\(5) & 
-- !\data|attack_two|tb_pika|testCount|out\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCount|ALT_INV_out\(3),
	datab => \data|attack_two|tb_pika|testCount|ALT_INV_out\(4),
	datac => \data|attack_two|tb_pika|testCount|ALT_INV_out\(5),
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(2),
	dataf => \data|attack_two|tb_pika|testCount|ALT_INV_out\(7),
	combout => \data|attack_two|tb_pika|testCount|Equal0~0_combout\);

-- Location: LABCELL_X4_Y9_N27
\data|attack_two|tb_pika|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~37_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~34\ ))
-- \data|attack_two|tb_pika|testCount|Add0~38\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(9),
	cin => \data|attack_two|tb_pika|testCount|Add0~34\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~37_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~38\);

-- Location: FF_X4_Y9_N28
\data|attack_two|tb_pika|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~37_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(9));

-- Location: LABCELL_X4_Y9_N30
\data|attack_two|tb_pika|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~41_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(10) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~38\ ))
-- \data|attack_two|tb_pika|testCount|Add0~42\ = CARRY(( \data|attack_two|tb_pika|testCount|out\(10) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(10),
	cin => \data|attack_two|tb_pika|testCount|Add0~38\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~41_sumout\,
	cout => \data|attack_two|tb_pika|testCount|Add0~42\);

-- Location: FF_X4_Y9_N31
\data|attack_two|tb_pika|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~41_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(10));

-- Location: LABCELL_X4_Y9_N33
\data|attack_two|tb_pika|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Add0~45_sumout\ = SUM(( \data|attack_two|tb_pika|testCount|out\(11) ) + ( GND ) + ( \data|attack_two|tb_pika|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|tb_pika|testCount|ALT_INV_out\(11),
	cin => \data|attack_two|tb_pika|testCount|Add0~42\,
	sumout => \data|attack_two|tb_pika|testCount|Add0~45_sumout\);

-- Location: FF_X4_Y9_N34
\data|attack_two|tb_pika|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~45_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(11));

-- Location: LABCELL_X4_Y9_N42
\data|attack_two|tb_pika|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|Equal0~1_combout\ = ( !\data|attack_two|tb_pika|testCount|out\(0) & ( !\data|attack_two|tb_pika|testCount|out\(10) & ( (\data|attack_two|tb_pika|testCount|out\(6) & (\data|attack_two|tb_pika|testCount|out\(9) & 
-- \data|attack_two|tb_pika|testCount|out\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCount|ALT_INV_out\(6),
	datab => \data|attack_two|tb_pika|testCount|ALT_INV_out\(9),
	datac => \data|attack_two|tb_pika|testCount|ALT_INV_out\(11),
	datae => \data|attack_two|tb_pika|testCount|ALT_INV_out\(0),
	dataf => \data|attack_two|tb_pika|testCount|ALT_INV_out\(10),
	combout => \data|attack_two|tb_pika|testCount|Equal0~1_combout\);

-- Location: LABCELL_X4_Y9_N48
\data|attack_two|tb_pika|testCount|out[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|tb_pika|testCount|out[2]~0_combout\ = ( \control|presentstate.draw_pikachu_tb~q\ & ( \data|attack_two|tb_pika|testCount|Equal0~1_combout\ & ( (\data|attack_two|tb_pika|testCount|out\(8) & (!\data|attack_two|tb_pika|testCount|out\(1) & 
-- \data|attack_two|tb_pika|testCount|Equal0~0_combout\)) ) ) ) # ( !\control|presentstate.draw_pikachu_tb~q\ & ( \data|attack_two|tb_pika|testCount|Equal0~1_combout\ ) ) # ( !\control|presentstate.draw_pikachu_tb~q\ & ( 
-- !\data|attack_two|tb_pika|testCount|Equal0~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|testCount|ALT_INV_out\(8),
	datab => \data|attack_two|tb_pika|testCount|ALT_INV_out\(1),
	datac => \data|attack_two|tb_pika|testCount|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.draw_pikachu_tb~q\,
	dataf => \data|attack_two|tb_pika|testCount|ALT_INV_Equal0~1_combout\,
	combout => \data|attack_two|tb_pika|testCount|out[2]~0_combout\);

-- Location: FF_X4_Y9_N2
\data|attack_two|tb_pika|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|tb_pika|testCount|Add0~1_sumout\,
	sclr => \data|attack_two|tb_pika|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|tb_pika|testCount|out\(0));

-- Location: M10K_X5_Y9_N0
\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC3FFFFFFFFFFFFFFFFFFFFFFC000FC00C3F3FFFFFFFFFFFFFFF3FF000FFC000FFFFFFFFFFFFFC3FFFFFFFFFFFC03FFFFFFFFFFF3CFFFFFFFFFA8FC0FFFFFFFFFFCF3FFFFFFFFCA3FC3FFFFFFFFFCF3FFFFFFAAA22AF303FFFFFFFC3CFFFFFAAAA88808FCFFFFFFC03F3FFFEAAAA8A0A28F00FFFFC0C00FFFFFAAAA22ACA3FF3FFFC30FF3FFFFFEAA8ABCACF0C3FFF33FFFFFFFFFFFF02F3F03C0FFFCF3FFFFFFFFFFFFCFCF0FF00FFF33FFFFFFFFFFFFF3CF3FFCF0FFC330FFFFFFFFAAA8F23FFFCF3FFCF3C3FFFFAAAAA8FC3FFFF3CFFFC3FF3FFFAAAAAA3FFFFFFF30FFFCFFF3FFF",
	mem_init1 => "EAAAA8FFF3FFFCF3FFC3FF3FFFFFEAAA3FC0FFFF30FFFC0F3FFFFFFFFFCC0F3FFFF33FFFFCCFAFFFFFFFF03FCFFFFCC3FFFF0FAAFFFFFFFFFFC3FFFF30FFFF03EABFFFFFFFFFF0FFFFF33FFFCCFAAFFFFFFFFFFC3FFFFCCFFFF33FAFFFFFFFFFFCF3FFFF33FFFCF33FFFFFFFFFFF3CFFFFF03FFC3C03FFFFFFFFFFCF3FFFFCCFFF0FC0FFFFFFFFFFCFCFFFFF33FFC3F33FFFFFFFFFF3FCFFFFF03FFCFF3FFFFFFFFFF3FF3FFFFC0FFF3FCFFFFFFFFFFCFFCFFFF003FFC3FCFFFFFFFFFCFFFCFC03F3FFFC3F3FFFFFFFFCFFFF00FFF0FFFF033FFFFFFFFC0FFFFFFFC0FFFFF0CFFF3FFFFCFCFFFFFFC0FFFFF3CFFFC003FFFFC3FFFFCFFFFFF0F3FFCFFC3FFFFF",
	mem_init0 => "3FFFF3FFFFFF0CFFF3FFF3FFFFC0FFF0FFFFFFF0FFF3FFFF0FFFF00FFF3FFFFFF03FFCFFFFFC3FFC003FC3FFFFF30FFCFFFFFFF03F0003F0FFFFFC03FF3FFFFFFFF00000FCFFFFFF003F3FFFFFFFFFF0000F3FFFFF000FCFFFFFFFFFFFF003C3FFFFF000CFFC00FFFFFFFFFF03FFFFFC000FFF303FFFCFFFFFCFFFFFFC0003FFC3C03FC00CFC03FFFFFF0003FC03FCC0C0000F03FFFFFFF003FF03FFF000FFC00FFFFFFFFC03300CFFFFFFFFFF3FFFFFFFFF00C0FFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/thundershock pikachu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component|altsyncram_mst1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3021,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y6_N0
\data|attack_two|M_tb|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~1_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|M_tb|testCount|Add0~2\ = CARRY(( \data|attack_two|M_tb|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_two|M_tb|testCount|Add0~1_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~2\);

-- Location: LABCELL_X4_Y6_N3
\data|attack_two|M_tb|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~5_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~2\ ))
-- \data|attack_two|M_tb|testCount|Add0~6\ = CARRY(( \data|attack_two|M_tb|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(1),
	cin => \data|attack_two|M_tb|testCount|Add0~2\,
	sumout => \data|attack_two|M_tb|testCount|Add0~5_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~6\);

-- Location: FF_X4_Y6_N4
\data|attack_two|M_tb|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~5_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(1));

-- Location: LABCELL_X4_Y6_N6
\data|attack_two|M_tb|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~9_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~6\ ))
-- \data|attack_two|M_tb|testCount|Add0~10\ = CARRY(( \data|attack_two|M_tb|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(2),
	cin => \data|attack_two|M_tb|testCount|Add0~6\,
	sumout => \data|attack_two|M_tb|testCount|Add0~9_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~10\);

-- Location: FF_X4_Y6_N7
\data|attack_two|M_tb|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~9_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(2));

-- Location: LABCELL_X4_Y6_N9
\data|attack_two|M_tb|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~13_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~10\ ))
-- \data|attack_two|M_tb|testCount|Add0~14\ = CARRY(( \data|attack_two|M_tb|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(3),
	cin => \data|attack_two|M_tb|testCount|Add0~10\,
	sumout => \data|attack_two|M_tb|testCount|Add0~13_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~14\);

-- Location: FF_X4_Y6_N10
\data|attack_two|M_tb|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~13_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(3));

-- Location: LABCELL_X4_Y6_N12
\data|attack_two|M_tb|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~17_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~14\ ))
-- \data|attack_two|M_tb|testCount|Add0~18\ = CARRY(( \data|attack_two|M_tb|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(4),
	cin => \data|attack_two|M_tb|testCount|Add0~14\,
	sumout => \data|attack_two|M_tb|testCount|Add0~17_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~18\);

-- Location: FF_X4_Y6_N13
\data|attack_two|M_tb|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~17_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(4));

-- Location: LABCELL_X4_Y6_N15
\data|attack_two|M_tb|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~21_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~18\ ))
-- \data|attack_two|M_tb|testCount|Add0~22\ = CARRY(( \data|attack_two|M_tb|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(5),
	cin => \data|attack_two|M_tb|testCount|Add0~18\,
	sumout => \data|attack_two|M_tb|testCount|Add0~21_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~22\);

-- Location: FF_X4_Y6_N17
\data|attack_two|M_tb|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~21_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(5));

-- Location: LABCELL_X4_Y6_N18
\data|attack_two|M_tb|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~25_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~22\ ))
-- \data|attack_two|M_tb|testCount|Add0~26\ = CARRY(( \data|attack_two|M_tb|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(6),
	cin => \data|attack_two|M_tb|testCount|Add0~22\,
	sumout => \data|attack_two|M_tb|testCount|Add0~25_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~26\);

-- Location: FF_X4_Y6_N20
\data|attack_two|M_tb|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~25_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(6));

-- Location: LABCELL_X4_Y6_N21
\data|attack_two|M_tb|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~29_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~26\ ))
-- \data|attack_two|M_tb|testCount|Add0~30\ = CARRY(( \data|attack_two|M_tb|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(7),
	cin => \data|attack_two|M_tb|testCount|Add0~26\,
	sumout => \data|attack_two|M_tb|testCount|Add0~29_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~30\);

-- Location: FF_X4_Y6_N22
\data|attack_two|M_tb|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~29_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(7));

-- Location: LABCELL_X4_Y6_N24
\data|attack_two|M_tb|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~33_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~30\ ))
-- \data|attack_two|M_tb|testCount|Add0~34\ = CARRY(( \data|attack_two|M_tb|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(8),
	cin => \data|attack_two|M_tb|testCount|Add0~30\,
	sumout => \data|attack_two|M_tb|testCount|Add0~33_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~34\);

-- Location: FF_X4_Y6_N25
\data|attack_two|M_tb|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~33_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(8));

-- Location: LABCELL_X4_Y6_N27
\data|attack_two|M_tb|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~37_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~34\ ))
-- \data|attack_two|M_tb|testCount|Add0~38\ = CARRY(( \data|attack_two|M_tb|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(9),
	cin => \data|attack_two|M_tb|testCount|Add0~34\,
	sumout => \data|attack_two|M_tb|testCount|Add0~37_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~38\);

-- Location: FF_X4_Y6_N28
\data|attack_two|M_tb|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~37_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(9));

-- Location: LABCELL_X4_Y6_N30
\data|attack_two|M_tb|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~41_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(10) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~38\ ))
-- \data|attack_two|M_tb|testCount|Add0~42\ = CARRY(( \data|attack_two|M_tb|testCount|out\(10) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(10),
	cin => \data|attack_two|M_tb|testCount|Add0~38\,
	sumout => \data|attack_two|M_tb|testCount|Add0~41_sumout\,
	cout => \data|attack_two|M_tb|testCount|Add0~42\);

-- Location: FF_X4_Y6_N31
\data|attack_two|M_tb|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~41_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(10));

-- Location: LABCELL_X4_Y6_N33
\data|attack_two|M_tb|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Add0~45_sumout\ = SUM(( \data|attack_two|M_tb|testCount|out\(11) ) + ( GND ) + ( \data|attack_two|M_tb|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(11),
	cin => \data|attack_two|M_tb|testCount|Add0~42\,
	sumout => \data|attack_two|M_tb|testCount|Add0~45_sumout\);

-- Location: FF_X4_Y6_N34
\data|attack_two|M_tb|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~45_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(11));

-- Location: LABCELL_X4_Y6_N42
\data|attack_two|M_tb|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Equal0~1_combout\ = ( !\data|attack_two|M_tb|testCount|out\(8) & ( (!\data|attack_two|M_tb|testCount|out\(6) & (!\data|attack_two|M_tb|testCount|out\(5) & (!\data|attack_two|M_tb|testCount|out\(9) & 
-- !\data|attack_two|M_tb|testCount|out\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCount|ALT_INV_out\(6),
	datab => \data|attack_two|M_tb|testCount|ALT_INV_out\(5),
	datac => \data|attack_two|M_tb|testCount|ALT_INV_out\(9),
	datad => \data|attack_two|M_tb|testCount|ALT_INV_out\(7),
	dataf => \data|attack_two|M_tb|testCount|ALT_INV_out\(8),
	combout => \data|attack_two|M_tb|testCount|Equal0~1_combout\);

-- Location: LABCELL_X4_Y6_N36
\data|attack_two|M_tb|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|Equal0~0_combout\ = ( !\data|attack_two|M_tb|testCount|out\(3) & ( !\data|attack_two|M_tb|testCount|out\(2) & ( (!\data|attack_two|M_tb|testCount|out\(10) & (\data|attack_two|M_tb|testCount|out\(1) & 
-- \data|attack_two|M_tb|testCount|out\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCount|ALT_INV_out\(10),
	datab => \data|attack_two|M_tb|testCount|ALT_INV_out\(1),
	datac => \data|attack_two|M_tb|testCount|ALT_INV_out\(0),
	datae => \data|attack_two|M_tb|testCount|ALT_INV_out\(3),
	dataf => \data|attack_two|M_tb|testCount|ALT_INV_out\(2),
	combout => \data|attack_two|M_tb|testCount|Equal0~0_combout\);

-- Location: LABCELL_X4_Y6_N48
\data|attack_two|M_tb|testCount|out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|M_tb|testCount|out[3]~0_combout\ = ( \control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCount|out\(4) & ( (\data|attack_two|M_tb|testCount|out\(11) & (\data|attack_two|M_tb|testCount|Equal0~1_combout\ & 
-- \data|attack_two|M_tb|testCount|Equal0~0_combout\)) ) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( \data|attack_two|M_tb|testCount|out\(4) ) ) # ( !\control|presentstate.draw_tb_2~q\ & ( !\data|attack_two|M_tb|testCount|out\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|M_tb|testCount|ALT_INV_out\(11),
	datab => \data|attack_two|M_tb|testCount|ALT_INV_Equal0~1_combout\,
	datac => \data|attack_two|M_tb|testCount|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_presentstate.draw_tb_2~q\,
	dataf => \data|attack_two|M_tb|testCount|ALT_INV_out\(4),
	combout => \data|attack_two|M_tb|testCount|out[3]~0_combout\);

-- Location: FF_X4_Y6_N1
\data|attack_two|M_tb|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~1_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out\(0));

-- Location: FF_X4_Y6_N19
\data|attack_two|M_tb|testCount|out[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCount|Add0~25_sumout\,
	sclr => \data|attack_two|M_tb|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCount|out[6]~DUPLICATE_q\);

-- Location: M10K_X5_Y6_N0
\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/medium thunder/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder44x47x3:mediumthunder|altsyncram:altsyncram_component|altsyncram_49t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2068,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y14_N0
\data|attack_two|L_tb|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~1_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_two|L_tb|testCount|Add0~2\ = CARRY(( \data|attack_two|L_tb|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_two|L_tb|testCount|Add0~1_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~2\);

-- Location: LABCELL_X4_Y14_N3
\data|attack_two|L_tb|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~5_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~2\ ))
-- \data|attack_two|L_tb|testCount|Add0~6\ = CARRY(( \data|attack_two|L_tb|testCount|out\(1) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(1),
	cin => \data|attack_two|L_tb|testCount|Add0~2\,
	sumout => \data|attack_two|L_tb|testCount|Add0~5_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~6\);

-- Location: FF_X4_Y14_N4
\data|attack_two|L_tb|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~5_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(1));

-- Location: LABCELL_X4_Y14_N6
\data|attack_two|L_tb|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~9_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~6\ ))
-- \data|attack_two|L_tb|testCount|Add0~10\ = CARRY(( \data|attack_two|L_tb|testCount|out\(2) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(2),
	cin => \data|attack_two|L_tb|testCount|Add0~6\,
	sumout => \data|attack_two|L_tb|testCount|Add0~9_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~10\);

-- Location: FF_X4_Y14_N7
\data|attack_two|L_tb|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~9_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(2));

-- Location: LABCELL_X4_Y14_N9
\data|attack_two|L_tb|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~13_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~10\ ))
-- \data|attack_two|L_tb|testCount|Add0~14\ = CARRY(( \data|attack_two|L_tb|testCount|out\(3) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(3),
	cin => \data|attack_two|L_tb|testCount|Add0~10\,
	sumout => \data|attack_two|L_tb|testCount|Add0~13_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~14\);

-- Location: FF_X4_Y14_N10
\data|attack_two|L_tb|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~13_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(3));

-- Location: LABCELL_X4_Y14_N12
\data|attack_two|L_tb|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~17_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~14\ ))
-- \data|attack_two|L_tb|testCount|Add0~18\ = CARRY(( \data|attack_two|L_tb|testCount|out\(4) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(4),
	cin => \data|attack_two|L_tb|testCount|Add0~14\,
	sumout => \data|attack_two|L_tb|testCount|Add0~17_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~18\);

-- Location: FF_X4_Y14_N13
\data|attack_two|L_tb|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~17_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(4));

-- Location: LABCELL_X4_Y14_N15
\data|attack_two|L_tb|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~21_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~18\ ))
-- \data|attack_two|L_tb|testCount|Add0~22\ = CARRY(( \data|attack_two|L_tb|testCount|out\(5) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(5),
	cin => \data|attack_two|L_tb|testCount|Add0~18\,
	sumout => \data|attack_two|L_tb|testCount|Add0~21_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~22\);

-- Location: FF_X4_Y14_N17
\data|attack_two|L_tb|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~21_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(5));

-- Location: LABCELL_X4_Y14_N18
\data|attack_two|L_tb|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~25_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~22\ ))
-- \data|attack_two|L_tb|testCount|Add0~26\ = CARRY(( \data|attack_two|L_tb|testCount|out\(6) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(6),
	cin => \data|attack_two|L_tb|testCount|Add0~22\,
	sumout => \data|attack_two|L_tb|testCount|Add0~25_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~26\);

-- Location: FF_X4_Y14_N19
\data|attack_two|L_tb|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~25_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(6));

-- Location: LABCELL_X4_Y14_N21
\data|attack_two|L_tb|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~29_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~26\ ))
-- \data|attack_two|L_tb|testCount|Add0~30\ = CARRY(( \data|attack_two|L_tb|testCount|out\(7) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(7),
	cin => \data|attack_two|L_tb|testCount|Add0~26\,
	sumout => \data|attack_two|L_tb|testCount|Add0~29_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~30\);

-- Location: FF_X4_Y14_N22
\data|attack_two|L_tb|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~29_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(7));

-- Location: LABCELL_X4_Y14_N24
\data|attack_two|L_tb|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~33_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~30\ ))
-- \data|attack_two|L_tb|testCount|Add0~34\ = CARRY(( \data|attack_two|L_tb|testCount|out\(8) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(8),
	cin => \data|attack_two|L_tb|testCount|Add0~30\,
	sumout => \data|attack_two|L_tb|testCount|Add0~33_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~34\);

-- Location: FF_X4_Y14_N25
\data|attack_two|L_tb|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~33_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(8));

-- Location: LABCELL_X4_Y14_N27
\data|attack_two|L_tb|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~37_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~34\ ))
-- \data|attack_two|L_tb|testCount|Add0~38\ = CARRY(( \data|attack_two|L_tb|testCount|out\(9) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(9),
	cin => \data|attack_two|L_tb|testCount|Add0~34\,
	sumout => \data|attack_two|L_tb|testCount|Add0~37_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~38\);

-- Location: FF_X4_Y14_N28
\data|attack_two|L_tb|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~37_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(9));

-- Location: LABCELL_X4_Y14_N30
\data|attack_two|L_tb|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~41_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(10) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~38\ ))
-- \data|attack_two|L_tb|testCount|Add0~42\ = CARRY(( \data|attack_two|L_tb|testCount|out\(10) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(10),
	cin => \data|attack_two|L_tb|testCount|Add0~38\,
	sumout => \data|attack_two|L_tb|testCount|Add0~41_sumout\,
	cout => \data|attack_two|L_tb|testCount|Add0~42\);

-- Location: FF_X4_Y14_N31
\data|attack_two|L_tb|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~41_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(10));

-- Location: LABCELL_X4_Y14_N33
\data|attack_two|L_tb|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Add0~45_sumout\ = SUM(( \data|attack_two|L_tb|testCount|out\(11) ) + ( GND ) + ( \data|attack_two|L_tb|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(11),
	cin => \data|attack_two|L_tb|testCount|Add0~42\,
	sumout => \data|attack_two|L_tb|testCount|Add0~45_sumout\);

-- Location: FF_X4_Y14_N35
\data|attack_two|L_tb|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~45_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(11));

-- Location: LABCELL_X4_Y14_N36
\data|attack_two|L_tb|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Equal0~0_combout\ = ( \data|attack_two|L_tb|testCount|out\(0) & ( \data|attack_two|L_tb|testCount|out\(8) & ( (\data|attack_two|L_tb|testCount|out\(11) & (!\data|attack_two|L_tb|testCount|out\(9) & 
-- \data|attack_two|L_tb|testCount|out\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCount|ALT_INV_out\(11),
	datab => \data|attack_two|L_tb|testCount|ALT_INV_out\(9),
	datac => \data|attack_two|L_tb|testCount|ALT_INV_out\(10),
	datae => \data|attack_two|L_tb|testCount|ALT_INV_out\(0),
	dataf => \data|attack_two|L_tb|testCount|ALT_INV_out\(8),
	combout => \data|attack_two|L_tb|testCount|Equal0~0_combout\);

-- Location: LABCELL_X4_Y14_N42
\data|attack_two|L_tb|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|Equal0~1_combout\ = ( !\data|attack_two|L_tb|testCount|out\(4) & ( \data|attack_two|L_tb|testCount|out\(6) & ( (\data|attack_two|L_tb|testCount|out\(2) & (!\data|attack_two|L_tb|testCount|out\(3) & 
-- !\data|attack_two|L_tb|testCount|out\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|attack_two|L_tb|testCount|ALT_INV_out\(2),
	datac => \data|attack_two|L_tb|testCount|ALT_INV_out\(3),
	datad => \data|attack_two|L_tb|testCount|ALT_INV_out\(5),
	datae => \data|attack_two|L_tb|testCount|ALT_INV_out\(4),
	dataf => \data|attack_two|L_tb|testCount|ALT_INV_out\(6),
	combout => \data|attack_two|L_tb|testCount|Equal0~1_combout\);

-- Location: LABCELL_X4_Y14_N48
\data|attack_two|L_tb|testCount|out[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_two|L_tb|testCount|out[8]~0_combout\ = ( \control|presentstate.draw_tb_3~q\ & ( \control|presentstate.erase_tb~q\ & ( (\data|attack_two|L_tb|testCount|Equal0~0_combout\ & (\data|attack_two|L_tb|testCount|out\(1) & 
-- (\data|attack_two|L_tb|testCount|out\(7) & \data|attack_two|L_tb|testCount|Equal0~1_combout\))) ) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( \control|presentstate.erase_tb~q\ & ( (\data|attack_two|L_tb|testCount|Equal0~0_combout\ & 
-- (\data|attack_two|L_tb|testCount|out\(1) & (\data|attack_two|L_tb|testCount|out\(7) & \data|attack_two|L_tb|testCount|Equal0~1_combout\))) ) ) ) # ( \control|presentstate.draw_tb_3~q\ & ( !\control|presentstate.erase_tb~q\ & ( 
-- (\data|attack_two|L_tb|testCount|Equal0~0_combout\ & (\data|attack_two|L_tb|testCount|out\(1) & (\data|attack_two|L_tb|testCount|out\(7) & \data|attack_two|L_tb|testCount|Equal0~1_combout\))) ) ) ) # ( !\control|presentstate.draw_tb_3~q\ & ( 
-- !\control|presentstate.erase_tb~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCount|ALT_INV_Equal0~0_combout\,
	datab => \data|attack_two|L_tb|testCount|ALT_INV_out\(1),
	datac => \data|attack_two|L_tb|testCount|ALT_INV_out\(7),
	datad => \data|attack_two|L_tb|testCount|ALT_INV_Equal0~1_combout\,
	datae => \control|ALT_INV_presentstate.draw_tb_3~q\,
	dataf => \control|ALT_INV_presentstate.erase_tb~q\,
	combout => \data|attack_two|L_tb|testCount|out[8]~0_combout\);

-- Location: FF_X4_Y14_N1
\data|attack_two|L_tb|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~1_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out\(0));

-- Location: FF_X4_Y14_N34
\data|attack_two|L_tb|testCount|out[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|L_tb|testCount|Add0~45_sumout\,
	sclr => \data|attack_two|L_tb|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|L_tb|testCount|out[11]~DUPLICATE_q\);

-- Location: M10K_X5_Y13_N0
\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/large thunder/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder63x56x3:largethunder|altsyncram:altsyncram_component|altsyncram_g5t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3528,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: MLABCELL_X6_Y13_N24
\data|colour|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~3_combout\ = ( \data|x|Mux1~1_combout\ & ( \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(2) & ( (!\data|x|Mux1~0_combout\) # (\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(2)) 
-- ) ) ) # ( !\data|x|Mux1~1_combout\ & ( \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(2) & ( (\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2) & \data|x|Mux1~0_combout\) ) ) ) # ( 
-- \data|x|Mux1~1_combout\ & ( !\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(2) & ( (\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(2) & \data|x|Mux1~0_combout\) ) ) ) # ( !\data|x|Mux1~1_combout\ 
-- & ( !\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(2) & ( (\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2) & \data|x|Mux1~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000110000001100000101000001011111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datac => \data|x|ALT_INV_Mux1~0_combout\,
	datae => \data|x|ALT_INV_Mux1~1_combout\,
	dataf => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \data|colour|Mux0~3_combout\);

-- Location: MLABCELL_X39_Y20_N0
\data|team_menu|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~5_sumout\ = SUM(( \data|team_menu|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|team_menu|testCount|Add0~6\ = CARRY(( \data|team_menu|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|team_menu|testCount|Add0~5_sumout\,
	cout => \data|team_menu|testCount|Add0~6\);

-- Location: MLABCELL_X39_Y20_N54
\data|team_menu|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Equal0~1_combout\ = ( \data|team_menu|testCount|out\(4) & ( \data|team_menu|testCount|out\(2) & ( (\data|team_menu|testCount|out\(6) & (\data|team_menu|testCount|out\(5) & !\data|team_menu|testCount|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCount|ALT_INV_out\(6),
	datab => \data|team_menu|testCount|ALT_INV_out\(5),
	datac => \data|team_menu|testCount|ALT_INV_out\(3),
	datae => \data|team_menu|testCount|ALT_INV_out\(4),
	dataf => \data|team_menu|testCount|ALT_INV_out\(2),
	combout => \data|team_menu|testCount|Equal0~1_combout\);

-- Location: MLABCELL_X39_Y20_N39
\data|team_menu|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~1_sumout\ = SUM(( \data|team_menu|testCount|out\(13) ) + ( GND ) + ( \data|team_menu|testCount|Add0~54\ ))
-- \data|team_menu|testCount|Add0~2\ = CARRY(( \data|team_menu|testCount|out\(13) ) + ( GND ) + ( \data|team_menu|testCount|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(13),
	cin => \data|team_menu|testCount|Add0~54\,
	sumout => \data|team_menu|testCount|Add0~1_sumout\,
	cout => \data|team_menu|testCount|Add0~2\);

-- Location: MLABCELL_X39_Y20_N42
\data|team_menu|testCount|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~57_sumout\ = SUM(( \data|team_menu|testCount|out\(14) ) + ( GND ) + ( \data|team_menu|testCount|Add0~2\ ))
-- \data|team_menu|testCount|Add0~58\ = CARRY(( \data|team_menu|testCount|out\(14) ) + ( GND ) + ( \data|team_menu|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(14),
	cin => \data|team_menu|testCount|Add0~2\,
	sumout => \data|team_menu|testCount|Add0~57_sumout\,
	cout => \data|team_menu|testCount|Add0~58\);

-- Location: FF_X39_Y20_N43
\data|team_menu|testCount|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~57_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(14));

-- Location: MLABCELL_X39_Y20_N45
\data|team_menu|testCount|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~61_sumout\ = SUM(( \data|team_menu|testCount|out\(15) ) + ( GND ) + ( \data|team_menu|testCount|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(15),
	cin => \data|team_menu|testCount|Add0~58\,
	sumout => \data|team_menu|testCount|Add0~61_sumout\);

-- Location: FF_X39_Y20_N47
\data|team_menu|testCount|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~61_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(15));

-- Location: MLABCELL_X39_Y20_N48
\data|team_menu|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Equal0~0_combout\ = ( \data|team_menu|testCount|out\(0) & ( \data|team_menu|testCount|out\(13) & ( (!\data|team_menu|testCount|out\(15) & !\data|team_menu|testCount|out\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|team_menu|testCount|ALT_INV_out\(15),
	datac => \data|team_menu|testCount|ALT_INV_out\(1),
	datae => \data|team_menu|testCount|ALT_INV_out\(0),
	dataf => \data|team_menu|testCount|ALT_INV_out\(13),
	combout => \data|team_menu|testCount|Equal0~0_combout\);

-- Location: LABCELL_X40_Y20_N51
\data|team_menu|testCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Equal0~2_combout\ = ( !\data|team_menu|testCount|out\(9) & ( \data|team_menu|testCount|out\(10) & ( (\data|team_menu|testCount|out\(12) & (!\data|team_menu|testCount|out\(8) & !\data|team_menu|testCount|out\(11))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCount|ALT_INV_out\(12),
	datab => \data|team_menu|testCount|ALT_INV_out\(8),
	datac => \data|team_menu|testCount|ALT_INV_out\(11),
	datae => \data|team_menu|testCount|ALT_INV_out\(9),
	dataf => \data|team_menu|testCount|ALT_INV_out\(10),
	combout => \data|team_menu|testCount|Equal0~2_combout\);

-- Location: LABCELL_X40_Y20_N42
\data|team_menu|testCount|out[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|out[2]~0_combout\ = ( \data|team_menu|testCount|Equal0~0_combout\ & ( \data|team_menu|testCount|Equal0~2_combout\ & ( (!\control|presentstate.draw_team~q\) # ((\data|team_menu|testCount|Equal0~1_combout\ & 
-- (!\data|team_menu|testCount|out\(14) & !\data|team_menu|testCount|out\(7)))) ) ) ) # ( !\data|team_menu|testCount|Equal0~0_combout\ & ( \data|team_menu|testCount|Equal0~2_combout\ & ( !\control|presentstate.draw_team~q\ ) ) ) # ( 
-- \data|team_menu|testCount|Equal0~0_combout\ & ( !\data|team_menu|testCount|Equal0~2_combout\ & ( !\control|presentstate.draw_team~q\ ) ) ) # ( !\data|team_menu|testCount|Equal0~0_combout\ & ( !\data|team_menu|testCount|Equal0~2_combout\ & ( 
-- !\control|presentstate.draw_team~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111101000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|testCount|ALT_INV_Equal0~1_combout\,
	datab => \data|team_menu|testCount|ALT_INV_out\(14),
	datac => \data|team_menu|testCount|ALT_INV_out\(7),
	datad => \control|ALT_INV_presentstate.draw_team~q\,
	datae => \data|team_menu|testCount|ALT_INV_Equal0~0_combout\,
	dataf => \data|team_menu|testCount|ALT_INV_Equal0~2_combout\,
	combout => \data|team_menu|testCount|out[2]~0_combout\);

-- Location: FF_X39_Y20_N1
\data|team_menu|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~5_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(0));

-- Location: MLABCELL_X39_Y20_N3
\data|team_menu|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~9_sumout\ = SUM(( \data|team_menu|testCount|out\(1) ) + ( GND ) + ( \data|team_menu|testCount|Add0~6\ ))
-- \data|team_menu|testCount|Add0~10\ = CARRY(( \data|team_menu|testCount|out\(1) ) + ( GND ) + ( \data|team_menu|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(1),
	cin => \data|team_menu|testCount|Add0~6\,
	sumout => \data|team_menu|testCount|Add0~9_sumout\,
	cout => \data|team_menu|testCount|Add0~10\);

-- Location: FF_X39_Y20_N5
\data|team_menu|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~9_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(1));

-- Location: MLABCELL_X39_Y20_N6
\data|team_menu|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~13_sumout\ = SUM(( \data|team_menu|testCount|out\(2) ) + ( GND ) + ( \data|team_menu|testCount|Add0~10\ ))
-- \data|team_menu|testCount|Add0~14\ = CARRY(( \data|team_menu|testCount|out\(2) ) + ( GND ) + ( \data|team_menu|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(2),
	cin => \data|team_menu|testCount|Add0~10\,
	sumout => \data|team_menu|testCount|Add0~13_sumout\,
	cout => \data|team_menu|testCount|Add0~14\);

-- Location: FF_X39_Y20_N7
\data|team_menu|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~13_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(2));

-- Location: MLABCELL_X39_Y20_N9
\data|team_menu|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~17_sumout\ = SUM(( \data|team_menu|testCount|out\(3) ) + ( GND ) + ( \data|team_menu|testCount|Add0~14\ ))
-- \data|team_menu|testCount|Add0~18\ = CARRY(( \data|team_menu|testCount|out\(3) ) + ( GND ) + ( \data|team_menu|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(3),
	cin => \data|team_menu|testCount|Add0~14\,
	sumout => \data|team_menu|testCount|Add0~17_sumout\,
	cout => \data|team_menu|testCount|Add0~18\);

-- Location: FF_X39_Y20_N10
\data|team_menu|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~17_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(3));

-- Location: MLABCELL_X39_Y20_N12
\data|team_menu|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~21_sumout\ = SUM(( \data|team_menu|testCount|out\(4) ) + ( GND ) + ( \data|team_menu|testCount|Add0~18\ ))
-- \data|team_menu|testCount|Add0~22\ = CARRY(( \data|team_menu|testCount|out\(4) ) + ( GND ) + ( \data|team_menu|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(4),
	cin => \data|team_menu|testCount|Add0~18\,
	sumout => \data|team_menu|testCount|Add0~21_sumout\,
	cout => \data|team_menu|testCount|Add0~22\);

-- Location: FF_X39_Y20_N13
\data|team_menu|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~21_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(4));

-- Location: MLABCELL_X39_Y20_N15
\data|team_menu|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~25_sumout\ = SUM(( \data|team_menu|testCount|out\(5) ) + ( GND ) + ( \data|team_menu|testCount|Add0~22\ ))
-- \data|team_menu|testCount|Add0~26\ = CARRY(( \data|team_menu|testCount|out\(5) ) + ( GND ) + ( \data|team_menu|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(5),
	cin => \data|team_menu|testCount|Add0~22\,
	sumout => \data|team_menu|testCount|Add0~25_sumout\,
	cout => \data|team_menu|testCount|Add0~26\);

-- Location: FF_X39_Y20_N16
\data|team_menu|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~25_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(5));

-- Location: MLABCELL_X39_Y20_N18
\data|team_menu|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~29_sumout\ = SUM(( \data|team_menu|testCount|out\(6) ) + ( GND ) + ( \data|team_menu|testCount|Add0~26\ ))
-- \data|team_menu|testCount|Add0~30\ = CARRY(( \data|team_menu|testCount|out\(6) ) + ( GND ) + ( \data|team_menu|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(6),
	cin => \data|team_menu|testCount|Add0~26\,
	sumout => \data|team_menu|testCount|Add0~29_sumout\,
	cout => \data|team_menu|testCount|Add0~30\);

-- Location: FF_X39_Y20_N19
\data|team_menu|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~29_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(6));

-- Location: MLABCELL_X39_Y20_N21
\data|team_menu|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~33_sumout\ = SUM(( \data|team_menu|testCount|out\(7) ) + ( GND ) + ( \data|team_menu|testCount|Add0~30\ ))
-- \data|team_menu|testCount|Add0~34\ = CARRY(( \data|team_menu|testCount|out\(7) ) + ( GND ) + ( \data|team_menu|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(7),
	cin => \data|team_menu|testCount|Add0~30\,
	sumout => \data|team_menu|testCount|Add0~33_sumout\,
	cout => \data|team_menu|testCount|Add0~34\);

-- Location: FF_X39_Y20_N22
\data|team_menu|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~33_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(7));

-- Location: MLABCELL_X39_Y20_N24
\data|team_menu|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~37_sumout\ = SUM(( \data|team_menu|testCount|out\(8) ) + ( GND ) + ( \data|team_menu|testCount|Add0~34\ ))
-- \data|team_menu|testCount|Add0~38\ = CARRY(( \data|team_menu|testCount|out\(8) ) + ( GND ) + ( \data|team_menu|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(8),
	cin => \data|team_menu|testCount|Add0~34\,
	sumout => \data|team_menu|testCount|Add0~37_sumout\,
	cout => \data|team_menu|testCount|Add0~38\);

-- Location: FF_X39_Y20_N25
\data|team_menu|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~37_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(8));

-- Location: MLABCELL_X39_Y20_N27
\data|team_menu|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~41_sumout\ = SUM(( \data|team_menu|testCount|out\(9) ) + ( GND ) + ( \data|team_menu|testCount|Add0~38\ ))
-- \data|team_menu|testCount|Add0~42\ = CARRY(( \data|team_menu|testCount|out\(9) ) + ( GND ) + ( \data|team_menu|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(9),
	cin => \data|team_menu|testCount|Add0~38\,
	sumout => \data|team_menu|testCount|Add0~41_sumout\,
	cout => \data|team_menu|testCount|Add0~42\);

-- Location: FF_X39_Y20_N28
\data|team_menu|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~41_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(9));

-- Location: MLABCELL_X39_Y20_N30
\data|team_menu|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~45_sumout\ = SUM(( \data|team_menu|testCount|out\(10) ) + ( GND ) + ( \data|team_menu|testCount|Add0~42\ ))
-- \data|team_menu|testCount|Add0~46\ = CARRY(( \data|team_menu|testCount|out\(10) ) + ( GND ) + ( \data|team_menu|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(10),
	cin => \data|team_menu|testCount|Add0~42\,
	sumout => \data|team_menu|testCount|Add0~45_sumout\,
	cout => \data|team_menu|testCount|Add0~46\);

-- Location: FF_X39_Y20_N31
\data|team_menu|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~45_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(10));

-- Location: MLABCELL_X39_Y20_N33
\data|team_menu|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~49_sumout\ = SUM(( \data|team_menu|testCount|out\(11) ) + ( GND ) + ( \data|team_menu|testCount|Add0~46\ ))
-- \data|team_menu|testCount|Add0~50\ = CARRY(( \data|team_menu|testCount|out\(11) ) + ( GND ) + ( \data|team_menu|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(11),
	cin => \data|team_menu|testCount|Add0~46\,
	sumout => \data|team_menu|testCount|Add0~49_sumout\,
	cout => \data|team_menu|testCount|Add0~50\);

-- Location: FF_X39_Y20_N34
\data|team_menu|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~49_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(11));

-- Location: MLABCELL_X39_Y20_N36
\data|team_menu|testCount|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|team_menu|testCount|Add0~53_sumout\ = SUM(( \data|team_menu|testCount|out\(12) ) + ( GND ) + ( \data|team_menu|testCount|Add0~50\ ))
-- \data|team_menu|testCount|Add0~54\ = CARRY(( \data|team_menu|testCount|out\(12) ) + ( GND ) + ( \data|team_menu|testCount|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|team_menu|testCount|ALT_INV_out\(12),
	cin => \data|team_menu|testCount|Add0~50\,
	sumout => \data|team_menu|testCount|Add0~53_sumout\,
	cout => \data|team_menu|testCount|Add0~54\);

-- Location: FF_X39_Y20_N37
\data|team_menu|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~53_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(12));

-- Location: FF_X39_Y20_N40
\data|team_menu|testCount|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~1_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out\(13));

-- Location: FF_X39_Y20_N4
\data|team_menu|testCount|out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|team_menu|testCount|Add0~9_sumout\,
	sclr => \data|team_menu|testCount|out[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|testCount|out[1]~DUPLICATE_q\);

-- Location: M10K_X41_Y18_N0
\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90000FFBFB7B6F76DAFEFC7FF87FFE40028000BF63006777EDF27DDB67FBC07FE1C07E000A8005FDC005AEE7DBFFF6F337F7007F060004012C8717F7000EBCFFBFFFC3E9AFD800FC0000005CB800BFAE89FEFCFF3FFF07DABF6001E0000000AAF88AFEBB9FD1FFFE7FFC1F9AFE380380000005ABF9CFF6EFFF47FFF0FFF83FCBFDF80E0000000DAFFFBFBBBFFD0F1F03FFE01C2FEFF0380300006EBFFEFEDEFFF41C0007FF8000BF61E2E00D00007AFFFDF777FFD000007FFF01C2FD038D80300003EBFFF7DBDFFF400003CFFC1C1BE806360000003FAFFFDF6EFFFD800018DFF0C85FA019DC000001FEBFFFBE7BFFFA0000DFBFE2F17C806770000027FAFFFE",
	mem_init2 => "FBDFFFE80006FF7F9BD5EA01BEC000001FEBFFFDE6FFFFA00017FEFF6E17B40CFB000000FFAFFFFA97FFFEC000DFFDF378BEC861F4000003FEBFFFE93FFFFD0006FFF7B9C2FBBF1BD800001FFAFFFFDDFFFFF40017FFEECE17F701EFBF8000FFEBFFFF57FFFFD800DFFFBBC05BDF1FFF7F8007FFAFFFFEBFFFFFA002FFFF7FC097BFF9FC7FC01FFEBFFFFFFFFFFEC00BFFFDFFF2CF7FD9843840BFFAFFFFFFFFFFFD002FFFF7FFFFBE78F07F07C37FEBFFFFFFFFFFF600BFFFEFFFEEFE1FFC001F9EFFAFFFFFFFFFFFEC02FFFFBE3F77FFFFFFB87FCDFEBFFFFFFFFFFFD80DFFFF7A47BFFFFFFEE0FE17FAFFFFFFFFFFFFB037FFFDF5B1FFFFFFFDC1F85FEBFF",
	mem_init1 => "FFFFFFFFFF71DFFFCE7EFFFFFFFFF783C17FAFFFFFFFFFFFFE7FBFFCFFE7FFFFFFFFEF970BFEBFFFFFFFFFFFFE7F3FEFC07FFFFFFFFFDFAE6FFAFFFFFFFFFFFFFE3F7FB8DFFFFFFFFFFF9DCF7FEBFFFFFFFFFFFFFF1DFF16FFFFFFFFFFFF8FC3FFAFFFFFFFFFFFFFFF8FFFE7FFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000000000000000000000000000000000000008000000000000000000000000000000000000002F",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFE73320E7FFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFF9CCCF39FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFE5333CE7FFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFF80C0839FFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFE2333CE7FFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFF9CE18207FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000000000000000000000000000002000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|team_menu|testCount|ALT_INV_out\(13),
	portadatain => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000002000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFF333FFFFFFFFFFE0FFFFFFFFFFAFFFFFF807FFFFB337FE08FFFFC07DFFFFFFFFFEBF9FFFD92FFFFEEFDFE798FFFF7BF83FFFFFFFFAF19FFF807FFFFBFEFF793BFFFEE7CF7FFFFFFFEBD03FFE01FFFFCF881DFF9FFFFD0E1BFFFFE1FFAF801FE007FFFCE7E78E8DFFFFF0001FFF863BFEBC000000113FEFBFEFCFCFFFFF80000FFDE7EFFAF0000000037F7DFFDFCFDFFFF8000001C33F7FEBE000000203FBF7FF7FDFBFFFC00C003A0033FFAF800000180FDFBFFEFFBEFFFE00F800E0001FFEBF000000003EFEFFFBFF7DFFF803E00160007FFAF800000",
	mem_init0 => "001FBFBFFEFFDF7FFF0038E03E000FFEBE010000007DFEFFFBFFBDFFFE400398FE001FFAF814002003F7FBFFDFFEF7FFFB800E6FFE007FEBE07A01C04FBFC7FF7FFFBFFFEE00333FFC06FFAFC19803033EFEDFFBFFF6FFFFDC0040E0F83BFEBF0000040DFBF7BF9FFFD7FFFFBE04C07C70EFFAFC00000077EFDEFF87FF3FFFFD3C0B0BFE437FEBF0000001BFBEFDFDEFFDCFFFF770002FFE81FFAFE0000000FEFBF7F7C3F6DFFFBEC2B1BFFC0FFEBF80000007FDEFEFBFF7B7BFFEFB05C6F0FC7C3AFC00000001F7FFBEFF5EBC3FFBF6003300F1E16A2000000000EF7F7B3CF9BF7FEFDC01C0FC6B04AB0000400003DFFDDEFBDE4E7FBFBC1F0FFE3004B00016",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|team_menu|testCount|out\(13),
	portadatain => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: FF_X25_Y20_N26
\data|team_menu|team|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|team_menu|testCount|out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|team_menu|team|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: MLABCELL_X25_Y20_N24
\data|colour|Mux0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~4_combout\ = ( \data|team_menu|team|altsyncram_component|auto_generated|address_reg_a\(0) & ( (!\control|presentstate.draw_tb_1~q\ & !\control|WideOr59~3_combout\) ) ) # ( 
-- !\data|team_menu|team|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\control|presentstate.draw_tb_1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110000001100000011001100110011001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_presentstate.draw_tb_1~q\,
	datac => \control|ALT_INV_WideOr59~3_combout\,
	datae => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \data|colour|Mux0~4_combout\);

-- Location: MLABCELL_X25_Y20_N30
\data|colour|Mux0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~5_combout\ = ( \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \data|colour|Mux0~4_combout\ & ( (!\control|WideOr59~combout\ & (\data|colour|Mux0~3_combout\)) # (\control|WideOr59~combout\ & 
-- ((\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) ) ) ) # ( !\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \data|colour|Mux0~4_combout\ & ( (!\control|WideOr59~combout\ & 
-- (\data|colour|Mux0~3_combout\)) # (\control|WideOr59~combout\ & ((\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) ) ) ) # ( \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\data|colour|Mux0~4_combout\ & ( (\control|WideOr59~combout\) # (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( !\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- !\data|colour|Mux0~4_combout\ & ( (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(2) & !\control|WideOr59~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \data|colour|ALT_INV_Mux0~3_combout\,
	datac => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datad => \control|ALT_INV_WideOr59~combout\,
	datae => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \data|colour|ALT_INV_Mux0~4_combout\,
	combout => \data|colour|Mux0~5_combout\);

-- Location: LABCELL_X24_Y10_N0
\data|title|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~17_sumout\ = SUM(( \data|title|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|title|testCount|Add0~18\ = CARRY(( \data|title|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|title|testCount|Add0~17_sumout\,
	cout => \data|title|testCount|Add0~18\);

-- Location: LABCELL_X24_Y10_N45
\data|title|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~5_sumout\ = SUM(( \data|title|testCount|out\(15) ) + ( GND ) + ( \data|title|testCount|Add0~10\ ))
-- \data|title|testCount|Add0~6\ = CARRY(( \data|title|testCount|out\(15) ) + ( GND ) + ( \data|title|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(15),
	cin => \data|title|testCount|Add0~10\,
	sumout => \data|title|testCount|Add0~5_sumout\,
	cout => \data|title|testCount|Add0~6\);

-- Location: LABCELL_X24_Y10_N48
\data|title|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~1_sumout\ = SUM(( \data|title|testCount|out\(16) ) + ( GND ) + ( \data|title|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(16),
	cin => \data|title|testCount|Add0~6\,
	sumout => \data|title|testCount|Add0~1_sumout\);

-- Location: FF_X24_Y10_N49
\data|title|testCount|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~1_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(16));

-- Location: LABCELL_X22_Y10_N45
\data|title|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Equal0~0_combout\ = ( !\data|title|testCount|out\(15) & ( \data|title|testCount|out\(16) & ( (\data|title|testCount|out\(13) & !\data|title|testCount|out\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datac => \data|title|testCount|ALT_INV_out\(14),
	datae => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|testCount|Equal0~0_combout\);

-- Location: LABCELL_X22_Y10_N33
\data|title|testCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Equal0~2_combout\ = ( \data|title|testCount|out\(2) & ( \data|title|testCount|out\(3) & ( (\data|title|testCount|out\(4) & \data|title|testCount|out\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|testCount|ALT_INV_out\(4),
	datac => \data|title|testCount|ALT_INV_out\(5),
	datae => \data|title|testCount|ALT_INV_out\(2),
	dataf => \data|title|testCount|ALT_INV_out\(3),
	combout => \data|title|testCount|Equal0~2_combout\);

-- Location: LABCELL_X22_Y10_N48
\data|title|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Equal0~1_combout\ = ( \data|title|testCount|out\(0) & ( \data|title|testCount|out\(11) & ( (!\data|title|testCount|out\(10) & (\data|title|testCount|out\(9) & !\data|title|testCount|out\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(10),
	datab => \data|title|testCount|ALT_INV_out\(9),
	datac => \data|title|testCount|ALT_INV_out\(12),
	datae => \data|title|testCount|ALT_INV_out\(0),
	dataf => \data|title|testCount|ALT_INV_out\(11),
	combout => \data|title|testCount|Equal0~1_combout\);

-- Location: LABCELL_X22_Y10_N24
\data|title|testCount|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Equal0~3_combout\ = ( \data|title|testCount|out\(7) & ( \data|title|testCount|Equal0~1_combout\ & ( (\data|title|testCount|out\(1) & (\data|title|testCount|out\(6) & \data|title|testCount|Equal0~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(1),
	datab => \data|title|testCount|ALT_INV_out\(6),
	datac => \data|title|testCount|ALT_INV_Equal0~2_combout\,
	datae => \data|title|testCount|ALT_INV_out\(7),
	dataf => \data|title|testCount|ALT_INV_Equal0~1_combout\,
	combout => \data|title|testCount|Equal0~3_combout\);

-- Location: LABCELL_X22_Y10_N18
\data|title|testCount|out[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|out[9]~0_combout\ = ( \data|title|testCount|out\(8) & ( \control|presentstate.draw_title~q\ & ( (\data|title|testCount|Equal0~0_combout\ & \data|title|testCount|Equal0~3_combout\) ) ) ) # ( \data|title|testCount|out\(8) & ( 
-- !\control|presentstate.draw_title~q\ ) ) # ( !\data|title|testCount|out\(8) & ( !\control|presentstate.draw_title~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|testCount|ALT_INV_Equal0~0_combout\,
	datac => \data|title|testCount|ALT_INV_Equal0~3_combout\,
	datae => \data|title|testCount|ALT_INV_out\(8),
	dataf => \control|ALT_INV_presentstate.draw_title~q\,
	combout => \data|title|testCount|out[9]~0_combout\);

-- Location: FF_X24_Y10_N1
\data|title|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~17_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(0));

-- Location: LABCELL_X24_Y10_N3
\data|title|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~21_sumout\ = SUM(( \data|title|testCount|out\(1) ) + ( GND ) + ( \data|title|testCount|Add0~18\ ))
-- \data|title|testCount|Add0~22\ = CARRY(( \data|title|testCount|out\(1) ) + ( GND ) + ( \data|title|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(1),
	cin => \data|title|testCount|Add0~18\,
	sumout => \data|title|testCount|Add0~21_sumout\,
	cout => \data|title|testCount|Add0~22\);

-- Location: FF_X24_Y10_N4
\data|title|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~21_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(1));

-- Location: LABCELL_X24_Y10_N6
\data|title|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~25_sumout\ = SUM(( \data|title|testCount|out\(2) ) + ( GND ) + ( \data|title|testCount|Add0~22\ ))
-- \data|title|testCount|Add0~26\ = CARRY(( \data|title|testCount|out\(2) ) + ( GND ) + ( \data|title|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(2),
	cin => \data|title|testCount|Add0~22\,
	sumout => \data|title|testCount|Add0~25_sumout\,
	cout => \data|title|testCount|Add0~26\);

-- Location: FF_X24_Y10_N8
\data|title|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~25_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(2));

-- Location: LABCELL_X24_Y10_N9
\data|title|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~29_sumout\ = SUM(( \data|title|testCount|out\(3) ) + ( GND ) + ( \data|title|testCount|Add0~26\ ))
-- \data|title|testCount|Add0~30\ = CARRY(( \data|title|testCount|out\(3) ) + ( GND ) + ( \data|title|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(3),
	cin => \data|title|testCount|Add0~26\,
	sumout => \data|title|testCount|Add0~29_sumout\,
	cout => \data|title|testCount|Add0~30\);

-- Location: FF_X24_Y10_N10
\data|title|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~29_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(3));

-- Location: LABCELL_X24_Y10_N12
\data|title|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~33_sumout\ = SUM(( \data|title|testCount|out\(4) ) + ( GND ) + ( \data|title|testCount|Add0~30\ ))
-- \data|title|testCount|Add0~34\ = CARRY(( \data|title|testCount|out\(4) ) + ( GND ) + ( \data|title|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(4),
	cin => \data|title|testCount|Add0~30\,
	sumout => \data|title|testCount|Add0~33_sumout\,
	cout => \data|title|testCount|Add0~34\);

-- Location: FF_X24_Y10_N13
\data|title|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~33_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(4));

-- Location: LABCELL_X24_Y10_N15
\data|title|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~37_sumout\ = SUM(( \data|title|testCount|out\(5) ) + ( GND ) + ( \data|title|testCount|Add0~34\ ))
-- \data|title|testCount|Add0~38\ = CARRY(( \data|title|testCount|out\(5) ) + ( GND ) + ( \data|title|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(5),
	cin => \data|title|testCount|Add0~34\,
	sumout => \data|title|testCount|Add0~37_sumout\,
	cout => \data|title|testCount|Add0~38\);

-- Location: FF_X24_Y10_N17
\data|title|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~37_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(5));

-- Location: LABCELL_X24_Y10_N18
\data|title|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~41_sumout\ = SUM(( \data|title|testCount|out\(6) ) + ( GND ) + ( \data|title|testCount|Add0~38\ ))
-- \data|title|testCount|Add0~42\ = CARRY(( \data|title|testCount|out\(6) ) + ( GND ) + ( \data|title|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(6),
	cin => \data|title|testCount|Add0~38\,
	sumout => \data|title|testCount|Add0~41_sumout\,
	cout => \data|title|testCount|Add0~42\);

-- Location: FF_X24_Y10_N19
\data|title|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~41_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(6));

-- Location: LABCELL_X24_Y10_N21
\data|title|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~45_sumout\ = SUM(( \data|title|testCount|out\(7) ) + ( GND ) + ( \data|title|testCount|Add0~42\ ))
-- \data|title|testCount|Add0~46\ = CARRY(( \data|title|testCount|out\(7) ) + ( GND ) + ( \data|title|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(7),
	cin => \data|title|testCount|Add0~42\,
	sumout => \data|title|testCount|Add0~45_sumout\,
	cout => \data|title|testCount|Add0~46\);

-- Location: FF_X24_Y10_N22
\data|title|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~45_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(7));

-- Location: LABCELL_X24_Y10_N24
\data|title|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~49_sumout\ = SUM(( \data|title|testCount|out\(8) ) + ( GND ) + ( \data|title|testCount|Add0~46\ ))
-- \data|title|testCount|Add0~50\ = CARRY(( \data|title|testCount|out\(8) ) + ( GND ) + ( \data|title|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(8),
	cin => \data|title|testCount|Add0~46\,
	sumout => \data|title|testCount|Add0~49_sumout\,
	cout => \data|title|testCount|Add0~50\);

-- Location: FF_X24_Y10_N25
\data|title|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~49_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(8));

-- Location: LABCELL_X24_Y10_N27
\data|title|testCount|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~53_sumout\ = SUM(( \data|title|testCount|out\(9) ) + ( GND ) + ( \data|title|testCount|Add0~50\ ))
-- \data|title|testCount|Add0~54\ = CARRY(( \data|title|testCount|out\(9) ) + ( GND ) + ( \data|title|testCount|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(9),
	cin => \data|title|testCount|Add0~50\,
	sumout => \data|title|testCount|Add0~53_sumout\,
	cout => \data|title|testCount|Add0~54\);

-- Location: FF_X24_Y10_N28
\data|title|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~53_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(9));

-- Location: LABCELL_X24_Y10_N30
\data|title|testCount|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~57_sumout\ = SUM(( \data|title|testCount|out\(10) ) + ( GND ) + ( \data|title|testCount|Add0~54\ ))
-- \data|title|testCount|Add0~58\ = CARRY(( \data|title|testCount|out\(10) ) + ( GND ) + ( \data|title|testCount|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(10),
	cin => \data|title|testCount|Add0~54\,
	sumout => \data|title|testCount|Add0~57_sumout\,
	cout => \data|title|testCount|Add0~58\);

-- Location: FF_X24_Y10_N31
\data|title|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~57_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(10));

-- Location: LABCELL_X24_Y10_N33
\data|title|testCount|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~61_sumout\ = SUM(( \data|title|testCount|out\(11) ) + ( GND ) + ( \data|title|testCount|Add0~58\ ))
-- \data|title|testCount|Add0~62\ = CARRY(( \data|title|testCount|out\(11) ) + ( GND ) + ( \data|title|testCount|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(11),
	cin => \data|title|testCount|Add0~58\,
	sumout => \data|title|testCount|Add0~61_sumout\,
	cout => \data|title|testCount|Add0~62\);

-- Location: FF_X24_Y10_N35
\data|title|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~61_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(11));

-- Location: LABCELL_X24_Y10_N36
\data|title|testCount|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~65_sumout\ = SUM(( \data|title|testCount|out\(12) ) + ( GND ) + ( \data|title|testCount|Add0~62\ ))
-- \data|title|testCount|Add0~66\ = CARRY(( \data|title|testCount|out\(12) ) + ( GND ) + ( \data|title|testCount|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(12),
	cin => \data|title|testCount|Add0~62\,
	sumout => \data|title|testCount|Add0~65_sumout\,
	cout => \data|title|testCount|Add0~66\);

-- Location: FF_X24_Y10_N37
\data|title|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~65_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(12));

-- Location: LABCELL_X24_Y10_N39
\data|title|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~13_sumout\ = SUM(( \data|title|testCount|out\(13) ) + ( GND ) + ( \data|title|testCount|Add0~66\ ))
-- \data|title|testCount|Add0~14\ = CARRY(( \data|title|testCount|out\(13) ) + ( GND ) + ( \data|title|testCount|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(13),
	cin => \data|title|testCount|Add0~66\,
	sumout => \data|title|testCount|Add0~13_sumout\,
	cout => \data|title|testCount|Add0~14\);

-- Location: FF_X24_Y10_N40
\data|title|testCount|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~13_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(13));

-- Location: LABCELL_X24_Y10_N42
\data|title|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|testCount|Add0~9_sumout\ = SUM(( \data|title|testCount|out\(14) ) + ( GND ) + ( \data|title|testCount|Add0~14\ ))
-- \data|title|testCount|Add0~10\ = CARRY(( \data|title|testCount|out\(14) ) + ( GND ) + ( \data|title|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|title|testCount|ALT_INV_out\(14),
	cin => \data|title|testCount|Add0~14\,
	sumout => \data|title|testCount|Add0~9_sumout\,
	cout => \data|title|testCount|Add0~10\);

-- Location: FF_X24_Y10_N43
\data|title|testCount|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~9_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(14));

-- Location: FF_X24_Y10_N46
\data|title|testCount|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|title|testCount|Add0~5_sumout\,
	sclr => \data|title|testCount|out[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|testCount|out\(15));

-- Location: FF_X23_Y10_N23
\data|title|title|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|title|testCount|out\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|title|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X23_Y10_N17
\data|title|title|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|title|testCount|out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|title|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: LABCELL_X24_Y10_N54
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3) = ( \data|title|testCount|out\(16) & ( !\data|title|testCount|out\(15) & ( (!\data|title|testCount|out\(13) & !\data|title|testCount|out\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|testCount|ALT_INV_out\(13),
	datac => \data|title|testCount|ALT_INV_out\(14),
	datae => \data|title|testCount|ALT_INV_out\(16),
	dataf => \data|title|testCount|ALT_INV_out\(15),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3));

-- Location: M10K_X26_Y12_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000059000000000000000000000000000200000000000000000000000000000000000000000000000000BC0000000000000000000000000004000000000000000000000000000000000000000000000000003D00000000000000000000000",
	mem_init2 => "00000400000000000000000000000000000000000000000000000007C200000000000000000000000000B2000000000000000000000000000000000000000000000000279900000000000000000000000001780000000000000000000000000000000000000000000000000FBC200000000000000000000000007A0000000000000000000000000000000000000000000000001FB800000000000000000000000000F84000000000000000000000000000000000000000000000003F700C000000000000000000000004F32000000000000000000000004000000000000000000000003F67C7000000000000000000000001F784000000000000000000000080",
	mem_init1 => "00000000000000000000007FCFE2400000000000000000000003F7000000000000000000000000080000000000000000000002F7DFE2140000000000000000000007EE018000000000000000000001640000000000000000000000F798E2000000000000000000000007ECF8E000000000000000000002F00000000000000000000001E790720C000000000000000000000FF9FC4800000000000000000000F40000000000000000000003E79672CF00C000000000000000005EFBFC4280000000000000000001F08000000000000000000001C78E67DE01C000000000000000001EF31C4000000000000000000009E6400000000000000000000047C6CFDE01",
	mem_init0 => "E01C000000000000003CF20E4180000000000000000003EF080000000000000000000047C6CFDE00E01C000000000000007CF2CE59E0180000000000000007EE000000000000000000000107C01FDC00781C000E000000000038F1CCFBC038000000000000000FDC030000000000000000000047801FF9FC3C1C700F000000000008F8D9FBC03C038000000000000FD9F1C000000000000000000001C01FF8FF1E39F80F000000000008F8D9FBC01C038000000000001FF3F89000000000000000000004403FF8FF9F33FC0F000000000020F803FB800F038001C0000000BDF7F88500000000000000000000003FF88FCFB3FE0F000000000008F003FF3F8783",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: FF_X23_Y10_N53
\data|title|title|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|title|testCount|out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|title|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X23_Y10_N59
\data|title|title|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|title|testCount|out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X23_Y10_N27
\data|colour|Mux0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~6_combout\ = (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3) & (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \data|colour|Mux0~6_combout\);

-- Location: M10K_X14_Y11_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|testCount|Equal0~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N36
\data|colour|Mux0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~7_combout\ = ( \data|colour|Mux0~6_combout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a29\ & ( (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a26~portadataout\) ) ) ) # ( \data|colour|Mux0~6_combout\ & ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a29\ & ( 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \data|colour|ALT_INV_Mux0~6_combout\,
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	combout => \data|colour|Mux0~7_combout\);

-- Location: LABCELL_X22_Y10_N3
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (!\data|title|testCount|out\(13) & (!\data|title|testCount|out\(14) & \data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datab => \data|title|testCount|ALT_INV_out\(14),
	datad => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\);

-- Location: M10K_X26_Y5_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000001FF28175FF3F0FFFF8078003FF80F007FFFC000FE3FFFFFE0003FF7BFFFFDC80000000000000000005191D6E7F3E0FFFFC078203FF00C000FFFE000FC3FFFFFE000FFDFFFFFFBF400000000000000000053EDCEF3F3E1FFFFE078203FF0000001FFF800FC3FFFFFF000FFBFFFFFFFFA00000000000000000003BC1B49F3C1FFFFE038703FF00000007FFE00FC3FF0FFF000FE7FE1FFEFF800000000000000000003EDDDCC77C3FFFFE038703FF00000003FFFC0FC3F803FF003FC7F000007FC00000000000000000001C9D7CE37C3FFFFF038F83FF00000000FFFF0FC3F003FF007F8F8007E00FC000000000000000000000C178F9787FFFFF03CF8",
	mem_init2 => "7FF003FF8007FFF8FC3E001FE01FF007007E003E000000000000000000000DD18FE787F80FF83CFC7FE00FFFF003FFFEFC3E001FE01FE07F003F002E000000000000000000007E040FF787E003F83DFC7FE03FFFFC03FFFFFC1C7C1FE07F3FFF00390000000000000000000000003E0E0FFF87C003F87DFE7FC0FFFFFF01FFFFFC1EFE1FC0FE1FFF80218000000000000000000000003E1F13FF87C003F87FFE7F81FFFFFF80FFFFFC0EFF1FC0FC1FFF8000C000000000000000000000001C3FD3FF83C603F87FFF7F03FFFFFFC01FFFFC06FF1F81F81FFFC000C000000000000000000000007C3FF3FF81CF83F0FFFFFE07FFFFFFE003FFFE07FF1F83F00FFF",
	mem_init1 => "C0006000000000000000000000003C7FF3FF81CF83F0FFFFFF03FFFFFFF000FFFE03FE3E03F00FFFE000300000000000000000000000387FE3FF80DFC3E0FFFFFF81FF87EFF0001FFF01F8FC03E00FFFE000300000000000000000000000787FE1FFC07FC3E1FFFFFFC0FE0FCFF8001FFF00FFF803E00FFFF00010000000000000000000000070FFE1FFC03FC3C1FFFFFFC0381F87F8007FFF803FE007E007FFF00008000000000000000000000070FFE1FFC00F8F83FFFFFFC0103F07F800FFFFC0000007E007FFF8C00C000000000000000000000070FFC1FFE007FE07FFFFFFC0007E03F800FFFFC0000107E007FFFBC00E0000000000000000000000E0FF",
	mem_init0 => "C1FFF000F807FFFFFFC000FC03F801FFFFC0000307E003FFFFE00F0000000000000000000000E1FFC0FFF8000003FFFFFF8001F803F803FFFFC0004107F003FFFFF0038000000000000000000000E1FFC0FFF8000043FFFFFF8003F003F807FFFFC0380107F003FFFFF003E000000000000000000001E1FFC0FFF8000003FFDFFF8007E007F00FFFFFC0380107F803FFFFF801E00000000000000000000003FF80FFF8000003FFDFFF800FC007F01FFFFFE0300103FF0FFFFFFC00E00000000000000000000003FF80FFF8018023FFDFFF801F800FE03FFFFFE0020003FFFFFFFFFC00E00000000000000000000040FF807FF8000023FFDFFF003FC01FE07FFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N57
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (\data|title|testCount|out\(13) & (!\data|title|testCount|out\(14) & \data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datab => \data|title|testCount|ALT_INV_out\(14),
	datad => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\);

-- Location: M10K_X26_Y4_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000007FFE019BF7EFDC0000000000000000000005FFFFF87C0000000000000000000000000000000000007FF003BFEFF7F80000000000000000000005FFFFFE0C0000000000000000000000000000000000007F800F6FEFF7F80000000000000000000005FFFFFF0C0000000000000000000000000000000000007F800F6FEFF7F80000000000000000000001FFF00F800000000000000000000000000000000000003E00076FEFFFF8000000000000000000000DFFF003E1F0003C000000000000000000000000C00000300003BFDFFFF0000000000000000000001DFFF000F1FFE1FFF8000000000078000000003FC03FF0000107E",
	mem_init2 => "FBFFFF8000000000000000000001DFFF0C079FFE1FFFFC000000001FC00000003FFC1FFFC000F1FFFFFFFF0000000000000000000007DFFF0F83DFFE1FFFFFC00000001FE0000003FFFC7FFFE207FFF37FFFFF000000000000000000007ADFFE0FF0DFFE1FFFFFC00000001FFF00001FFFFCFFFFF01FFBE07FFFFE000000000000000000007F1FFE03F0E01C1E0FFFE00000001F3FE0001FFFF1FFFFFC1FFFF0FFFFFF00000000000000000001DFEFFDFDC3E00008007FE40000001C0FF8001FFF01FE007C0FFDF8FFE3FF80000000000000000001BFFFFBFEDEE000F00001EC0000001807FC001FF001F8001F0FFCFDFFDDFF80000000000000000005B99FFF",
	mem_init1 => "3FDEF000F000001E0000001801FF001F0001E0000F0FFEFFFFDDFF80000000000000000007FB3FFF3747E000F800001F7FC00018003FE01000018000030FFE7FFF00FF8000000000000000000437FFFFDFEFC000F800001FFFFF0018000FF810000100000187FDFFFFFFFF8000000000000000000F4FFFFFEBAF9E01F800001FFFFFF0180003FE10000000000087E3FFFFFFFF8000000000000000000BFFFFFFF3803F0180780008FFFFF0180001FF103F00000000879FFEFFE7FF8000000000000000000B5FFFFFFBF0FF00007FF000F7FFF01800003FF0FF003FC000037FFFE1FFC70000000000000000001D4FDFFFFF61FF00003FF000C01FF01860000FF0",
	mem_init0 => "FF007FF000037FF8C1FF830000000000000000001E1F1FF7FDE1FF00001FF00000006038780003F0FF00FFFC00037FE0C1FF830000000000000000003F8FE000FC11FF00000FF000000001F87E0000F0FF01FFFE00037F80E5FFD700000000000000000020038FFFFDF1FE000003F000000007F87F800030FF07FFFF0000FF20FFFFFF0000000000000000000FEF77E1FBF1FE07F801F000000007F87FE00000FF07FFFF8000FC60FFFFFF00000000000000000003FFEBFEF031FC1FFE00F80000000FF87FF80000FF0FFFFFC000FBF0FFFFFFC0000000000000000001FB6BDF7F80783FFF00F8001E000FE07FFE0000FE1FFFFFE000CFF17FFFFE2000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N6
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (\data|title|testCount|out\(14) & (!\data|title|testCount|out\(13) & \data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|testCount|ALT_INV_out\(14),
	datac => \data|title|testCount|ALT_INV_out\(13),
	datad => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\);

-- Location: M10K_X5_Y12_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000003E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000007FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000019BFFFFA0000000000000000000000000000000000000000000000000000000000000000000000001BBFFFFB00000000000000000000000000000000000000000000000000000000000000000000000037BFFFFB8000000000000000000F80000000000000000000000000000000000000000000000000002FBFFFFBC00000000000000000183FC0000FF0000000000000000000000000000000000000000003FFBFFFFDE000000000",
	mem_init0 => "0000000017C07E3F000800000000000000000000000000000000000000000FDE7FFFFDE000000000000000001EFFFF607FF000000000000000000000000000000000000000007FDEFFFFFDF000000000000000000D9FFF3FFFB00000000000000000000000000000000000000001FFE0F8FE3CE0000000000000000005FDFE3FFFF6000000000000000000000000000000000000001FFF87F77D8B4000000000000000000000BC0F001FC00000000000000000000000000000000000007FFF2FEF7DF780000000000000000000001C0EFFFFC0000000000000000000000000000000000001FFF831DF7DF3A0000000000000000000003FF9007FC00000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N9
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (\data|title|testCount|out\(13) & (\data|title|testCount|out\(14) & \data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datab => \data|title|testCount|ALT_INV_out\(14),
	datad => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\);

-- Location: M10K_X26_Y14_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8E01E00000003DE6388000000000000000000000003DF039C3F31E0F0000000000003803FF1FE3C73F01E000000079E41C8300000000000000000000003DF061C1F21E0F0000000000008807FF1FF3E67F81E0000000F9E59CB3C03000000000000000000039E0C1C1F3DE0F0000000000000007FF11F9F67FC1E000000071E399F7807000000000000000000009E1E387F3DC3F8000000000000007BE07387E63C1E000000011F1B3F7807807000000000000000000007F1FF1F8FF8000000000000007BE0C383E43C1E000000011F1B3F7803807000000000000000000003C3FF061CF80000000000000073C18383E7BC1E000000041F007F7001E07000380",
	mem_init2 => "00000000000000003FF0018F80000000000000013C3C70FE7B87F000000011E007FE7F0F071C03C00000000000000000BEF0030F8000000000000000000FE3FE3F1FF0000000007007FE3FC78E7E03C000000000000008F058F2030F8000000000000000000787FE0C39F000000001100FFE3FE7CCFF03C000000000000001C000F8038F8000000000000000000007FE0031F000000000000FFE23F3ECFF83C00000000000000190000003FFE000000000000000000017DE0061F000000000000F7C0E70FCC783C00000000000000100000003FFF000000000000000011E0B1E4061F000000000000F7C18707C8783C00000000000000000000001FFF0000000",
	mem_init1 => "000000000038001F0071F000000000000E7830707CF783C00000000000000000000001FFF00000000000000000320000007FFC0000000000027878E1FCF70FE000000000000000000000007FF80000000000000000200000007FFE000000000000001FC7FC7E3FE000000000000000000000000F800000000000000000000000003FFE000000000000000F0FFC1873E0000000000000000000000000000000000000000000000000003FFE00000000000000000FFC0063E0000000000000000000000000000000000000000000000000000FFF00000000000000002FBC00C3E00000000000000000000000000000000000000000000000000001F00000000000",
	mem_init0 => "00023C163C80C3E00000000000000000000000000000000000000000000000000000000000000000000070003E00E3E00000000000000000000000000000000000000000000000000000000000000000000064000000FFF80000000000000000000000000000000000000000000000000000000000000000000040000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FFE0000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N36
\data|colour|Mux0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~9_combout\ = ( \data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- ((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\)) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\)))) ) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a14~portadataout\)) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\data|title|title|altsyncram_component|auto_generated|ram_block1a17~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	combout => \data|colour|Mux0~9_combout\);

-- Location: LABCELL_X22_Y10_N0
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (\data|title|testCount|out\(13) & (\data|title|testCount|out\(14) & !\data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datab => \data|title|testCount|ALT_INV_out\(14),
	datac => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\);

-- Location: M10K_X14_Y8_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FE0000003FFFFFFFFFE004000000000000000000000000F807FF8000021FFDFFF007FE03FC0FFFE7FE0000003FFFFFFFFFE0080000000000000000000000000007FF8000021FF9FFF00FFFFFFC1FFFE3FE0000001FFFFFFFFFF0180000000000000000000000800007FFE000001FF9FFF007FFFFF81FFFC3FE0000000FFFFFFFFFC0600000000000000000000000080003FFE000001FF8FFF003FFFFE00FFF83FE0000000FFFFFFFFF00C000000000000000000000000080003FE000001FF8FFF000FFFFC007FF03FEE0000007FFFFFFFC0180000000000000000000000000080003E000001FF8FFE0007FFF0003FF03FFE0000003FFFFFFF00500000000000",
	mem_init2 => "0000000000000000000000000010FF0FFE01007E00001FE03FFE0000001FFFFFF8010000000000000000000000000000004000000010FF0FFE00000000000FC03FF80000000FFFFFC0070000000000000000000000000000000200000010FF07FE002000000007803FC000000003FFFE001C0000000000000000000000000000000020000010FF0000020000000003803E00000000007F8000700000000000000000000000000000000000880000FE0000007F800000000020000000000000000040000000000000000000000000000000000000000000000001FFC0000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0001FFC00000000000000000000000000000000000000000000000000000000000000000000800000003FF80C000100000000000000000000000000000000000000000400000000000000000000000000003FE01C000000000000000000000000000000000000000000000800000000000000000000000000001F80F8000000000000000000000000000000000000000000000080000000000000000000000000000E03F010001000000000000000000000000000000000000000164000000000000000000000000000080FE0200000000000000000000000000000000000000000002F0000000000000000000000000000003FE000000000000000000000000",
	mem_init0 => "0000000000000000000000F400000000000000000000000000000FFC0800000000000000000000000000000000000000000001F0800000000000000000000000000087F80000000000000000000000000000000000000000000009E6400000000000000000000000000007F00000000000000000000040000000000000000000000003EF080000000000000000000000000003E00000000000000000000080000000000000000000000007EE000000000000000000000000000001C0000000000000000000000800000000000000000000000FDC03000000000000000000000000000080000000000000000000016400000000000000000000000FD9F1C00000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N12
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3) = ( !\data|title|testCount|out\(16) & ( (!\data|title|testCount|out\(13) & (!\data|title|testCount|out\(14) & !\data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datab => \data|title|testCount|ALT_INV_out\(14),
	datac => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3));

-- Location: M10K_X14_Y13_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000070003E00E3E00000000000000000000000000000000000000000000000000000000000000000000064000000FFF80000000000000000000000000000000000000000000000000000000000000000000040000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000003E00000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N15
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (\data|title|testCount|out\(13) & (!\data|title|testCount|out\(14) & !\data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|testCount|ALT_INV_out\(13),
	datab => \data|title|testCount|ALT_INV_out\(14),
	datad => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\);

-- Location: M10K_X26_Y9_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001FC7FC7E3FE000000000000000000000007FFC000000007EE00000000000000000000000000000000F0FFC1873E000000000000000000000007FFC00000000FDC0300000000000000000000000000000000FFC0063E000000000000000000000001FFE00000000FD9F1C0000000000000000000000000000002FBC00C3E0000000000000000000000003E000000001FF3F8900000000000000000000000000023C163C80C3E0000000000000000000000000000000000BDF7F88500000000000000000000000000070003E00E3E00000000000000000000000000000000003DE6388000000000000000000000000000064000000FFF8000000000000000000",
	mem_init2 => "00000000000000079E41C8300000000000000000000000000040000000FFFC000000000000000000000000000000000F9E59CB3C03000000000000000000000000000000007FFC00000000000000000000000000000000071E399F7807000000000000000000000000000000007FFC00000000000000000000000000000000011F1B3F7807807000000000000000000000000000001FFE00000000000000000000000000000000011F1B3F78038070000000000000000000000000000003E000000000000000000000000000000000041F007F7001E0700038000000000000000000000000000000000000000000000000000000000000011E007FE7F0F071C0",
	mem_init1 => "3C0000000000000000000000000000000000000000000000000000000000000007007FE3FC78E7E03C000000000000000000000000000000000000000000000000000000000000001100FFE3FE7CCFF03C000000000000000000000000000000000000000000000000000000000000000000FFE23F3ECFF83C000000000000000000000000000000000000000000000000000000000000000000F7C0E70FCC783C000000000000000000000000000000000000000000000000000000000000000000F7C18707C8783C000000000000000000000000000000000000000000000000000000000000000000E7830707CF783C000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000027878E1FCF70FE0000000000000000000000000000000000000000000000000000000000000000000001FC7FC7E3FE0000000000000000000000000000000000000000000000000000000000000000000000F0FFC1873E000000000000000000000000000000000000000000000000000000000000000000000000FFC0063E000000000000000000000000000000000000000000000000000000000000000000000002FBC00C3E0000000000000000000000000000000000000000000000000000000000000000000023C163C80C3E00000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X22_Y10_N54
\data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\ = ( !\data|title|testCount|out\(16) & ( (\data|title|testCount|out\(14) & (!\data|title|testCount|out\(13) & !\data|title|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|title|testCount|ALT_INV_out\(14),
	datac => \data|title|testCount|ALT_INV_out\(13),
	datad => \data|title|testCount|ALT_INV_out\(15),
	dataf => \data|title|testCount|ALT_INV_out\(16),
	combout => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\);

-- Location: M10K_X26_Y15_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000002F000000000000000000000001FF3F890000000000000000000000000000000000000000000000000F40000000000000000000000BDF7F885000000000000000000000000000000000000000000000001F080000000000000000000003DE63880000000000000000000000000000000000000000000000009E6400000000000000000000079E41C83000000000000000000000000020000000000000000000003EF0800000000000000000000F9E59CB3C03000000000000000000000000000000000000000000007EE000000000000000000000071E399F7807000000000000000000000000000000000",
	mem_init2 => "00000000000FDC030000000000000000000011F1B3F780780700000000000000000000000000000000000000000FD9F1C000000000000000000011F1B3F780380700000000000000000000000000000000000000001FF3F89000000000000000000041F007F7001E070003800000000000000000000000000000000000BDF7F88500000000000000000011E007FE7F0F071C03C000000000000000000000000000000000003DE63880000000000000000000007007FE3FC78E7E03C0000000000000000000000000000000000079E41C8300000000000000000001100FFE3FE7CCFF03C00000000000000000000000000000000000F9E59CB3C0300000000000",
	mem_init1 => "000000000FFE23F3ECFF83C0000000000000000000000000000000000071E399F780700000000000000000000F7C0E70FCC783C0000000000000000000000000000000000011F1B3F780780700000000000000000F7C18707C8783C0000000000000000000000000000000000011F1B3F780380700000000000000000E7830707CF783C0000000000000000000000000000000000041F007F7001E070003800000000000027878E1FCF70FE0000000000400000000000000000000000011E007FE7F0F071C03C0000000000000001FC7FC7E3FE00000000008000000000000000000000000007007FE3FC78E7E03C0000000000000000F0FFC1873E000000000",
	mem_init0 => "0080000000000000000000000001100FFE3FE7CCFF03C000000000000000000FFC0063E0000000001640000000000000000000000000000FFE23F3ECFF83C000000000000000002FBC00C3E0000000002F00000000000000000000000000000F7C0E70FCC783C0000000000000023C163C80C3E0000000000F40000000000000000000000000000F7C18707C8783C00000000000000070003E00E3E0000000001F08000000000000000000000000000E7830707CF783C00000000000000064000000FFF8000000009E6400000000000000000000000000027878E1FCF70FE00000000000000040000000FFFC000000003EF08000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N42
\data|colour|Mux0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~8_combout\ = ( \data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & (((\data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0))) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\))) ) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & \data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0))) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\))) ) ) ) # ( 
-- \data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & 
-- ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \data|title|title|altsyncram_component|auto_generated|ram_block1a2~portadataout\)))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \data|colour|Mux0~8_combout\);

-- Location: LABCELL_X23_Y10_N24
\data|colour|Mux0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~10_combout\ = ( \data|colour|Mux0~8_combout\ & ( (!\data|colour|Mux0~7_combout\ & (((\data|title|title|altsyncram_component|auto_generated|address_reg_a\(2) & !\data|colour|Mux0~9_combout\)) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3)))) ) ) # ( !\data|colour|Mux0~8_combout\ & ( (!\data|colour|Mux0~7_combout\ & ((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(2)) # 
-- ((!\data|colour|Mux0~9_combout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010110000111100001011000001110000001100000111000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \data|colour|ALT_INV_Mux0~7_combout\,
	datad => \data|colour|ALT_INV_Mux0~9_combout\,
	dataf => \data|colour|ALT_INV_Mux0~8_combout\,
	combout => \data|colour|Mux0~10_combout\);

-- Location: MLABCELL_X25_Y29_N48
\data|colour|Mux0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~13_combout\ = ( \data|colour|Mux0~5_combout\ & ( \data|colour|Mux0~10_combout\ & ( (!\data|colour|Mux0~11_combout\ & (((!\data|colour|Mux0~12_combout\)) # 
-- (\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2)))) # (\data|colour|Mux0~11_combout\ & (((\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(2) & 
-- \data|colour|Mux0~12_combout\)))) ) ) ) # ( !\data|colour|Mux0~5_combout\ & ( \data|colour|Mux0~10_combout\ & ( (\data|colour|Mux0~12_combout\ & ((!\data|colour|Mux0~11_combout\ & 
-- (\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2))) # (\data|colour|Mux0~11_combout\ & ((\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(2)))))) ) ) ) # ( 
-- \data|colour|Mux0~5_combout\ & ( !\data|colour|Mux0~10_combout\ & ( (!\data|colour|Mux0~12_combout\) # ((!\data|colour|Mux0~11_combout\ & (\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2))) # 
-- (\data|colour|Mux0~11_combout\ & ((\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(2))))) ) ) ) # ( !\data|colour|Mux0~5_combout\ & ( !\data|colour|Mux0~10_combout\ & ( (!\data|colour|Mux0~11_combout\ & 
-- (\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(2) & ((\data|colour|Mux0~12_combout\)))) # (\data|colour|Mux0~11_combout\ & (((!\data|colour|Mux0~12_combout\) # 
-- (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101000111111111110100011100000000010001111100110001000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \data|colour|ALT_INV_Mux0~11_combout\,
	datac => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datad => \data|colour|ALT_INV_Mux0~12_combout\,
	datae => \data|colour|ALT_INV_Mux0~5_combout\,
	dataf => \data|colour|ALT_INV_Mux0~10_combout\,
	combout => \data|colour|Mux0~13_combout\);

-- Location: LABCELL_X30_Y32_N27
\control|WideOr56\ : cyclonev_lcell_comb
-- Equation(s):
-- \control|WideOr56~combout\ = ( !\control|presentstate.draw_title~q\ & ( (\control|WideOr62~1_combout\ & !\control|presentstate.draw_team~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr62~1_combout\,
	datac => \control|ALT_INV_presentstate.draw_team~q\,
	dataf => \control|ALT_INV_presentstate.draw_title~q\,
	combout => \control|WideOr56~combout\);

-- Location: LABCELL_X30_Y32_N45
\data|colour|Mux0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~25_combout\ = ( !\control|WideOr56~combout\ & ( \control|WideOr57~combout\ ) ) # ( !\control|WideOr56~combout\ & ( !\control|WideOr57~combout\ & ( \control|WideOr58~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \control|ALT_INV_WideOr58~combout\,
	datae => \control|ALT_INV_WideOr56~combout\,
	dataf => \control|ALT_INV_WideOr57~combout\,
	combout => \data|colour|Mux0~25_combout\);

-- Location: MLABCELL_X25_Y29_N9
\data|colour|Mux0~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~24_combout\ = ( \control|WideOr58~combout\ & ( \control|WideOr57~combout\ & ( (!\control|WideOr56~combout\) # (\control|WideOr59~combout\) ) ) ) # ( !\control|WideOr58~combout\ & ( \control|WideOr57~combout\ & ( 
-- !\control|WideOr56~combout\ ) ) ) # ( !\control|WideOr58~combout\ & ( !\control|WideOr57~combout\ & ( !\control|WideOr56~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100001111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr59~combout\,
	datac => \control|ALT_INV_WideOr56~combout\,
	datae => \control|ALT_INV_WideOr58~combout\,
	dataf => \control|ALT_INV_WideOr57~combout\,
	combout => \data|colour|Mux0~24_combout\);

-- Location: LABCELL_X27_Y36_N0
\data|attack_one|draw_pika|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~1_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|attack_one|draw_pika|testCount|Add0~2\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|attack_one|draw_pika|testCount|Add0~1_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~2\);

-- Location: LABCELL_X27_Y36_N3
\data|attack_one|draw_pika|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~5_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~2\ ))
-- \data|attack_one|draw_pika|testCount|Add0~6\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(1) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(1),
	cin => \data|attack_one|draw_pika|testCount|Add0~2\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~5_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~6\);

-- Location: FF_X27_Y36_N4
\data|attack_one|draw_pika|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~5_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(1));

-- Location: LABCELL_X27_Y36_N6
\data|attack_one|draw_pika|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~9_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(2) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~6\ ))
-- \data|attack_one|draw_pika|testCount|Add0~10\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(2) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(2),
	cin => \data|attack_one|draw_pika|testCount|Add0~6\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~9_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~10\);

-- Location: FF_X27_Y36_N7
\data|attack_one|draw_pika|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~9_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(2));

-- Location: LABCELL_X27_Y36_N9
\data|attack_one|draw_pika|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~13_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(3) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~10\ ))
-- \data|attack_one|draw_pika|testCount|Add0~14\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(3) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(3),
	cin => \data|attack_one|draw_pika|testCount|Add0~10\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~13_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~14\);

-- Location: FF_X27_Y36_N10
\data|attack_one|draw_pika|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~13_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(3));

-- Location: LABCELL_X27_Y36_N12
\data|attack_one|draw_pika|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~17_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(4) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~14\ ))
-- \data|attack_one|draw_pika|testCount|Add0~18\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(4) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(4),
	cin => \data|attack_one|draw_pika|testCount|Add0~14\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~17_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~18\);

-- Location: FF_X27_Y36_N13
\data|attack_one|draw_pika|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~17_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(4));

-- Location: LABCELL_X27_Y36_N15
\data|attack_one|draw_pika|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~21_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~18\ ))
-- \data|attack_one|draw_pika|testCount|Add0~22\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(5) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(5),
	cin => \data|attack_one|draw_pika|testCount|Add0~18\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~21_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~22\);

-- Location: FF_X27_Y36_N16
\data|attack_one|draw_pika|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~21_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(5));

-- Location: LABCELL_X27_Y36_N18
\data|attack_one|draw_pika|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~25_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(6) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~22\ ))
-- \data|attack_one|draw_pika|testCount|Add0~26\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(6) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(6),
	cin => \data|attack_one|draw_pika|testCount|Add0~22\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~25_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~26\);

-- Location: FF_X27_Y36_N19
\data|attack_one|draw_pika|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~25_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(6));

-- Location: LABCELL_X27_Y36_N21
\data|attack_one|draw_pika|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~29_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(7) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~26\ ))
-- \data|attack_one|draw_pika|testCount|Add0~30\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(7) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(7),
	cin => \data|attack_one|draw_pika|testCount|Add0~26\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~29_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~30\);

-- Location: FF_X27_Y36_N22
\data|attack_one|draw_pika|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~29_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(7));

-- Location: LABCELL_X27_Y36_N24
\data|attack_one|draw_pika|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~33_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(8) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~30\ ))
-- \data|attack_one|draw_pika|testCount|Add0~34\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(8) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(8),
	cin => \data|attack_one|draw_pika|testCount|Add0~30\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~33_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~34\);

-- Location: FF_X27_Y36_N25
\data|attack_one|draw_pika|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~33_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(8));

-- Location: LABCELL_X27_Y36_N27
\data|attack_one|draw_pika|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~37_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(9) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~34\ ))
-- \data|attack_one|draw_pika|testCount|Add0~38\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(9) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(9),
	cin => \data|attack_one|draw_pika|testCount|Add0~34\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~37_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~38\);

-- Location: FF_X27_Y36_N28
\data|attack_one|draw_pika|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~37_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(9));

-- Location: LABCELL_X27_Y36_N30
\data|attack_one|draw_pika|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~41_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(10) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~38\ ))
-- \data|attack_one|draw_pika|testCount|Add0~42\ = CARRY(( \data|attack_one|draw_pika|testCount|out\(10) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(10),
	cin => \data|attack_one|draw_pika|testCount|Add0~38\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~41_sumout\,
	cout => \data|attack_one|draw_pika|testCount|Add0~42\);

-- Location: FF_X27_Y36_N31
\data|attack_one|draw_pika|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~41_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(10));

-- Location: LABCELL_X27_Y36_N42
\data|attack_one|draw_pika|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Equal0~1_combout\ = ( \data|attack_one|draw_pika|testCount|out\(6) & ( \data|attack_one|draw_pika|testCount|out\(7) & ( (\data|attack_one|draw_pika|testCount|out\(8) & (\data|attack_one|draw_pika|testCount|out\(9) & 
-- !\data|attack_one|draw_pika|testCount|out\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCount|ALT_INV_out\(8),
	datab => \data|attack_one|draw_pika|testCount|ALT_INV_out\(9),
	datac => \data|attack_one|draw_pika|testCount|ALT_INV_out\(5),
	datae => \data|attack_one|draw_pika|testCount|ALT_INV_out\(6),
	dataf => \data|attack_one|draw_pika|testCount|ALT_INV_out\(7),
	combout => \data|attack_one|draw_pika|testCount|Equal0~1_combout\);

-- Location: LABCELL_X27_Y36_N33
\data|attack_one|draw_pika|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Add0~45_sumout\ = SUM(( \data|attack_one|draw_pika|testCount|out\(11) ) + ( GND ) + ( \data|attack_one|draw_pika|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|attack_one|draw_pika|testCount|ALT_INV_out\(11),
	cin => \data|attack_one|draw_pika|testCount|Add0~42\,
	sumout => \data|attack_one|draw_pika|testCount|Add0~45_sumout\);

-- Location: FF_X27_Y36_N34
\data|attack_one|draw_pika|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~45_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(11));

-- Location: LABCELL_X27_Y36_N36
\data|attack_one|draw_pika|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|Equal0~0_combout\ = ( !\data|attack_one|draw_pika|testCount|out\(0) & ( !\data|attack_one|draw_pika|testCount|out\(1) & ( (\data|attack_one|draw_pika|testCount|out\(11) & (\data|attack_one|draw_pika|testCount|out\(2) & 
-- \data|attack_one|draw_pika|testCount|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCount|ALT_INV_out\(11),
	datab => \data|attack_one|draw_pika|testCount|ALT_INV_out\(2),
	datac => \data|attack_one|draw_pika|testCount|ALT_INV_out\(3),
	datae => \data|attack_one|draw_pika|testCount|ALT_INV_out\(0),
	dataf => \data|attack_one|draw_pika|testCount|ALT_INV_out\(1),
	combout => \data|attack_one|draw_pika|testCount|Equal0~0_combout\);

-- Location: LABCELL_X27_Y36_N48
\data|attack_one|draw_pika|testCount|out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|attack_one|draw_pika|testCount|out[3]~0_combout\ = ( \control|WideOr43~0_combout\ & ( \data|attack_one|draw_pika|testCount|out\(4) ) ) # ( \control|WideOr43~0_combout\ & ( !\data|attack_one|draw_pika|testCount|out\(4) ) ) # ( 
-- !\control|WideOr43~0_combout\ & ( !\data|attack_one|draw_pika|testCount|out\(4) & ( (!\data|attack_one|draw_pika|testCount|out\(10) & (\data|attack_one|draw_pika|testCount|Equal0~1_combout\ & \data|attack_one|draw_pika|testCount|Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|testCount|ALT_INV_out\(10),
	datab => \data|attack_one|draw_pika|testCount|ALT_INV_Equal0~1_combout\,
	datac => \data|attack_one|draw_pika|testCount|ALT_INV_Equal0~0_combout\,
	datae => \control|ALT_INV_WideOr43~0_combout\,
	dataf => \data|attack_one|draw_pika|testCount|ALT_INV_out\(4),
	combout => \data|attack_one|draw_pika|testCount|out[3]~0_combout\);

-- Location: FF_X27_Y36_N1
\data|attack_one|draw_pika|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_one|draw_pika|testCount|Add0~1_sumout\,
	sclr => \data|attack_one|draw_pika|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_one|draw_pika|testCount|out\(0));

-- Location: M10K_X26_Y36_N0
\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFA8FCFFFFFFFFFFFFF3FFFFFFFFCA3FCFFFFFFFFFFFF3FFFFFFAAA22AF3FFFFFFFFFFFCFFFFFAAAA88808FFFFFFFFFFFF3FFFEAAAA8A0A28FFFFFFFFFC00FFFFFAAAA22ACA3FFFFFFFF0FF3FFFFFEAA8ABCACF0FFFFFF3FFFFFFFFFFFF02F3F03CFFFFFF3FFFFFFFFFFFFCFCF0FF3FFFFF3FFFFFFFFFFFFF3CF3FFCFFFFFF30FFFFFFFFAAA8F23FFFCFFFFFF3C3FFFFAAAAA8FC3FFFF3FFFFFFFF3FFFAAAAAA3FFFFFFF3FFFFFFFF3FFF",
	mem_init1 => "EAAAA8FFF3FFFCFFFFFFFF3FFFFFEAAA3FC0FFFF3FFFFFFF3FFFFFFFFFCC0F3FFFF3FFFFFFCFAFFFFFFFF03FCFFFFCFFFFFFCFAAFFFFFFFFFFC3FFFF3FFFFFF3EABFFFFFFFFFF0FFFFF3FFFFFCFAAFFFFFFFFFFC3FFFFCFFFFFF3FAFFFFFFFFFFCF3FFFF3FFFFFF33FFFFFFFFFFF3CFFFFF3FFFFFC03FFFFFFFFFFCF3FFFFCFFFFFFC0FFFFFFFFFFCFCFFFFF3FFFFFF33FFFFFFFFFF3FCFFFFF3FFFFFF3FFFFFFFFFF3FF3FFFFCFFFFFFCFFFFFFFFFFCFFCFFFF03FFFFFFCFFFFFFFFFCFFFCFC03FFFFFFFF3FFFFFFFFCFFFF00FFFFFFFFFF3FFFFFFFFC0FFFFFFFFFFFFFFFCFFF3FFFFCFCFFFFFFFFFFFFFFCFFFC003FFFFC3FFFFFFFFFFFFF3FFCFFC3FFFFF",
	mem_init0 => "3FFFFFFFFFFFFCFFF3FFF3FFFFC0FFFFFFFFFFFCFFF3FFFF0FFFF00FFFFFFFFFFF3FFCFFFFFC3FFC003FFFFFFFFF0FFCFFFFFFF03F0003FFFFFFFFC3FF3FFFFFFFF00000FFFFFFFFF03F3FFFFFFFFFF0000FFFFFFFFC0FCFFFFFFFFFFFF003FFFFFFFC00CFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/pika/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pikachu3021x3:pika|altsyncram:altsyncram_component|altsyncram_49s1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3021,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y27_N0
\data|win|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~17_sumout\ = SUM(( \data|win|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|win|testCount|Add0~18\ = CARRY(( \data|win|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|win|testCount|Add0~17_sumout\,
	cout => \data|win|testCount|Add0~18\);

-- Location: LABCELL_X42_Y32_N30
\data|win|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Equal0~1_combout\ = ( \data|win|testCount|out\(3) & ( \data|win|testCount|out\(11) & ( (\data|win|testCount|out\(9) & (\data|win|testCount|out\(8) & !\data|win|testCount|out\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(9),
	datab => \data|win|testCount|ALT_INV_out\(8),
	datac => \data|win|testCount|ALT_INV_out\(10),
	datae => \data|win|testCount|ALT_INV_out\(3),
	dataf => \data|win|testCount|ALT_INV_out\(11),
	combout => \data|win|testCount|Equal0~1_combout\);

-- Location: LABCELL_X42_Y32_N12
\data|win|testCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Equal0~2_combout\ = ( \data|win|testCount|out\(7) & ( \data|win|testCount|out\(5) & ( (!\data|win|testCount|out\(12) & \data|win|testCount|out\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|win|testCount|ALT_INV_out\(12),
	datac => \data|win|testCount|ALT_INV_out\(6),
	datae => \data|win|testCount|ALT_INV_out\(7),
	dataf => \data|win|testCount|ALT_INV_out\(5),
	combout => \data|win|testCount|Equal0~2_combout\);

-- Location: LABCELL_X42_Y32_N6
\data|win|testCount|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Equal0~3_combout\ = ( \data|win|testCount|out\(1) & ( \data|win|testCount|Equal0~2_combout\ & ( (\data|win|testCount|Equal0~1_combout\ & (\data|win|testCount|out\(2) & \data|win|testCount|out\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|win|testCount|ALT_INV_Equal0~1_combout\,
	datac => \data|win|testCount|ALT_INV_out\(2),
	datad => \data|win|testCount|ALT_INV_out\(0),
	datae => \data|win|testCount|ALT_INV_out\(1),
	dataf => \data|win|testCount|ALT_INV_Equal0~2_combout\,
	combout => \data|win|testCount|Equal0~3_combout\);

-- Location: LABCELL_X42_Y27_N45
\data|win|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~5_sumout\ = SUM(( \data|win|testCount|out\(15) ) + ( GND ) + ( \data|win|testCount|Add0~10\ ))
-- \data|win|testCount|Add0~6\ = CARRY(( \data|win|testCount|out\(15) ) + ( GND ) + ( \data|win|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(15),
	cin => \data|win|testCount|Add0~10\,
	sumout => \data|win|testCount|Add0~5_sumout\,
	cout => \data|win|testCount|Add0~6\);

-- Location: LABCELL_X42_Y27_N48
\data|win|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~1_sumout\ = SUM(( \data|win|testCount|out\(16) ) + ( GND ) + ( \data|win|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(16),
	cin => \data|win|testCount|Add0~6\,
	sumout => \data|win|testCount|Add0~1_sumout\);

-- Location: FF_X42_Y27_N50
\data|win|testCount|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~1_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(16));

-- Location: LABCELL_X48_Y27_N30
\data|win|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Equal0~0_combout\ = ( !\data|win|testCount|out\(15) & ( (\data|win|testCount|out\(16) & (\data|win|testCount|out\(13) & !\data|win|testCount|out\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(14),
	dataf => \data|win|testCount|ALT_INV_out\(15),
	combout => \data|win|testCount|Equal0~0_combout\);

-- Location: LABCELL_X42_Y27_N54
\data|win|testCount|out[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|out[3]~0_combout\ = ( \data|win|testCount|Equal0~0_combout\ & ( \data|win|testCount|out\(4) & ( (!\control|enable_win_scrn~combout\) # ((!\control|presentstate.reset_state~q\) # (\data|win|testCount|Equal0~3_combout\)) ) ) ) # ( 
-- !\data|win|testCount|Equal0~0_combout\ & ( \data|win|testCount|out\(4) & ( (!\control|enable_win_scrn~combout\) # (!\control|presentstate.reset_state~q\) ) ) ) # ( \data|win|testCount|Equal0~0_combout\ & ( !\data|win|testCount|out\(4) & ( 
-- (!\control|enable_win_scrn~combout\) # (!\control|presentstate.reset_state~q\) ) ) ) # ( !\data|win|testCount|Equal0~0_combout\ & ( !\data|win|testCount|out\(4) & ( (!\control|enable_win_scrn~combout\) # (!\control|presentstate.reset_state~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110011111111110011001111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \control|ALT_INV_enable_win_scrn~combout\,
	datac => \data|win|testCount|ALT_INV_Equal0~3_combout\,
	datad => \control|ALT_INV_presentstate.reset_state~q\,
	datae => \data|win|testCount|ALT_INV_Equal0~0_combout\,
	dataf => \data|win|testCount|ALT_INV_out\(4),
	combout => \data|win|testCount|out[3]~0_combout\);

-- Location: FF_X42_Y27_N2
\data|win|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~17_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(0));

-- Location: LABCELL_X42_Y27_N3
\data|win|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~21_sumout\ = SUM(( \data|win|testCount|out\(1) ) + ( GND ) + ( \data|win|testCount|Add0~18\ ))
-- \data|win|testCount|Add0~22\ = CARRY(( \data|win|testCount|out\(1) ) + ( GND ) + ( \data|win|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(1),
	cin => \data|win|testCount|Add0~18\,
	sumout => \data|win|testCount|Add0~21_sumout\,
	cout => \data|win|testCount|Add0~22\);

-- Location: FF_X42_Y27_N5
\data|win|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~21_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(1));

-- Location: LABCELL_X42_Y27_N6
\data|win|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~25_sumout\ = SUM(( \data|win|testCount|out\(2) ) + ( GND ) + ( \data|win|testCount|Add0~22\ ))
-- \data|win|testCount|Add0~26\ = CARRY(( \data|win|testCount|out\(2) ) + ( GND ) + ( \data|win|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(2),
	cin => \data|win|testCount|Add0~22\,
	sumout => \data|win|testCount|Add0~25_sumout\,
	cout => \data|win|testCount|Add0~26\);

-- Location: FF_X42_Y27_N8
\data|win|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~25_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(2));

-- Location: LABCELL_X42_Y27_N9
\data|win|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~29_sumout\ = SUM(( \data|win|testCount|out\(3) ) + ( GND ) + ( \data|win|testCount|Add0~26\ ))
-- \data|win|testCount|Add0~30\ = CARRY(( \data|win|testCount|out\(3) ) + ( GND ) + ( \data|win|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(3),
	cin => \data|win|testCount|Add0~26\,
	sumout => \data|win|testCount|Add0~29_sumout\,
	cout => \data|win|testCount|Add0~30\);

-- Location: FF_X42_Y27_N11
\data|win|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~29_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(3));

-- Location: LABCELL_X42_Y27_N12
\data|win|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~33_sumout\ = SUM(( \data|win|testCount|out\(4) ) + ( GND ) + ( \data|win|testCount|Add0~30\ ))
-- \data|win|testCount|Add0~34\ = CARRY(( \data|win|testCount|out\(4) ) + ( GND ) + ( \data|win|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(4),
	cin => \data|win|testCount|Add0~30\,
	sumout => \data|win|testCount|Add0~33_sumout\,
	cout => \data|win|testCount|Add0~34\);

-- Location: FF_X42_Y27_N14
\data|win|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~33_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(4));

-- Location: LABCELL_X42_Y27_N15
\data|win|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~37_sumout\ = SUM(( \data|win|testCount|out\(5) ) + ( GND ) + ( \data|win|testCount|Add0~34\ ))
-- \data|win|testCount|Add0~38\ = CARRY(( \data|win|testCount|out\(5) ) + ( GND ) + ( \data|win|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(5),
	cin => \data|win|testCount|Add0~34\,
	sumout => \data|win|testCount|Add0~37_sumout\,
	cout => \data|win|testCount|Add0~38\);

-- Location: FF_X42_Y27_N17
\data|win|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~37_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(5));

-- Location: LABCELL_X42_Y27_N18
\data|win|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~41_sumout\ = SUM(( \data|win|testCount|out\(6) ) + ( GND ) + ( \data|win|testCount|Add0~38\ ))
-- \data|win|testCount|Add0~42\ = CARRY(( \data|win|testCount|out\(6) ) + ( GND ) + ( \data|win|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(6),
	cin => \data|win|testCount|Add0~38\,
	sumout => \data|win|testCount|Add0~41_sumout\,
	cout => \data|win|testCount|Add0~42\);

-- Location: FF_X42_Y27_N20
\data|win|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~41_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(6));

-- Location: LABCELL_X42_Y27_N21
\data|win|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~45_sumout\ = SUM(( \data|win|testCount|out\(7) ) + ( GND ) + ( \data|win|testCount|Add0~42\ ))
-- \data|win|testCount|Add0~46\ = CARRY(( \data|win|testCount|out\(7) ) + ( GND ) + ( \data|win|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(7),
	cin => \data|win|testCount|Add0~42\,
	sumout => \data|win|testCount|Add0~45_sumout\,
	cout => \data|win|testCount|Add0~46\);

-- Location: FF_X42_Y27_N23
\data|win|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~45_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(7));

-- Location: LABCELL_X42_Y27_N24
\data|win|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~49_sumout\ = SUM(( \data|win|testCount|out\(8) ) + ( GND ) + ( \data|win|testCount|Add0~46\ ))
-- \data|win|testCount|Add0~50\ = CARRY(( \data|win|testCount|out\(8) ) + ( GND ) + ( \data|win|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(8),
	cin => \data|win|testCount|Add0~46\,
	sumout => \data|win|testCount|Add0~49_sumout\,
	cout => \data|win|testCount|Add0~50\);

-- Location: FF_X42_Y27_N26
\data|win|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~49_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(8));

-- Location: LABCELL_X42_Y27_N27
\data|win|testCount|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~53_sumout\ = SUM(( \data|win|testCount|out\(9) ) + ( GND ) + ( \data|win|testCount|Add0~50\ ))
-- \data|win|testCount|Add0~54\ = CARRY(( \data|win|testCount|out\(9) ) + ( GND ) + ( \data|win|testCount|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(9),
	cin => \data|win|testCount|Add0~50\,
	sumout => \data|win|testCount|Add0~53_sumout\,
	cout => \data|win|testCount|Add0~54\);

-- Location: FF_X42_Y27_N29
\data|win|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~53_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(9));

-- Location: LABCELL_X42_Y27_N30
\data|win|testCount|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~57_sumout\ = SUM(( \data|win|testCount|out\(10) ) + ( GND ) + ( \data|win|testCount|Add0~54\ ))
-- \data|win|testCount|Add0~58\ = CARRY(( \data|win|testCount|out\(10) ) + ( GND ) + ( \data|win|testCount|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(10),
	cin => \data|win|testCount|Add0~54\,
	sumout => \data|win|testCount|Add0~57_sumout\,
	cout => \data|win|testCount|Add0~58\);

-- Location: FF_X42_Y27_N32
\data|win|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~57_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(10));

-- Location: LABCELL_X42_Y27_N33
\data|win|testCount|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~61_sumout\ = SUM(( \data|win|testCount|out\(11) ) + ( GND ) + ( \data|win|testCount|Add0~58\ ))
-- \data|win|testCount|Add0~62\ = CARRY(( \data|win|testCount|out\(11) ) + ( GND ) + ( \data|win|testCount|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(11),
	cin => \data|win|testCount|Add0~58\,
	sumout => \data|win|testCount|Add0~61_sumout\,
	cout => \data|win|testCount|Add0~62\);

-- Location: FF_X42_Y27_N35
\data|win|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~61_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(11));

-- Location: LABCELL_X42_Y27_N36
\data|win|testCount|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~65_sumout\ = SUM(( \data|win|testCount|out\(12) ) + ( GND ) + ( \data|win|testCount|Add0~62\ ))
-- \data|win|testCount|Add0~66\ = CARRY(( \data|win|testCount|out\(12) ) + ( GND ) + ( \data|win|testCount|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(12),
	cin => \data|win|testCount|Add0~62\,
	sumout => \data|win|testCount|Add0~65_sumout\,
	cout => \data|win|testCount|Add0~66\);

-- Location: FF_X42_Y27_N38
\data|win|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~65_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(12));

-- Location: LABCELL_X42_Y27_N39
\data|win|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~13_sumout\ = SUM(( \data|win|testCount|out\(13) ) + ( GND ) + ( \data|win|testCount|Add0~66\ ))
-- \data|win|testCount|Add0~14\ = CARRY(( \data|win|testCount|out\(13) ) + ( GND ) + ( \data|win|testCount|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(13),
	cin => \data|win|testCount|Add0~66\,
	sumout => \data|win|testCount|Add0~13_sumout\,
	cout => \data|win|testCount|Add0~14\);

-- Location: FF_X42_Y27_N41
\data|win|testCount|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~13_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(13));

-- Location: LABCELL_X42_Y27_N42
\data|win|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|testCount|Add0~9_sumout\ = SUM(( \data|win|testCount|out\(14) ) + ( GND ) + ( \data|win|testCount|Add0~14\ ))
-- \data|win|testCount|Add0~10\ = CARRY(( \data|win|testCount|out\(14) ) + ( GND ) + ( \data|win|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|win|testCount|ALT_INV_out\(14),
	cin => \data|win|testCount|Add0~14\,
	sumout => \data|win|testCount|Add0~9_sumout\,
	cout => \data|win|testCount|Add0~10\);

-- Location: FF_X42_Y27_N44
\data|win|testCount|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~9_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(14));

-- Location: FF_X42_Y27_N47
\data|win|testCount|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|testCount|Add0~5_sumout\,
	sclr => \data|win|testCount|out[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|testCount|out\(15));

-- Location: LABCELL_X43_Y27_N27
\data|win|win|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = ( \data|win|testCount|out\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|win|testCount|ALT_INV_out\(15),
	combout => \data|win|win|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X43_Y27_N28
\data|win|win|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|win|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|win|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X43_Y27_N40
\data|win|win|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|win|testCount|out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|win|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: LABCELL_X43_Y27_N36
\data|colour|Mux0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~21_combout\ = (\control|WideOr59~combout\ & ((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(3)) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010100010001010101010001000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr59~combout\,
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \data|colour|Mux0~21_combout\);

-- Location: FF_X48_Y27_N13
\data|win|win|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|win|testCount|out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|win|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X48_Y27_N48
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ = ( \data|win|testCount|out\(15) & ( (!\data|win|testCount|out\(16) & (\data|win|testCount|out\(13) & \data|win|testCount|out\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(14),
	dataf => \data|win|testCount|ALT_INV_out\(15),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\);

-- Location: M10K_X41_Y22_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFEFFFFFFFFFFBFFFFE00000000300047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFBFFFFF00000000300071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFEFFF9FFFFFC000000030007C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF3FF0FFFFFE000000030007F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF8FE01FFFFF000000030007FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFB3E00FFFFFC00000030007FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFBCE003FFFFE0000003",
	mem_init2 => "0007FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF7E4000FFFFF80000030003FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE7F80007FFFFC0000000003FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFCFF80001FFFFE0000000003FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFBFF80000FFFFF0000000003FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE7FF800003FFFFC000000003FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFCFFF800001FFFFE000000003FFFFCFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFF9FFFFFFF9FFF8000007FFFF000000001FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE7FFF8000003FFFF8000000003FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFFFF8000000FFFFC000000000FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF3FFFF80000007FFFE0000000003FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFE7FFFF80000001FFFF00000000000FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFDFFFFF80000000FFFF8000000000FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFBFFFFF",
	mem_init0 => "800000007FFFC0000000007FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFE7FFFFF80C000001FFFE0000000003FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFCFFFFFF80C000000FFFE0000000001FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFF9FFFFFF80D8000007FFF0000000001FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8FFFFFF3FFFFFF80D8000003FFF0000000000FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84FFFFFEFFFFFFF80DC000003FFF80000000007FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7FFFFDFFFFFFF80DF800001FFFC0000000007FFEFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N39
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\ = ( !\data|win|testCount|out\(14) & ( (!\data|win|testCount|out\(16) & (!\data|win|testCount|out\(13) & \data|win|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(15),
	dataf => \data|win|testCount|ALT_INV_out\(14),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\);

-- Location: M10K_X49_Y25_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFF0000007FE2FFFFFFFBFFFFFFFFFF3F001FFFF7FDFFFFFFF7FFDFFFFFFFFFC7FFFFFFFFFFFFFFFFFF000000FFE2FEFFFFF7FFFFFFFFFFDF801FFFFBFE7FFFFFFBFFDFFFFFFFFF9FFFFFFFFFFFFFFFFFFF000001FFE2FEFFFFEFFFFFFFFFFFE7C01FFFFBFF9FFFFFFDFFEFFFFFFFFE7FFFFFFFFFFFFFFFFFFFB00003FFE2EFFFFFDFFFFFFFFFFFF3E01FFFFBFFEFFFFFFDFFEFFFFFFFF9FFFFFFFFFFFFFFFFFFFF980003FFE36F7FFFBFFFFFFFFFFFF9F01FFFFBFFFFFFFFFEFFF7FFFFFFE7FFFFFFFFFFFFFFFFFFFFCF0007FFE36F7FFF7FFFFFFFFFFFFCF01FFFFBFFFFFFFFFEFFF3FFFFFF9FFFFFFFFFFFFFFFFFFFFFF1000FFFE386FFFEFFFF",
	mem_init2 => "FFFFFFFFFF601FFFFBFFFFFFFFFF7FFBFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE000FFFE381FFFDFFFFFFFFFFFFFF801FFFFDFFFFFFFFFF7FF9FFFFF9FFFFFFFFFFFFFFFFFFFFFFFF000FFFE37FFFFBFFFFFFFFFFFFFFC01FFFFDFFFFFFFFFF7FFDFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFE00FFFE0FFFFF7FFFFFFFFFFFFFFC01FFFFDFFFFFFF87FFFFEFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF780FFFE1FFFFE7FFFFFFFFFFFFFFC01FFFFDFFFFFFFF83BFFEFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFBFCFFFC7FFFFEFFFFFFFFFFFFFFFF01FFFFDFFFFFFFFFF3FFF7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFBFE7FF1FFFFFDFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFF87FF",
	mem_init1 => "7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF93DFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF99FFBE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE3FBFFFFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFDEFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF88FFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF3FFFFFF93FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFDFFFFFFFFFFE1FFFFFFDBFFFFEFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEDFFFFFFEBFFFFEFFFFFFFFFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFEDFFFFFFE9FFFFDFFF20FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE4FFFFEFE9FFFFBFFEFF3FFFCFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC0FFFFE3DDFFFF3FFDFFCFFFEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFC0FFFFE03DFFFF7FFDFFE7FFF3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFFFFFFFFC0FFFFE03CFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N42
\data|win|win|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = ( \data|win|testCount|out\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \data|win|testCount|ALT_INV_out\(14),
	combout => \data|win|win|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X48_Y27_N43
\data|win|win|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|win|win|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|win|win|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X48_Y27_N51
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\ = ( !\data|win|testCount|out\(14) & ( (!\data|win|testCount|out\(16) & (\data|win|testCount|out\(13) & \data|win|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(15),
	dataf => \data|win|testCount|ALT_INV_out\(14),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\);

-- Location: M10K_X58_Y28_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "80203F80000003FFF8013E7C7FFFDF7FFFFEFFFFFFFFFEFFFFFFFFFFFFFF000000000007FFFFFFFF80007F80000003FFF003D9F83FFFBF9FFFFDFFFFFFFFFF7FFFFFFFFFFFFE000000000003FFFFFFFF8000FF80000007FFE007F3F79FFFFFDFFFFBFFFFFFFFFF9FFFFFFFFFFFFE000000000001FFFFFFFF8001FF8000000FFFC007FDE7CFFCFFEFFFE7FFFFFFFFFFCFFFFFFFFFFFFE000000000001FFFFFFFF8001FF80000063FF8007FE4FE7F9FFF7FFCFFFFFFFFFFFF7FFFFFFFFFFFE000000000000FFFFFFFF8001FF800000F80000DBFF1FF3EFFFFBFF9FFFFFFFFFFFF9FFFFFFFFFFFE000000000000FFFFFFFF8001FF800001FFEF07F8FFCFFD9FFFFD",
	mem_init2 => "FF3FFFFFFFFFFFFCFFFFFFFFFFFE0000000000007FFFFFFF8001FF800003FFFE07FE1FE0FE3FFFFEFE7FFFFFFFFFFFFEFFFFFFFFFFFE0000000000007FFFFFFFC001FF800007FFFE1FFFE7F03FFFFFFF7DFFFFFFFFFFFFFEFFFFFFFFFFFE0000000000003FFFFFFFC001FF800007FFFC1FFFF8FB7FFFFFFFB3FFFFFFFFFFFFFEFFFFFFFFFFFC0000000000003FFFFFFFC000FF800003FFF01FFFFF1DBFFFFFFFC7FFFFFFFFFFFFFBFFFFFFFFFFFC0000000000003FFFFFFF8000FF800001FFE01FFFFFE4BFFFFFFFEFFFFFFFFFFFFFE7FFFFFFFFFFFC0000000000003FFFFFFF00003F800000FFC03FFFFFF05FFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFC0000",
	mem_init1 => "000000003FFFFFFC00003F8000003F803FFFFFFC5FFE0FFFFFFFFFFFFFFFFF3FFFFFFFFFFFF80000000000007FFFFFF000001F8000003F701FFFFFFF2FF1EFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF80000000000007FFFFFF00000038000001DFF1FFFFFFF8FCFF7FFFFFFFFFFFFFFF9FFFFFFFFFFFFF80000000000003FFFFFF800000380000009FF8FFFFFFFE43FF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFF80000000000003FFFFFFC0000038000000FFF87FFFFFFF1FFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFF80000000004003FFFFFFCFFC007E000001FFF83FFFFFFF9FFFBFFFFFFFFFFFFFFBFFFFFFFFFFFFFF8000000000E007FFFFFF9FFF80FF800001FFF",
	mem_init0 => "C1FFFFFFFCFFFDFFFFFFFFFFFFFEFFFFFFFFFFFFFFFC000000000E007FFFFFF7FFFF83FC00003FFFC0FFFFFFFE7FFCFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE0000000106067FFFFFCFFFFFF87F80001FFFC77FFFFFFF3FFEFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF00000003867E7FFFFF9FFFFFFF1FC0001FFFE73FFFFFFFBFFE7FFFFFFFFFFFDFFFFFFFFFFFFFFFFF8000000FC67E7FFFFF3FFFFFFFC7F0001FFFEFDFFFFFFFDFFF7FFFFFFFFFFF3FFFFFFFFFFFFFFFFF8000003FC2FE7FFFFEFFFFFFFFF1F8001FFFE7EFFFFFFFEFFFBFFFFFFFFFFCFFFFFFFFFFFFFFFFFF8000003FC2FEFFFFFDFFFFFFFFFC7E001FFFF7F3FFFFFFF7FFBFFFFFFFFFF3FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N54
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\ = ( \data|win|testCount|out\(15) & ( (!\data|win|testCount|out\(16) & (!\data|win|testCount|out\(13) & \data|win|testCount|out\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(14),
	dataf => \data|win|testCount|ALT_INV_out\(15),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\);

-- Location: M10K_X58_Y25_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E7FFFF9FFFFFFF809FE00001FFFE0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E3FFFF3FFFFFFF809FF00000FFF00000000001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3FFFE7FFFFFFF809FFC0000FE00FC00000001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBF1FFFCFFFFFFFF819FFE0000703FFF00000001FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF4FFFC7FFFFFFF819FFF0000003FFF80000000FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC7FF87FFFFFFF839FFF8000001FFFC0000000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "CFFF3FF2BFFFFFFF87DFFFC0000007FFE00000007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF8FE63FFFFFFF87CFFFE0000003FFE00000007F7FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFCFFFE3C43FFFFFFF8FC7FFE0000003FFF00000003CFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFCFFFDC087FFFFFFF8FC7FFF0000001FFF800000039FFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFF87FFFFECFFFFFFFF8FC3FFF8000001FFF800000033FFFFFFFFFFFFFCFBFFFFFFFFFFFFFFFFFFFFFE03FFFFF5FFFFFFFF9FC1FFF8000000FFFC0000000FFFFFFFFFFFFFF9FDFFFFFFFFFFFFFFFFFFFFF803FFFFFBFFFFFFFF9FC0FFF8000000FF",
	mem_init1 => "FC0000001FFFFFFFFFFFFFF7FEFFFFFFFFFFFFFFFFFFFFF003FFFFF3FFFFFFFF9FE0FFF80000007FFC0000003FFFFFFFFFFFFFEFFF3FFFFFFFFFFFFFFFFFFFE001FFFFF7FFFFFFFF9FE07FF80000007FFC0000003FFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFFFF8001FFFFE7FFFFFFFF9FE03FFC0000007FFC0000003FFFFFFFFFFFFF9FFFEFFFFFFFFFFFFFFFFFFF0000FFFFEFFFFFFFFF8FE01FFE0000007FFC0000003FFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFE00003FFFCFFFFFFFFF8FE00FFC0000007FFC000001BFFFFFFFFFFFFE7FFFFBFFFFFFFFFFFFFFFFFC00000FFF9FFFFFFFFF8FE007FC0000007FFC000007BFFFFFFFFFFFFCFFFFFCFFFF",
	mem_init0 => "FFFFFFFFFFFFF8000007FB3FFFFFFFFF8FE003F80000007FFC00001FBFFFFFFFFFFFF9FFFFFE7FFFFFFFFFFFFFFFF0000001F83FFFFFFFFF87E001F80000007FFC00007FBFFFFFFFFFFFF3FFFFFF3FFFFFFFFFFFFFFFE0000000003FFFFFFFFF87E000F00000007FFC0001FE7FFFFFFFFFFFEFFFFFFFDFFFFFFFFFFFFFFFE0000000001FFFFFFFFF83F00060000000FFFC000FF8FFFFFFFFFFFFDFFFFFFFEFFFFFFFFFFFFFFFC0000000001FFFFFFFFF80F00000000000FFF8003FE7FFFFF8FFFFFFBFFFFFFFF3FFFFFFFFFFFFFF80000000000FFFFFFFFF80701F00000001FFF8007F9EFFFFEEFFFFFF7FFFFFFFF9FFFFFFFFFFFFFF000000000007FFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y27_N6
\data|colour|Mux0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~15_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) ) ) ) # ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & 
-- !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & 
-- ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \data|colour|Mux0~15_combout\);

-- Location: LABCELL_X48_Y27_N0
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3) = ( !\data|win|testCount|out\(13) & ( !\data|win|testCount|out\(14) & ( (!\data|win|testCount|out\(16) & !\data|win|testCount|out\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(15),
	datae => \data|win|testCount|ALT_INV_out\(13),
	dataf => \data|win|testCount|ALT_INV_out\(14),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3));

-- Location: M10K_X41_Y25_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFBC7FFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFF28FFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFE51FFFE3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFC87FFFE1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFF80FFFFE0FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF11FFFFE07FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFE07FFFFE03FDFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFC9FFFFFF01FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFE03FFFFFF00FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6FFFFFFFFFFFFFFC0FFFFFFF007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFF03FFFFFFF003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFC1FFFFFFFF001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF07FFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFC3FFFFFFFFFF81FFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF0FFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF805FFFFFC0FFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FF80FFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N36
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\ = ( !\data|win|testCount|out\(15) & ( (!\data|win|testCount|out\(16) & (!\data|win|testCount|out\(13) & \data|win|testCount|out\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(14),
	dataf => \data|win|testCount|ALT_INV_out\(15),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\);

-- Location: M10K_X41_Y31_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFF8001FC380FFFFFFFFF1FFFFFFFDFFFE01FFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F8303FFFFFFFFE3FFFFFFFDFDFC00FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F0E1FFFFFFFFF9BFFFFFFFEFDF8007FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003E00FFFFFFFFFE6FFFFFFFFF7BF8007FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0007801FFFFFFFFF8FFFFFFFFFE93F81E7FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFF1FF800203FFFFFFFFFE7FFFFFFFFFFCFF81E7FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFE701C0007FFFFFFFFFFCFFFFFFFFFF",
	mem_init2 => "FEFF83F7FFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFCFF000FFFFFFFFFFFFE3FFFFFFFFFFFE7FC1E7FFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFF7FC0CFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFF3FFFFFFFFFFFFF3FE00FFFFFFFFFEFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF87FFFFFFFFFFFFFDFF03FFFFFFFFFC7FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFE3FFFFFFFFFFFFFFCFFFFFFFFFFFFFD9FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFF8BFFFFFFFFFFFFFFCFFFFFFFFFFFFFBC7FFFFF8003FFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFE3FFFFFFFFFFFFFFFEFFFFFFFFFFFFF7F8FFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF0FFFFFFFFFFFFFFFFDFFFFFFFFFFFFEFFF3FFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFC3FFFFFFFFFFFFFFFFDBFFFFFFFFFFFDFFFC3FFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFE3FFFFFFFFFFFFFFFFFDFFFFFFFFFFFFBFFFF87FFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFF0FFFFE000003FFFFFFFDDFFFFFFFFFFF7FFFFF8FFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFC0FFFFC00C7FFFFFCFFFFDEFFFFFFFFFFCFFFFFFF87C00007FFFFFFFFFFFFFFFFFFFFFFFFFFC000003F",
	mem_init0 => "FFC0FFC7FFFFFF87FFDEFFFFFFFFFF9FFFFFFFF0400003FFFFFFFFFFFFFFFFFFFFFFFFFFC000013FFF1FFFC7FFFFFFFE3FEF3FFFFFFFFF7FFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFDFBFFFC7FFFFFFFFCFAF9FFFFFFFFCFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFE0103FFC3FBFFFDFFFFFFFFFC1EFDFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3E1BFC1FFBFFFCFFFFFFFFFDF0FE7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FC2F23FE3FFFDFFFFFFFFFCFCFF3FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F001FFFE7FFF9FFFFFFFFFCFCFFBFFFFF8FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N21
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\ = ( \data|win|testCount|out\(13) & ( !\data|win|testCount|out\(16) & ( (!\data|win|testCount|out\(14) & !\data|win|testCount|out\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(14),
	datac => \data|win|testCount|ALT_INV_out\(15),
	datae => \data|win|testCount|ALT_INV_out\(13),
	dataf => \data|win|testCount|ALT_INV_out\(16),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\);

-- Location: M10K_X49_Y22_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1D007FFFE7FFF9FFFFFFFFFFFEFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE18037FFFC7FFF9FFFFFFFFFDFEFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE180F3FFFCFFFF9FFFFFFFFFDFCFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F3FFFCFFFF3FFFFFFFFFDFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF1FFFDFFFF7FFFFFFFFFDFEFF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF8FFF9FFFF7FFFFFFFFFDFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFF00FFC7FD3FFFEFFFFFFFFFFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FCFFC7FFFEFFFFFFFFFFDFCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FE3F8FFFFCFFFFFFFFFFDFCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF8E1FFFF9FFFFFFFFFFDFCFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C3FFE0FFFFFBFFFFFFFFFFDFCFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C3FFFFFFFFF3FFFFFFFFFFDFDFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF081FFFFFFFFF7FFFFFFFFFF",
	mem_init1 => "DFDFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C1FFFFFFFFC7FFFFFFFFFFBFDFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF860FFFFFFFFC7FFFFFFFFFFBF9FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8D0FFFFFFFF8FFFFFFFFFFFBF9FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8EA7FFFFFFF3FFFFFFFFFFFBF9FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC243FFFFFFCFFFFFFFFFFFF7FBFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC129FFFFFF8FFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFC2FC7FFFFE3FFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3BF3FFFFC3FFFFFFFFFFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFC7FFE0FFFFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFE07E07FFFFFFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFF8007FFFFFFFFFFFFFDF9FFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFE73FFFFFFFFFFFFFFDF3FFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N57
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\ = ( \data|win|testCount|out\(14) & ( (!\data|win|testCount|out\(16) & (\data|win|testCount|out\(13) & !\data|win|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(15),
	dataf => \data|win|testCount|ALT_INV_out\(14),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\);

-- Location: M10K_X41_Y26_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FEFFFDFFF3FFF9F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFC0FBFFE03EFFFCFFFBFFF4FFFE1EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF9FFFFFFFC07BFFE01E7FFDFFFBFFE37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFDFFFBFFFC07BFFE00E7FFDFFFBFFED1FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF6FFF3FFFC07BFFE0003FFBFFFBFFC87FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0FFE3FFFE07BFFE0063FF3FFFBFFD9FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF0FFC3FFFE07BFFE0061FF7FFFBFFB3FFFFFFBFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFC00FF0FF83FFFE073FFE0001FF7FFF9FE17FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FF0FF83FFFE673FFE0000FFFFFF9F8EFFFF03FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FF0FF03FFFE677FFE0000FEFFFF801CFFFE01FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FF07F03EFFEF67FFE00007EFFFF8FF1FFFC00FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF0FE03CFBEF67FFC00003FFFFF8003FFF800FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000FF0FC030F9F64FFF800003DFFFFC20FFFF800FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FF0FC0",
	mem_init1 => "3879F69FFF800001C3FFFDFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FF0580301C721FFF000001DEFFFBFFFFFF8707FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001EF0D802004387FFE0000003F7FFBFFE3FF8F87FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001EF2D0020C0003FFC0000003FBFFFFFC3FF8F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001EF700000F00700FC0000003FFFFFFFCFFFCF8FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001EF600000F0FFFE000000003FFFFFFFFFFFC71FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001E76000008FFFFFF80000003FDFFFFFFFFFE03F",
	mem_init0 => "FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001E76000003FFFFFFE0000003FDFFFFFFFFFF8FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001E7200003FFFFFFFF0000003FFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001F3840007FFFFFFFF0030003FFFFFFFFFFFFFFFFEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001F88C003FFFFFFFFCFFFF007FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FC1800FFFFFFFFF9FFFFC07FEFF8FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FE1803FFFFFFFFC7FFFFFF3FFFF01FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y27_N48
\data|colour|Mux0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~14_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (((\data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0))) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & \data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\)))) ) ) ) # ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a2~portadataout\)) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a8~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	combout => \data|colour|Mux0~14_combout\);

-- Location: M10K_X41_Y27_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33FFF0555543F3FC4555550000000005555541FFC0010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B82FF0555543F3FC5555500000000001555503FFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFF0F0555543F3F4555500000000000055550",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|testCount|Equal0~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N33
\data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3) = ( !\data|win|testCount|out\(14) & ( (\data|win|testCount|out\(16) & (!\data|win|testCount|out\(13) & !\data|win|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCount|ALT_INV_out\(16),
	datab => \data|win|testCount|ALT_INV_out\(13),
	datac => \data|win|testCount|ALT_INV_out\(15),
	dataf => \data|win|testCount|ALT_INV_out\(14),
	combout => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3));

-- Location: M10K_X41_Y30_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC00077000000000007C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0007700000000000F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFC007700000000000F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE007700000000000F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF807700000000001F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFC0E700000000001F003FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF0EF00000000001F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFC6F00000000001E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE0E00000000001E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF8C00000000001C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFE000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
	mem_init1 => "FFFC000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF8000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF0000000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFE0000000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFC8000000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9E000000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFBF000000000003800FFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF3FC00000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE7FE00000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFEFFF80000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFCFFFE0000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFDFFFF00000000030007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF9FFFF80000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y27_N45
\data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0)) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a29\)))) ) ) # ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a29\ & !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000001000000000010001100000000001000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y15_N0
\data|lose|testCount|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~17_sumout\ = SUM(( \data|lose|testCount|out\(0) ) + ( VCC ) + ( !VCC ))
-- \data|lose|testCount|Add0~18\ = CARRY(( \data|lose|testCount|out\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(0),
	cin => GND,
	sumout => \data|lose|testCount|Add0~17_sumout\,
	cout => \data|lose|testCount|Add0~18\);

-- Location: LABCELL_X46_Y8_N36
\data|lose|testCount|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Equal0~0_combout\ = ( \data|lose|testCount|out\(13) & ( !\data|lose|testCount|out\(14) & ( (!\data|lose|testCount|out\(15) & \data|lose|testCount|out\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|lose|testCount|ALT_INV_out\(15),
	datac => \data|lose|testCount|ALT_INV_out\(16),
	datae => \data|lose|testCount|ALT_INV_out\(13),
	dataf => \data|lose|testCount|ALT_INV_out\(14),
	combout => \data|lose|testCount|Equal0~0_combout\);

-- Location: LABCELL_X46_Y8_N48
\data|lose|testCount|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Equal0~2_combout\ = ( \data|lose|testCount|out\(4) & ( !\data|lose|testCount|out\(10) & ( (\data|lose|testCount|out\(11) & !\data|lose|testCount|out\(12)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(11),
	datac => \data|lose|testCount|ALT_INV_out\(12),
	datae => \data|lose|testCount|ALT_INV_out\(4),
	dataf => \data|lose|testCount|ALT_INV_out\(10),
	combout => \data|lose|testCount|Equal0~2_combout\);

-- Location: LABCELL_X46_Y8_N6
\data|lose|testCount|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Equal0~1_combout\ = ( \data|lose|testCount|out\(2) & ( \data|lose|testCount|out\(0) & ( (\data|lose|testCount|out\(9) & (\data|lose|testCount|out\(8) & \data|lose|testCount|out\(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(9),
	datab => \data|lose|testCount|ALT_INV_out\(8),
	datac => \data|lose|testCount|ALT_INV_out\(1),
	datae => \data|lose|testCount|ALT_INV_out\(2),
	dataf => \data|lose|testCount|ALT_INV_out\(0),
	combout => \data|lose|testCount|Equal0~1_combout\);

-- Location: LABCELL_X46_Y8_N30
\data|lose|testCount|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Equal0~3_combout\ = ( \data|lose|testCount|out\(5) & ( \data|lose|testCount|Equal0~1_combout\ & ( (\data|lose|testCount|out\(6) & (\data|lose|testCount|Equal0~2_combout\ & \data|lose|testCount|out\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|lose|testCount|ALT_INV_out\(6),
	datac => \data|lose|testCount|ALT_INV_Equal0~2_combout\,
	datad => \data|lose|testCount|ALT_INV_out\(3),
	datae => \data|lose|testCount|ALT_INV_out\(5),
	dataf => \data|lose|testCount|ALT_INV_Equal0~1_combout\,
	combout => \data|lose|testCount|Equal0~3_combout\);

-- Location: LABCELL_X42_Y15_N54
\data|lose|testCount|out[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|out[8]~0_combout\ = ( \data|lose|testCount|out\(7) & ( \control|enable_lose_scrn~combout\ & ( (!\control|presentstate.reset_state~q\) # ((\data|lose|testCount|Equal0~0_combout\ & \data|lose|testCount|Equal0~3_combout\)) ) ) ) # ( 
-- !\data|lose|testCount|out\(7) & ( \control|enable_lose_scrn~combout\ & ( !\control|presentstate.reset_state~q\ ) ) ) # ( \data|lose|testCount|out\(7) & ( !\control|enable_lose_scrn~combout\ ) ) # ( !\data|lose|testCount|out\(7) & ( 
-- !\control|enable_lose_scrn~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001100110011001100110111001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_Equal0~0_combout\,
	datab => \control|ALT_INV_presentstate.reset_state~q\,
	datac => \data|lose|testCount|ALT_INV_Equal0~3_combout\,
	datae => \data|lose|testCount|ALT_INV_out\(7),
	dataf => \control|ALT_INV_enable_lose_scrn~combout\,
	combout => \data|lose|testCount|out[8]~0_combout\);

-- Location: FF_X42_Y15_N2
\data|lose|testCount|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~17_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(0));

-- Location: LABCELL_X42_Y15_N3
\data|lose|testCount|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~21_sumout\ = SUM(( \data|lose|testCount|out\(1) ) + ( GND ) + ( \data|lose|testCount|Add0~18\ ))
-- \data|lose|testCount|Add0~22\ = CARRY(( \data|lose|testCount|out\(1) ) + ( GND ) + ( \data|lose|testCount|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(1),
	cin => \data|lose|testCount|Add0~18\,
	sumout => \data|lose|testCount|Add0~21_sumout\,
	cout => \data|lose|testCount|Add0~22\);

-- Location: FF_X42_Y15_N5
\data|lose|testCount|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~21_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(1));

-- Location: LABCELL_X42_Y15_N6
\data|lose|testCount|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~25_sumout\ = SUM(( \data|lose|testCount|out\(2) ) + ( GND ) + ( \data|lose|testCount|Add0~22\ ))
-- \data|lose|testCount|Add0~26\ = CARRY(( \data|lose|testCount|out\(2) ) + ( GND ) + ( \data|lose|testCount|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(2),
	cin => \data|lose|testCount|Add0~22\,
	sumout => \data|lose|testCount|Add0~25_sumout\,
	cout => \data|lose|testCount|Add0~26\);

-- Location: FF_X42_Y15_N8
\data|lose|testCount|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~25_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(2));

-- Location: LABCELL_X42_Y15_N9
\data|lose|testCount|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~29_sumout\ = SUM(( \data|lose|testCount|out\(3) ) + ( GND ) + ( \data|lose|testCount|Add0~26\ ))
-- \data|lose|testCount|Add0~30\ = CARRY(( \data|lose|testCount|out\(3) ) + ( GND ) + ( \data|lose|testCount|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(3),
	cin => \data|lose|testCount|Add0~26\,
	sumout => \data|lose|testCount|Add0~29_sumout\,
	cout => \data|lose|testCount|Add0~30\);

-- Location: FF_X42_Y15_N11
\data|lose|testCount|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~29_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(3));

-- Location: LABCELL_X42_Y15_N12
\data|lose|testCount|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~33_sumout\ = SUM(( \data|lose|testCount|out\(4) ) + ( GND ) + ( \data|lose|testCount|Add0~30\ ))
-- \data|lose|testCount|Add0~34\ = CARRY(( \data|lose|testCount|out\(4) ) + ( GND ) + ( \data|lose|testCount|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(4),
	cin => \data|lose|testCount|Add0~30\,
	sumout => \data|lose|testCount|Add0~33_sumout\,
	cout => \data|lose|testCount|Add0~34\);

-- Location: FF_X42_Y15_N14
\data|lose|testCount|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~33_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(4));

-- Location: LABCELL_X42_Y15_N15
\data|lose|testCount|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~37_sumout\ = SUM(( \data|lose|testCount|out\(5) ) + ( GND ) + ( \data|lose|testCount|Add0~34\ ))
-- \data|lose|testCount|Add0~38\ = CARRY(( \data|lose|testCount|out\(5) ) + ( GND ) + ( \data|lose|testCount|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(5),
	cin => \data|lose|testCount|Add0~34\,
	sumout => \data|lose|testCount|Add0~37_sumout\,
	cout => \data|lose|testCount|Add0~38\);

-- Location: FF_X42_Y15_N17
\data|lose|testCount|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~37_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(5));

-- Location: LABCELL_X42_Y15_N18
\data|lose|testCount|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~41_sumout\ = SUM(( \data|lose|testCount|out\(6) ) + ( GND ) + ( \data|lose|testCount|Add0~38\ ))
-- \data|lose|testCount|Add0~42\ = CARRY(( \data|lose|testCount|out\(6) ) + ( GND ) + ( \data|lose|testCount|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(6),
	cin => \data|lose|testCount|Add0~38\,
	sumout => \data|lose|testCount|Add0~41_sumout\,
	cout => \data|lose|testCount|Add0~42\);

-- Location: FF_X42_Y15_N20
\data|lose|testCount|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~41_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(6));

-- Location: LABCELL_X42_Y15_N21
\data|lose|testCount|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~45_sumout\ = SUM(( \data|lose|testCount|out\(7) ) + ( GND ) + ( \data|lose|testCount|Add0~42\ ))
-- \data|lose|testCount|Add0~46\ = CARRY(( \data|lose|testCount|out\(7) ) + ( GND ) + ( \data|lose|testCount|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(7),
	cin => \data|lose|testCount|Add0~42\,
	sumout => \data|lose|testCount|Add0~45_sumout\,
	cout => \data|lose|testCount|Add0~46\);

-- Location: FF_X42_Y15_N23
\data|lose|testCount|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~45_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(7));

-- Location: LABCELL_X42_Y15_N24
\data|lose|testCount|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~49_sumout\ = SUM(( \data|lose|testCount|out\(8) ) + ( GND ) + ( \data|lose|testCount|Add0~46\ ))
-- \data|lose|testCount|Add0~50\ = CARRY(( \data|lose|testCount|out\(8) ) + ( GND ) + ( \data|lose|testCount|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(8),
	cin => \data|lose|testCount|Add0~46\,
	sumout => \data|lose|testCount|Add0~49_sumout\,
	cout => \data|lose|testCount|Add0~50\);

-- Location: FF_X42_Y15_N26
\data|lose|testCount|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~49_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(8));

-- Location: LABCELL_X42_Y15_N27
\data|lose|testCount|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~53_sumout\ = SUM(( \data|lose|testCount|out\(9) ) + ( GND ) + ( \data|lose|testCount|Add0~50\ ))
-- \data|lose|testCount|Add0~54\ = CARRY(( \data|lose|testCount|out\(9) ) + ( GND ) + ( \data|lose|testCount|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(9),
	cin => \data|lose|testCount|Add0~50\,
	sumout => \data|lose|testCount|Add0~53_sumout\,
	cout => \data|lose|testCount|Add0~54\);

-- Location: FF_X42_Y15_N29
\data|lose|testCount|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~53_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(9));

-- Location: LABCELL_X42_Y15_N30
\data|lose|testCount|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~57_sumout\ = SUM(( \data|lose|testCount|out\(10) ) + ( GND ) + ( \data|lose|testCount|Add0~54\ ))
-- \data|lose|testCount|Add0~58\ = CARRY(( \data|lose|testCount|out\(10) ) + ( GND ) + ( \data|lose|testCount|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(10),
	cin => \data|lose|testCount|Add0~54\,
	sumout => \data|lose|testCount|Add0~57_sumout\,
	cout => \data|lose|testCount|Add0~58\);

-- Location: FF_X42_Y15_N32
\data|lose|testCount|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~57_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(10));

-- Location: LABCELL_X42_Y15_N33
\data|lose|testCount|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~61_sumout\ = SUM(( \data|lose|testCount|out\(11) ) + ( GND ) + ( \data|lose|testCount|Add0~58\ ))
-- \data|lose|testCount|Add0~62\ = CARRY(( \data|lose|testCount|out\(11) ) + ( GND ) + ( \data|lose|testCount|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(11),
	cin => \data|lose|testCount|Add0~58\,
	sumout => \data|lose|testCount|Add0~61_sumout\,
	cout => \data|lose|testCount|Add0~62\);

-- Location: FF_X42_Y15_N35
\data|lose|testCount|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~61_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(11));

-- Location: LABCELL_X42_Y15_N36
\data|lose|testCount|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~65_sumout\ = SUM(( \data|lose|testCount|out\(12) ) + ( GND ) + ( \data|lose|testCount|Add0~62\ ))
-- \data|lose|testCount|Add0~66\ = CARRY(( \data|lose|testCount|out\(12) ) + ( GND ) + ( \data|lose|testCount|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(12),
	cin => \data|lose|testCount|Add0~62\,
	sumout => \data|lose|testCount|Add0~65_sumout\,
	cout => \data|lose|testCount|Add0~66\);

-- Location: FF_X42_Y15_N38
\data|lose|testCount|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~65_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(12));

-- Location: LABCELL_X42_Y15_N39
\data|lose|testCount|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~9_sumout\ = SUM(( \data|lose|testCount|out\(13) ) + ( GND ) + ( \data|lose|testCount|Add0~66\ ))
-- \data|lose|testCount|Add0~10\ = CARRY(( \data|lose|testCount|out\(13) ) + ( GND ) + ( \data|lose|testCount|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(13),
	cin => \data|lose|testCount|Add0~66\,
	sumout => \data|lose|testCount|Add0~9_sumout\,
	cout => \data|lose|testCount|Add0~10\);

-- Location: FF_X42_Y15_N41
\data|lose|testCount|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~9_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(13));

-- Location: LABCELL_X42_Y15_N42
\data|lose|testCount|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~13_sumout\ = SUM(( \data|lose|testCount|out\(14) ) + ( GND ) + ( \data|lose|testCount|Add0~10\ ))
-- \data|lose|testCount|Add0~14\ = CARRY(( \data|lose|testCount|out\(14) ) + ( GND ) + ( \data|lose|testCount|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(14),
	cin => \data|lose|testCount|Add0~10\,
	sumout => \data|lose|testCount|Add0~13_sumout\,
	cout => \data|lose|testCount|Add0~14\);

-- Location: FF_X42_Y15_N44
\data|lose|testCount|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~13_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(14));

-- Location: LABCELL_X42_Y15_N45
\data|lose|testCount|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~5_sumout\ = SUM(( \data|lose|testCount|out\(15) ) + ( GND ) + ( \data|lose|testCount|Add0~14\ ))
-- \data|lose|testCount|Add0~6\ = CARRY(( \data|lose|testCount|out\(15) ) + ( GND ) + ( \data|lose|testCount|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(15),
	cin => \data|lose|testCount|Add0~14\,
	sumout => \data|lose|testCount|Add0~5_sumout\,
	cout => \data|lose|testCount|Add0~6\);

-- Location: FF_X42_Y15_N47
\data|lose|testCount|out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~5_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(15));

-- Location: LABCELL_X42_Y15_N48
\data|lose|testCount|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|testCount|Add0~1_sumout\ = SUM(( \data|lose|testCount|out\(16) ) + ( GND ) + ( \data|lose|testCount|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \data|lose|testCount|ALT_INV_out\(16),
	cin => \data|lose|testCount|Add0~6\,
	sumout => \data|lose|testCount|Add0~1_sumout\);

-- Location: FF_X42_Y15_N50
\data|lose|testCount|out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|lose|testCount|Add0~1_sumout\,
	sclr => \data|lose|testCount|out[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|testCount|out\(16));

-- Location: FF_X46_Y11_N5
\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|lose|testCount|out\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3));

-- Location: FF_X46_Y11_N47
\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|lose|testCount|out\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X46_Y11_N58
\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|lose|testCount|out\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X46_Y8_N42
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ = ( \data|lose|testCount|out\(15) & ( (\data|lose|testCount|out\(14) & (\data|lose|testCount|out\(13) & !\data|lose|testCount|out\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(13),
	datac => \data|lose|testCount|ALT_INV_out\(16),
	dataf => \data|lose|testCount|ALT_INV_out\(15),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\);

-- Location: M10K_X49_Y15_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000003F3FF9FFF3FFFE0000000000000000000000000000000000000000000000000000000000000000003F3FF9FFFCFFFE0000000000000000000000000000000000000000000000000000000000000000003F3FF9FFFCFFF80000000000000000000000000000000000000000000000000000000000000000003C3FF9FFFCFFF80000000000000000000000000000000000000000000000000000000000000000003CFFE7FFFCFFF80000000000000000000000000000000000000000000000000000000000000000003CFFE7FFFCFFF80000000000000000000000000000000000000000000000000000000000000000000FFFE7FFFF3FF8",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000FFFE7FFFF3FF80000000000000000000000000000000000000000000000000000000000000000000FFF9FFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFF9FFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFF8003FFE000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000FFFFF8003FFE00000000000000000000000000000000000000000000000000000000000000000000FFFFE7FFCF3E00000000000000000000000000000000000000000000000000000000000000000000FFFFE7FFCF3E00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFCC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC4000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0003CFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000038FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000003FFFFE38FFFFE0000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N3
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\ = ( !\data|lose|testCount|out\(16) & ( (!\data|lose|testCount|out\(14) & (!\data|lose|testCount|out\(13) & \data|lose|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(13),
	datac => \data|lose|testCount|ALT_INV_out\(15),
	dataf => \data|lose|testCount|ALT_INV_out\(16),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\);

-- Location: M10K_X49_Y13_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC0",
	mem_init1 => "01FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC000000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000000FFFFE000003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE00",
	mem_init0 => "0003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE000003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE000003FC3FFFFFF8FF000FE0000000000000FF0FF1F1FE1FFFFFFC3FF807F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007F800FE000003FC3FC007F8FF000FE00000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: FF_X46_Y11_N28
\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|lose|testCount|out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X46_Y8_N24
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\ = ( \data|lose|testCount|out\(15) & ( (!\data|lose|testCount|out\(14) & (\data|lose|testCount|out\(13) & !\data|lose|testCount|out\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(13),
	datac => \data|lose|testCount|ALT_INV_out\(16),
	dataf => \data|lose|testCount|ALT_INV_out\(15),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\);

-- Location: M10K_X58_Y14_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF00000000000",
	mem_init2 => "000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FFFF87FFFFC3FFFFFF00000000000000000000000000000000000000000000000000000000000000FFFF87FFFFC3FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N27
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\ = ( !\data|lose|testCount|out\(16) & ( (\data|lose|testCount|out\(14) & (!\data|lose|testCount|out\(13) & \data|lose|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(13),
	datac => \data|lose|testCount|ALT_INV_out\(15),
	dataf => \data|lose|testCount|ALT_INV_out\(16),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\);

-- Location: M10K_X38_Y13_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000003FFFFE38FFFFE00000000000000000000000000000000000000000000000000000000000000000003FFFFF83FFFFF80000000000000000000000000000000000000000000000000000000000000000003FFFFF83FFFFF8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF3FFE000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000FFFFDFFFF1FFE0000000000000000000000000000000000000000000000000000000000000000000FFFF9FFFF03FE0000000000000000000000000000000000000000000000000000000000000000000FFFF9FFFF00FE0000000000000000000000000000000000000000000000000000000000000000000FFFC1FC7C00F80000000000000000000000000000000000000000000000000000000000000000000FFF01F83C00780000000000000000000000000000000000000000000000000000000000000000000FFF007C7C007800000000000000000000000000000000000000000000000000000000000000000003FC007FFC0078",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000003FC007FFC007800000000000000000000000000000000000000000000000000000000000000000003FC007FFC007800000000000000000000000000000000000000000000000000000000000000000003FC007FFC007800000000000000000000000000000000000000000000000000000000000000000003FC007FFCC07800000000000000000000000000000000000000000000000000000000000000000003FC007FFCC07800000000000000000000000000000000000000000000000000000000000000000000FC607FFF03F800000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000FC607FFF03F80000000000000000000000000000000000000000000000000000000000000001FFFCFF81FFFFFFE7FF80000000000000000000000000000000000000000000000000000000000001FFFCFF81FFFFFFE7FF80000000000000000000000000000000000000000000000000000000000007FFFF3FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFF3FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000007F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N12
\data|colour|Mux0~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~19_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0)) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0))) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) ) ) ) # ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0))))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0))) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\))) ) ) ) # ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\)))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & 
-- ((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \data|colour|Mux0~19_combout\);

-- Location: FF_X46_Y11_N29
\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \data|lose|testCount|out\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y8_N21
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\ = ( \data|lose|testCount|out\(13) & ( \data|lose|testCount|out\(14) & ( (!\data|lose|testCount|out\(16) & !\data|lose|testCount|out\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(16),
	datac => \data|lose|testCount|ALT_INV_out\(15),
	datae => \data|lose|testCount|ALT_INV_out\(13),
	dataf => \data|lose|testCount|ALT_INV_out\(14),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\);

-- Location: M10K_X49_Y8_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00FF0FFFFFFE1FC001FC3FF807F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F80000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F80000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F800000",
	mem_init2 => "00000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F800000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N45
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\ = ( !\data|lose|testCount|out\(16) & ( (!\data|lose|testCount|out\(14) & (\data|lose|testCount|out\(13) & !\data|lose|testCount|out\(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(13),
	datac => \data|lose|testCount|ALT_INV_out\(15),
	dataf => \data|lose|testCount|ALT_INV_out\(16),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\);

-- Location: M10K_X38_Y9_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N0
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3) = ( !\data|lose|testCount|out\(15) & ( (!\data|lose|testCount|out\(14) & (!\data|lose|testCount|out\(13) & !\data|lose|testCount|out\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(13),
	datac => \data|lose|testCount|ALT_INV_out\(16),
	dataf => \data|lose|testCount|ALT_INV_out\(15),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3));

-- Location: M10K_X58_Y11_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N15
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\ = ( !\data|lose|testCount|out\(13) & ( \data|lose|testCount|out\(14) & ( (!\data|lose|testCount|out\(16) & !\data|lose|testCount|out\(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(16),
	datac => \data|lose|testCount|ALT_INV_out\(15),
	datae => \data|lose|testCount|ALT_INV_out\(13),
	dataf => \data|lose|testCount|ALT_INV_out\(14),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\);

-- Location: M10K_X49_Y9_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N54
\data|colour|Mux0~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~18_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a11~portadataout\) ) ) ) # ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ( (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- \data|lose|lose|altsyncram_component|auto_generated|ram_block1a11~portadataout\) ) ) ) # ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a2~portadataout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a5~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \data|colour|Mux0~18_combout\);

-- Location: LABCELL_X46_Y11_N51
\data|colour|Mux0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~16_combout\ = ( !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \data|colour|Mux0~16_combout\);

-- Location: M10K_X41_Y11_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|testCount|Equal0~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N54
\data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3) = ( !\data|lose|testCount|out\(13) & ( (!\data|lose|testCount|out\(14) & (!\data|lose|testCount|out\(15) & \data|lose|testCount|out\(16))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000000000000000000001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCount|ALT_INV_out\(14),
	datab => \data|lose|testCount|ALT_INV_out\(15),
	datac => \data|lose|testCount|ALT_INV_out\(16),
	datae => \data|lose|testCount|ALT_INV_out\(13),
	combout => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3));

-- Location: M10K_X49_Y7_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF3FE7FF3FC7E0000000000000000000000000000000000000000000000000000000000000000003FF3FE7FF3FC7E0000000000000000000000000000000000000000000000000000000000000000003FCFF9FFF3FF1E0000000000000000000000000000000000000000000000000000000000000000003FCFF9FFF3FF1E0000000000000000000000000000000000000000000000000000000000000000003F3FF9FFF3FFFE000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N9
\data|colour|Mux0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~17_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (\data|colour|Mux0~16_combout\ & ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a29\))) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( (\data|colour|Mux0~16_combout\ & 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0) & \data|lose|lose|altsyncram_component|auto_generated|ram_block1a29\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101000100010101010100010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~16_combout\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	combout => \data|colour|Mux0~17_combout\);

-- Location: LABCELL_X46_Y11_N33
\data|colour|Mux0~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~20_combout\ = ( !\data|colour|Mux0~17_combout\ & ( ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\data|colour|Mux0~18_combout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\data|colour|Mux0~19_combout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110101110101111111010111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \data|colour|ALT_INV_Mux0~19_combout\,
	datad => \data|colour|ALT_INV_Mux0~18_combout\,
	dataf => \data|colour|ALT_INV_Mux0~17_combout\,
	combout => \data|colour|Mux0~20_combout\);

-- Location: LABCELL_X43_Y27_N39
\data|colour|Mux0~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~22_combout\ = (\control|WideOr59~combout\ & !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr59~combout\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	combout => \data|colour|Mux0~22_combout\);

-- Location: LABCELL_X43_Y27_N54
\data|colour|Mux0~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~23_combout\ = ( \data|colour|Mux0~20_combout\ & ( \data|colour|Mux0~22_combout\ & ( (!\data|colour|Mux0~21_combout\ & ((\data|colour|Mux0~14_combout\))) # (\data|colour|Mux0~21_combout\ & (\data|colour|Mux0~15_combout\)) ) ) ) # ( 
-- !\data|colour|Mux0~20_combout\ & ( \data|colour|Mux0~22_combout\ & ( (!\data|colour|Mux0~21_combout\ & ((\data|colour|Mux0~14_combout\))) # (\data|colour|Mux0~21_combout\ & (\data|colour|Mux0~15_combout\)) ) ) ) # ( \data|colour|Mux0~20_combout\ & ( 
-- !\data|colour|Mux0~22_combout\ & ( (\data|colour|Mux0~21_combout\ & \data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\) ) ) ) # ( !\data|colour|Mux0~20_combout\ & ( !\data|colour|Mux0~22_combout\ & ( 
-- (!\data|colour|Mux0~21_combout\) # (\data|win|win|altsyncram_component|auto_generated|mux2|l3_w2_n1_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111000000000101010100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~21_combout\,
	datab => \data|colour|ALT_INV_Mux0~15_combout\,
	datac => \data|colour|ALT_INV_Mux0~14_combout\,
	datad => \data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n1_mux_dataout~0_combout\,
	datae => \data|colour|ALT_INV_Mux0~20_combout\,
	dataf => \data|colour|ALT_INV_Mux0~22_combout\,
	combout => \data|colour|Mux0~23_combout\);

-- Location: MLABCELL_X25_Y29_N12
\data|colour|Mux0~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux0~26_combout\ = ( \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(2) & ( \data|colour|Mux0~23_combout\ & ( (!\data|colour|Mux0~25_combout\ & ((!\data|colour|Mux0~2_combout\) # ((\data|colour|Mux0~24_combout\)))) # 
-- (\data|colour|Mux0~25_combout\ & (((!\data|colour|Mux0~24_combout\) # (\data|colour|Mux0~13_combout\)))) ) ) ) # ( !\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(2) & ( \data|colour|Mux0~23_combout\ & ( 
-- (!\data|colour|Mux0~25_combout\ & (!\data|colour|Mux0~2_combout\ & ((!\data|colour|Mux0~24_combout\)))) # (\data|colour|Mux0~25_combout\ & (((!\data|colour|Mux0~24_combout\) # (\data|colour|Mux0~13_combout\)))) ) ) ) # ( 
-- \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(2) & ( !\data|colour|Mux0~23_combout\ & ( (!\data|colour|Mux0~25_combout\ & ((!\data|colour|Mux0~2_combout\) # ((\data|colour|Mux0~24_combout\)))) # (\data|colour|Mux0~25_combout\ & 
-- (((\data|colour|Mux0~13_combout\ & \data|colour|Mux0~24_combout\)))) ) ) ) # ( !\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(2) & ( !\data|colour|Mux0~23_combout\ & ( (!\data|colour|Mux0~25_combout\ & 
-- (!\data|colour|Mux0~2_combout\ & ((!\data|colour|Mux0~24_combout\)))) # (\data|colour|Mux0~25_combout\ & (((\data|colour|Mux0~13_combout\ & \data|colour|Mux0~24_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000011101000001111001110101111000000111010111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~2_combout\,
	datab => \data|colour|ALT_INV_Mux0~13_combout\,
	datac => \data|colour|ALT_INV_Mux0~25_combout\,
	datad => \data|colour|ALT_INV_Mux0~24_combout\,
	datae => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	dataf => \data|colour|ALT_INV_Mux0~23_combout\,
	combout => \data|colour|Mux0~26_combout\);

-- Location: LABCELL_X16_Y33_N54
\data|x|Mux8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~5_combout\ = ( \control|WideOr62~combout\ & ( \data|attack_one|draw_pika|Add0~13_sumout\ & ( (\control|WideOr63~combout\) # (\data|meowth_HP|testCountX_Y|out_x\(0)) ) ) ) # ( !\control|WideOr62~combout\ & ( 
-- \data|attack_one|draw_pika|Add0~13_sumout\ & ( (!\control|WideOr63~combout\ & (\data|team_rocket|testCountX_Y|out_x\(0))) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|testCountX_Y|out_x\(0)))) ) ) ) # ( \control|WideOr62~combout\ & ( 
-- !\data|attack_one|draw_pika|Add0~13_sumout\ & ( (\data|meowth_HP|testCountX_Y|out_x\(0) & !\control|WideOr63~combout\) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|attack_one|draw_pika|Add0~13_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (\data|team_rocket|testCountX_Y|out_x\(0))) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|testCountX_Y|out_x\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(0),
	datab => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(0),
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(0),
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add0~13_sumout\,
	combout => \data|x|Mux8~5_combout\);

-- Location: MLABCELL_X21_Y34_N12
\data|x|Mux8~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~4_combout\ = ( \data|enemy_attack|draw_meowth|Add0~13_sumout\ & ( \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & (\data|Menu|testCountX_Y|out_x\(0))) # (\control|WideOr62~combout\ & ((\data|trainer|testCountX_Y|out_x\(0)))) ) ) 
-- ) # ( !\data|enemy_attack|draw_meowth|Add0~13_sumout\ & ( \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & (\data|Menu|testCountX_Y|out_x\(0))) # (\control|WideOr62~combout\ & ((\data|trainer|testCountX_Y|out_x\(0)))) ) ) ) # ( 
-- \data|enemy_attack|draw_meowth|Add0~13_sumout\ & ( !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\) # (\data|pika_damage|d_control|out_x\(0)) ) ) ) # ( !\data|enemy_attack|draw_meowth|Add0~13_sumout\ & ( !\control|WideOr63~combout\ & ( 
-- (\data|pika_damage|d_control|out_x\(0) & \control|WideOr62~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_out_x\(0),
	datab => \data|pika_damage|d_control|ALT_INV_out_x\(0),
	datac => \data|trainer|testCountX_Y|ALT_INV_out_x\(0),
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|enemy_attack|draw_meowth|ALT_INV_Add0~13_sumout\,
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|x|Mux8~4_combout\);

-- Location: MLABCELL_X6_Y34_N24
\data|x|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~1_combout\ = ( \data|attack_two|M_tb|testCountX_Y|out_x\(0) & ( (!\data|x|Mux1~0_combout\ & (\data|x|Mux1~1_combout\ & ((\data|attack_two|L_tb|testCountX_Y|out_x\(0))))) # (\data|x|Mux1~0_combout\ & 
-- (((\data|attack_two|tb_pika|Add0~13_sumout\)) # (\data|x|Mux1~1_combout\))) ) ) # ( !\data|attack_two|M_tb|testCountX_Y|out_x\(0) & ( (!\data|x|Mux1~0_combout\ & (\data|x|Mux1~1_combout\ & ((\data|attack_two|L_tb|testCountX_Y|out_x\(0))))) # 
-- (\data|x|Mux1~0_combout\ & (!\data|x|Mux1~1_combout\ & (\data|attack_two|tb_pika|Add0~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~0_combout\,
	datab => \data|x|ALT_INV_Mux1~1_combout\,
	datac => \data|attack_two|tb_pika|ALT_INV_Add0~13_sumout\,
	datad => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|x|Mux8~1_combout\);

-- Location: LABCELL_X10_Y33_N48
\data|x|Mux8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~2_combout\ = ( \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) & ( \data|attack_three|draw_t_pika|Add0~13_sumout\ & ( (!\control|WideOr63~combout\) # ((!\data|x|Mux1~2_combout\ & ((\data|x|Mux8~1_combout\))) # 
-- (\data|x|Mux1~2_combout\ & (\data|attack_two|S_tb|testCountX_Y|out_x\(0)))) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) & ( \data|attack_three|draw_t_pika|Add0~13_sumout\ & ( (!\control|WideOr63~combout\ & 
-- (!\data|x|Mux1~2_combout\)) # (\control|WideOr63~combout\ & ((!\data|x|Mux1~2_combout\ & ((\data|x|Mux8~1_combout\))) # (\data|x|Mux1~2_combout\ & (\data|attack_two|S_tb|testCountX_Y|out_x\(0))))) ) ) ) # ( 
-- \data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) & ( !\data|attack_three|draw_t_pika|Add0~13_sumout\ & ( (!\control|WideOr63~combout\ & (\data|x|Mux1~2_combout\)) # (\control|WideOr63~combout\ & ((!\data|x|Mux1~2_combout\ & 
-- ((\data|x|Mux8~1_combout\))) # (\data|x|Mux1~2_combout\ & (\data|attack_two|S_tb|testCountX_Y|out_x\(0))))) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(0) & ( !\data|attack_three|draw_t_pika|Add0~13_sumout\ & ( 
-- (\control|WideOr63~combout\ & ((!\data|x|Mux1~2_combout\ & ((\data|x|Mux8~1_combout\))) # (\data|x|Mux1~2_combout\ & (\data|attack_two|S_tb|testCountX_Y|out_x\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|x|ALT_INV_Mux1~2_combout\,
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(0),
	datad => \data|x|ALT_INV_Mux8~1_combout\,
	datae => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \data|attack_three|draw_t_pika|ALT_INV_Add0~13_sumout\,
	combout => \data|x|Mux8~2_combout\);

-- Location: LABCELL_X16_Y32_N48
\data|x|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~0_combout\ = ( \data|win|testCountX_Y|out_x\(0) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_x\(0)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_x\(0))) ) ) ) # ( 
-- !\data|win|testCountX_Y|out_x\(0) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_x\(0)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_x\(0))) ) ) ) # ( \data|win|testCountX_Y|out_x\(0) & ( 
-- !\control|WideOr62~combout\ & ( (\data|lose|testCountX_Y|out_x\(0)) # (\control|WideOr63~combout\) ) ) ) # ( !\data|win|testCountX_Y|out_x\(0) & ( !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & \data|lose|testCountX_Y|out_x\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|clear_screen|ALT_INV_out_x\(0),
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|lose|testCountX_Y|ALT_INV_out_x\(0),
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(0),
	datae => \data|win|testCountX_Y|ALT_INV_out_x\(0),
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|x|Mux8~0_combout\);

-- Location: LABCELL_X10_Y33_N30
\data|x|Mux8~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~3_combout\ = ( \data|x|Mux1~4_combout\ & ( \data|team_menu|testCountX_Y|out_x\(0) & ( (\data|meowth_damage|d_control|out_x\(0)) # (\data|x|Mux1~3_combout\) ) ) ) # ( !\data|x|Mux1~4_combout\ & ( \data|team_menu|testCountX_Y|out_x\(0) & ( 
-- (!\data|x|Mux1~3_combout\ & ((\data|x|Mux8~0_combout\))) # (\data|x|Mux1~3_combout\ & (\data|x|Mux8~2_combout\)) ) ) ) # ( \data|x|Mux1~4_combout\ & ( !\data|team_menu|testCountX_Y|out_x\(0) & ( (!\data|x|Mux1~3_combout\ & 
-- \data|meowth_damage|d_control|out_x\(0)) ) ) ) # ( !\data|x|Mux1~4_combout\ & ( !\data|team_menu|testCountX_Y|out_x\(0) & ( (!\data|x|Mux1~3_combout\ & ((\data|x|Mux8~0_combout\))) # (\data|x|Mux1~3_combout\ & (\data|x|Mux8~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000001010101000011011000110110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \data|x|ALT_INV_Mux8~2_combout\,
	datac => \data|x|ALT_INV_Mux8~0_combout\,
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(0),
	datae => \data|x|ALT_INV_Mux1~4_combout\,
	dataf => \data|team_menu|testCountX_Y|ALT_INV_out_x\(0),
	combout => \data|x|Mux8~3_combout\);

-- Location: LABCELL_X13_Y33_N6
\data|x|Mux8~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux8~6_combout\ = ( \data|x|Mux8~4_combout\ & ( \data|x|Mux8~3_combout\ & ( ((!\control|WideOr61~combout\) # (!\control|WideOr60~combout\)) # (\data|x|Mux8~5_combout\) ) ) ) # ( !\data|x|Mux8~4_combout\ & ( \data|x|Mux8~3_combout\ & ( 
-- (!\control|WideOr60~combout\) # ((\data|x|Mux8~5_combout\ & \control|WideOr61~combout\)) ) ) ) # ( \data|x|Mux8~4_combout\ & ( !\data|x|Mux8~3_combout\ & ( (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\) # (\data|x|Mux8~5_combout\))) ) ) ) # 
-- ( !\data|x|Mux8~4_combout\ & ( !\data|x|Mux8~3_combout\ & ( (\data|x|Mux8~5_combout\ & (\control|WideOr61~combout\ & \control|WideOr60~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011010000110111110001111100011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux8~5_combout\,
	datab => \control|ALT_INV_WideOr61~combout\,
	datac => \control|ALT_INV_WideOr60~combout\,
	datae => \data|x|ALT_INV_Mux8~4_combout\,
	dataf => \data|x|ALT_INV_Mux8~3_combout\,
	combout => \data|x|Mux8~6_combout\);

-- Location: LABCELL_X17_Y32_N0
\data|x|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~0_combout\ = ( \control|WideOr63~combout\ & ( \data|clear_screen|out_x\(1) & ( (\data|win|testCountX_Y|out_x\(1)) # (\control|WideOr62~combout\) ) ) ) # ( !\control|WideOr63~combout\ & ( \data|clear_screen|out_x\(1) & ( 
-- (!\control|WideOr62~combout\ & (\data|lose|testCountX_Y|out_x\(1))) # (\control|WideOr62~combout\ & ((\data|title|testCountX_Y|out_x\(1)))) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|clear_screen|out_x\(1) & ( (!\control|WideOr62~combout\ & 
-- \data|win|testCountX_Y|out_x\(1)) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|clear_screen|out_x\(1) & ( (!\control|WideOr62~combout\ & (\data|lose|testCountX_Y|out_x\(1))) # (\control|WideOr62~combout\ & ((\data|title|testCountX_Y|out_x\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|testCountX_Y|ALT_INV_out_x\(1),
	datab => \data|title|testCountX_Y|ALT_INV_out_x\(1),
	datac => \control|ALT_INV_WideOr62~combout\,
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(1),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|clear_screen|ALT_INV_out_x\(1),
	combout => \data|x|Mux7~0_combout\);

-- Location: FF_X8_Y32_N34
\data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|attack_two|M_tb|testCountX_Y|Add1~5_sumout\,
	sclr => \data|attack_two|M_tb|testCountX_Y|out_y[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y34_N21
\data|x|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~1_combout\ = ( \data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ & ( \data|attack_two|tb_pika|Add0~17_sumout\ & ( ((\data|attack_two|L_tb|testCountX_Y|out_x\(1) & \data|x|Mux1~1_combout\)) # (\data|x|Mux1~0_combout\) ) ) ) # ( 
-- !\data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ & ( \data|attack_two|tb_pika|Add0~17_sumout\ & ( (!\data|x|Mux1~1_combout\ & ((\data|x|Mux1~0_combout\))) # (\data|x|Mux1~1_combout\ & (\data|attack_two|L_tb|testCountX_Y|out_x\(1) & 
-- !\data|x|Mux1~0_combout\)) ) ) ) # ( \data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ & ( !\data|attack_two|tb_pika|Add0~17_sumout\ & ( (\data|x|Mux1~1_combout\ & ((\data|x|Mux1~0_combout\) # (\data|attack_two|L_tb|testCountX_Y|out_x\(1)))) ) ) ) 
-- # ( !\data|attack_two|M_tb|testCountX_Y|out_x[1]~DUPLICATE_q\ & ( !\data|attack_two|tb_pika|Add0~17_sumout\ & ( (\data|attack_two|L_tb|testCountX_Y|out_x\(1) & (\data|x|Mux1~1_combout\ & !\data|x|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000111100000101111100000000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|testCountX_Y|ALT_INV_out_x\(1),
	datac => \data|x|ALT_INV_Mux1~1_combout\,
	datad => \data|x|ALT_INV_Mux1~0_combout\,
	datae => \data|attack_two|M_tb|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\,
	dataf => \data|attack_two|tb_pika|ALT_INV_Add0~17_sumout\,
	combout => \data|x|Mux7~1_combout\);

-- Location: LABCELL_X10_Y33_N27
\data|x|Mux7~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~2_combout\ = ( \control|WideOr63~combout\ & ( \data|x|Mux7~1_combout\ & ( (!\data|x|Mux1~2_combout\) # (\data|attack_two|S_tb|testCountX_Y|out_x\(1)) ) ) ) # ( !\control|WideOr63~combout\ & ( \data|x|Mux7~1_combout\ & ( 
-- (!\data|x|Mux1~2_combout\ & (\data|attack_three|draw_t_pika|Add0~17_sumout\)) # (\data|x|Mux1~2_combout\ & ((\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1)))) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|x|Mux7~1_combout\ & ( 
-- (\data|x|Mux1~2_combout\ & \data|attack_two|S_tb|testCountX_Y|out_x\(1)) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|x|Mux7~1_combout\ & ( (!\data|x|Mux1~2_combout\ & (\data|attack_three|draw_t_pika|Add0~17_sumout\)) # (\data|x|Mux1~2_combout\ & 
-- ((\data|attack_three|draw_hurt_meowth|testCountX_Y|out_x\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|ALT_INV_Add0~17_sumout\,
	datab => \data|x|ALT_INV_Mux1~2_combout\,
	datac => \data|attack_two|S_tb|testCountX_Y|ALT_INV_out_x\(1),
	datad => \data|attack_three|draw_hurt_meowth|testCountX_Y|ALT_INV_out_x\(1),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|x|ALT_INV_Mux7~1_combout\,
	combout => \data|x|Mux7~2_combout\);

-- Location: LABCELL_X12_Y33_N12
\data|x|Mux7~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~3_combout\ = ( \data|team_menu|Add0~13_sumout\ & ( \data|x|Mux7~2_combout\ & ( ((!\data|x|Mux1~4_combout\ & (\data|x|Mux7~0_combout\)) # (\data|x|Mux1~4_combout\ & ((\data|meowth_damage|d_control|out_x\(1))))) # (\data|x|Mux1~3_combout\) ) ) 
-- ) # ( !\data|team_menu|Add0~13_sumout\ & ( \data|x|Mux7~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\ & (\data|x|Mux7~0_combout\)) # (\data|x|Mux1~4_combout\ & ((\data|meowth_damage|d_control|out_x\(1)))))) # 
-- (\data|x|Mux1~3_combout\ & (!\data|x|Mux1~4_combout\)) ) ) ) # ( \data|team_menu|Add0~13_sumout\ & ( !\data|x|Mux7~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\ & (\data|x|Mux7~0_combout\)) # (\data|x|Mux1~4_combout\ & 
-- ((\data|meowth_damage|d_control|out_x\(1)))))) # (\data|x|Mux1~3_combout\ & (\data|x|Mux1~4_combout\)) ) ) ) # ( !\data|team_menu|Add0~13_sumout\ & ( !\data|x|Mux7~2_combout\ & ( (!\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\ & 
-- (\data|x|Mux7~0_combout\)) # (\data|x|Mux1~4_combout\ & ((\data|meowth_damage|d_control|out_x\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|x|ALT_INV_Mux7~0_combout\,
	datad => \data|meowth_damage|d_control|ALT_INV_out_x\(1),
	datae => \data|team_menu|ALT_INV_Add0~13_sumout\,
	dataf => \data|x|ALT_INV_Mux7~2_combout\,
	combout => \data|x|Mux7~3_combout\);

-- Location: FF_X19_Y35_N34
\data|meowth_HP|testCountX_Y|out_x[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~17_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x[1]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y33_N24
\data|x|Mux7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~5_combout\ = ( \control|WideOr63~combout\ & ( \data|attack_one|draw_pika|Add0~17_sumout\ & ( (\control|WideOr62~combout\) # (\data|pikachu_HP|testCountX_Y|out_x\(1)) ) ) ) # ( !\control|WideOr63~combout\ & ( 
-- \data|attack_one|draw_pika|Add0~17_sumout\ & ( (!\control|WideOr62~combout\ & ((\data|team_rocket|testCountX_Y|out_x\(1)))) # (\control|WideOr62~combout\ & (\data|meowth_HP|testCountX_Y|out_x[1]~DUPLICATE_q\)) ) ) ) # ( \control|WideOr63~combout\ & ( 
-- !\data|attack_one|draw_pika|Add0~17_sumout\ & ( (\data|pikachu_HP|testCountX_Y|out_x\(1) & !\control|WideOr62~combout\) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|attack_one|draw_pika|Add0~17_sumout\ & ( (!\control|WideOr62~combout\ & 
-- ((\data|team_rocket|testCountX_Y|out_x\(1)))) # (\control|WideOr62~combout\ & (\data|meowth_HP|testCountX_Y|out_x[1]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pikachu_HP|testCountX_Y|ALT_INV_out_x\(1),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\,
	datad => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(1),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add0~17_sumout\,
	combout => \data|x|Mux7~5_combout\);

-- Location: FF_X19_Y34_N34
\data|Menu|testCountX_Y|out_x[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|Menu|testCountX_Y|Add1~5_sumout\,
	sclr => \data|Menu|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|Menu|testCountX_Y|out_x[1]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y34_N12
\data|x|Mux7~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~4_combout\ = ( \control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|trainer|testCountX_Y|out_x\(1) ) ) ) # ( !\control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|pika_damage|d_control|out_x\(1) ) ) ) # ( 
-- \control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|Menu|testCountX_Y|out_x[1]~DUPLICATE_q\ ) ) ) # ( !\control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|enemy_attack|draw_meowth|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|trainer|testCountX_Y|ALT_INV_out_x\(1),
	datab => \data|pika_damage|d_control|ALT_INV_out_x\(1),
	datac => \data|Menu|testCountX_Y|ALT_INV_out_x[1]~DUPLICATE_q\,
	datad => \data|enemy_attack|draw_meowth|ALT_INV_Add0~17_sumout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|x|Mux7~4_combout\);

-- Location: LABCELL_X13_Y33_N27
\data|x|Mux7~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux7~6_combout\ = ( \control|WideOr61~combout\ & ( \data|x|Mux7~4_combout\ & ( (!\control|WideOr60~combout\ & (\data|x|Mux7~3_combout\)) # (\control|WideOr60~combout\ & ((\data|x|Mux7~5_combout\))) ) ) ) # ( !\control|WideOr61~combout\ & ( 
-- \data|x|Mux7~4_combout\ & ( (\data|x|Mux7~3_combout\) # (\control|WideOr60~combout\) ) ) ) # ( \control|WideOr61~combout\ & ( !\data|x|Mux7~4_combout\ & ( (!\control|WideOr60~combout\ & (\data|x|Mux7~3_combout\)) # (\control|WideOr60~combout\ & 
-- ((\data|x|Mux7~5_combout\))) ) ) ) # ( !\control|WideOr61~combout\ & ( !\data|x|Mux7~4_combout\ & ( (!\control|WideOr60~combout\ & \data|x|Mux7~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001001110010011101110111011101110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datab => \data|x|ALT_INV_Mux7~3_combout\,
	datac => \data|x|ALT_INV_Mux7~5_combout\,
	datae => \control|ALT_INV_WideOr61~combout\,
	dataf => \data|x|ALT_INV_Mux7~4_combout\,
	combout => \data|x|Mux7~6_combout\);

-- Location: LABCELL_X17_Y32_N18
\data|x|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~0_combout\ = ( \control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(2) & ( (!\control|WideOr63~combout\) # (\data|clear_screen|out_x\(2)) ) ) ) # ( !\control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(2) & ( 
-- (!\control|WideOr63~combout\ & ((\data|lose|testCountX_Y|out_x\(2)))) # (\control|WideOr63~combout\ & (\data|win|testCountX_Y|out_x\(2))) ) ) ) # ( \control|WideOr62~combout\ & ( !\data|title|testCountX_Y|out_x\(2) & ( (\control|WideOr63~combout\ & 
-- \data|clear_screen|out_x\(2)) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|title|testCountX_Y|out_x\(2) & ( (!\control|WideOr63~combout\ & ((\data|lose|testCountX_Y|out_x\(2)))) # (\control|WideOr63~combout\ & (\data|win|testCountX_Y|out_x\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|win|testCountX_Y|ALT_INV_out_x\(2),
	datac => \data|clear_screen|ALT_INV_out_x\(2),
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(2),
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|title|testCountX_Y|ALT_INV_out_x\(2),
	combout => \data|x|Mux6~0_combout\);

-- Location: FF_X9_Y34_N7
\data|meowth_damage|d_control|out_x[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_damage|d_control|Add0~21_sumout\,
	asdata => VCC,
	sload => \control|ALT_INV_presentstate.reset_state~q\,
	ena => \data|meowth_damage|d_control|out_x[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y33_N42
\data|x|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~1_combout\ = ( \data|attack_two|M_tb|Add0~13_sumout\ & ( (!\data|x|Mux1~1_combout\ & (\data|x|Mux1~0_combout\ & (\data|attack_two|tb_pika|Add0~21_sumout\))) # (\data|x|Mux1~1_combout\ & (((\data|attack_two|L_tb|Add0~13_sumout\)) # 
-- (\data|x|Mux1~0_combout\))) ) ) # ( !\data|attack_two|M_tb|Add0~13_sumout\ & ( (!\data|x|Mux1~1_combout\ & (\data|x|Mux1~0_combout\ & (\data|attack_two|tb_pika|Add0~21_sumout\))) # (\data|x|Mux1~1_combout\ & (!\data|x|Mux1~0_combout\ & 
-- ((\data|attack_two|L_tb|Add0~13_sumout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~1_combout\,
	datab => \data|x|ALT_INV_Mux1~0_combout\,
	datac => \data|attack_two|tb_pika|ALT_INV_Add0~21_sumout\,
	datad => \data|attack_two|L_tb|ALT_INV_Add0~13_sumout\,
	dataf => \data|attack_two|M_tb|ALT_INV_Add0~13_sumout\,
	combout => \data|x|Mux6~1_combout\);

-- Location: LABCELL_X11_Y33_N48
\data|x|Mux6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~2_combout\ = ( \control|WideOr63~combout\ & ( \data|x|Mux6~1_combout\ & ( (!\data|x|Mux1~2_combout\) # (\data|attack_two|S_tb|Add0~13_sumout\) ) ) ) # ( !\control|WideOr63~combout\ & ( \data|x|Mux6~1_combout\ & ( (!\data|x|Mux1~2_combout\ & 
-- (\data|attack_three|draw_t_pika|Add0~21_sumout\)) # (\data|x|Mux1~2_combout\ & ((\data|attack_three|draw_hurt_meowth|Add0~13_sumout\))) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|x|Mux6~1_combout\ & ( (\data|x|Mux1~2_combout\ & 
-- \data|attack_two|S_tb|Add0~13_sumout\) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|x|Mux6~1_combout\ & ( (!\data|x|Mux1~2_combout\ & (\data|attack_three|draw_t_pika|Add0~21_sumout\)) # (\data|x|Mux1~2_combout\ & 
-- ((\data|attack_three|draw_hurt_meowth|Add0~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|ALT_INV_Add0~21_sumout\,
	datab => \data|x|ALT_INV_Mux1~2_combout\,
	datac => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~13_sumout\,
	datad => \data|attack_two|S_tb|ALT_INV_Add0~13_sumout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|x|ALT_INV_Mux6~1_combout\,
	combout => \data|x|Mux6~2_combout\);

-- Location: LABCELL_X12_Y33_N54
\data|x|Mux6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~3_combout\ = ( \data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\ & ( \data|x|Mux6~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (((\data|x|Mux6~0_combout\)) # (\data|x|Mux1~4_combout\))) # (\data|x|Mux1~3_combout\ & ((!\data|x|Mux1~4_combout\) 
-- # ((\data|team_menu|Add0~17_sumout\)))) ) ) ) # ( !\data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\ & ( \data|x|Mux6~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (!\data|x|Mux1~4_combout\ & (\data|x|Mux6~0_combout\))) # (\data|x|Mux1~3_combout\ & 
-- ((!\data|x|Mux1~4_combout\) # ((\data|team_menu|Add0~17_sumout\)))) ) ) ) # ( \data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\ & ( !\data|x|Mux6~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (((\data|x|Mux6~0_combout\)) # (\data|x|Mux1~4_combout\))) # 
-- (\data|x|Mux1~3_combout\ & (\data|x|Mux1~4_combout\ & ((\data|team_menu|Add0~17_sumout\)))) ) ) ) # ( !\data|meowth_damage|d_control|out_x[2]~DUPLICATE_q\ & ( !\data|x|Mux6~2_combout\ & ( (!\data|x|Mux1~3_combout\ & (!\data|x|Mux1~4_combout\ & 
-- (\data|x|Mux6~0_combout\))) # (\data|x|Mux1~3_combout\ & (\data|x|Mux1~4_combout\ & ((\data|team_menu|Add0~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~3_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|x|ALT_INV_Mux6~0_combout\,
	datad => \data|team_menu|ALT_INV_Add0~17_sumout\,
	datae => \data|meowth_damage|d_control|ALT_INV_out_x[2]~DUPLICATE_q\,
	dataf => \data|x|ALT_INV_Mux6~2_combout\,
	combout => \data|x|Mux6~3_combout\);

-- Location: FF_X19_Y35_N37
\data|meowth_HP|testCountX_Y|out_x[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \data|meowth_HP|testCountX_Y|Add1~21_sumout\,
	sclr => \data|meowth_HP|testCountX_Y|out_x[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \data|meowth_HP|testCountX_Y|out_x[2]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y34_N0
\data|x|Mux6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~5_combout\ = ( \data|attack_one|draw_pika|Add0~21_sumout\ & ( \control|WideOr63~combout\ & ( (\data|pikachu_HP|Add0~13_sumout\) # (\control|WideOr62~combout\) ) ) ) # ( !\data|attack_one|draw_pika|Add0~21_sumout\ & ( 
-- \control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & \data|pikachu_HP|Add0~13_sumout\) ) ) ) # ( \data|attack_one|draw_pika|Add0~21_sumout\ & ( !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & 
-- (\data|team_rocket|testCountX_Y|out_x\(2))) # (\control|WideOr62~combout\ & ((\data|meowth_HP|testCountX_Y|out_x[2]~DUPLICATE_q\))) ) ) ) # ( !\data|attack_one|draw_pika|Add0~21_sumout\ & ( !\control|WideOr63~combout\ & ( (!\control|WideOr62~combout\ & 
-- (\data|team_rocket|testCountX_Y|out_x\(2))) # (\control|WideOr62~combout\ & ((\data|meowth_HP|testCountX_Y|out_x[2]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|testCountX_Y|ALT_INV_out_x\(2),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|meowth_HP|testCountX_Y|ALT_INV_out_x[2]~DUPLICATE_q\,
	datad => \data|pikachu_HP|ALT_INV_Add0~13_sumout\,
	datae => \data|attack_one|draw_pika|ALT_INV_Add0~21_sumout\,
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|x|Mux6~5_combout\);

-- Location: MLABCELL_X21_Y34_N6
\data|x|Mux6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~4_combout\ = ( \data|enemy_attack|draw_meowth|Add0~21_sumout\ & ( \data|pika_damage|d_control|out_x\(2) & ( (!\control|WideOr63~combout\) # ((!\control|WideOr62~combout\ & (\data|Menu|testCountX_Y|out_x\(2))) # (\control|WideOr62~combout\ & 
-- ((\data|trainer|testCountX_Y|out_x\(2))))) ) ) ) # ( !\data|enemy_attack|draw_meowth|Add0~21_sumout\ & ( \data|pika_damage|d_control|out_x\(2) & ( (!\control|WideOr63~combout\ & (((\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & 
-- ((!\control|WideOr62~combout\ & (\data|Menu|testCountX_Y|out_x\(2))) # (\control|WideOr62~combout\ & ((\data|trainer|testCountX_Y|out_x\(2)))))) ) ) ) # ( \data|enemy_attack|draw_meowth|Add0~21_sumout\ & ( !\data|pika_damage|d_control|out_x\(2) & ( 
-- (!\control|WideOr63~combout\ & (((!\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & (\data|Menu|testCountX_Y|out_x\(2))) # (\control|WideOr62~combout\ & ((\data|trainer|testCountX_Y|out_x\(2)))))) ) ) ) # ( 
-- !\data|enemy_attack|draw_meowth|Add0~21_sumout\ & ( !\data|pika_damage|d_control|out_x\(2) & ( (\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & (\data|Menu|testCountX_Y|out_x\(2))) # (\control|WideOr62~combout\ & 
-- ((\data|trainer|testCountX_Y|out_x\(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011111101010000001100000101111100111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|testCountX_Y|ALT_INV_out_x\(2),
	datab => \data|trainer|testCountX_Y|ALT_INV_out_x\(2),
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \data|enemy_attack|draw_meowth|ALT_INV_Add0~21_sumout\,
	dataf => \data|pika_damage|d_control|ALT_INV_out_x\(2),
	combout => \data|x|Mux6~4_combout\);

-- Location: LABCELL_X12_Y33_N27
\data|x|Mux6~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux6~6_combout\ = ( \data|x|Mux6~5_combout\ & ( \data|x|Mux6~4_combout\ & ( (\data|x|Mux6~3_combout\) # (\control|WideOr60~combout\) ) ) ) # ( !\data|x|Mux6~5_combout\ & ( \data|x|Mux6~4_combout\ & ( (!\control|WideOr60~combout\ & 
-- (\data|x|Mux6~3_combout\)) # (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\))) ) ) ) # ( \data|x|Mux6~5_combout\ & ( !\data|x|Mux6~4_combout\ & ( (!\control|WideOr60~combout\ & (\data|x|Mux6~3_combout\)) # (\control|WideOr60~combout\ & 
-- ((\control|WideOr61~combout\))) ) ) ) # ( !\data|x|Mux6~5_combout\ & ( !\data|x|Mux6~4_combout\ & ( (!\control|WideOr60~combout\ & \data|x|Mux6~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100111011101110111001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datab => \data|x|ALT_INV_Mux6~3_combout\,
	datad => \control|ALT_INV_WideOr61~combout\,
	datae => \data|x|ALT_INV_Mux6~5_combout\,
	dataf => \data|x|ALT_INV_Mux6~4_combout\,
	combout => \data|x|Mux6~6_combout\);

-- Location: LABCELL_X22_Y34_N18
\data|x|Mux5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~4_combout\ = ( \control|WideOr63~combout\ & ( \data|Menu|testCountX_Y|out_x\(3) & ( (!\control|WideOr62~combout\) # (\data|trainer|testCountX_Y|out_x\(3)) ) ) ) # ( !\control|WideOr63~combout\ & ( \data|Menu|testCountX_Y|out_x\(3) & ( 
-- (!\control|WideOr62~combout\ & ((\data|enemy_attack|draw_meowth|Add0~25_sumout\))) # (\control|WideOr62~combout\ & (\data|pika_damage|d_control|out_x\(3))) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|Menu|testCountX_Y|out_x\(3) & ( 
-- (\control|WideOr62~combout\ & \data|trainer|testCountX_Y|out_x\(3)) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|Menu|testCountX_Y|out_x\(3) & ( (!\control|WideOr62~combout\ & ((\data|enemy_attack|draw_meowth|Add0~25_sumout\))) # 
-- (\control|WideOr62~combout\ & (\data|pika_damage|d_control|out_x\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|pika_damage|d_control|ALT_INV_out_x\(3),
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \data|enemy_attack|draw_meowth|ALT_INV_Add0~25_sumout\,
	datad => \data|trainer|testCountX_Y|ALT_INV_out_x\(3),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|Menu|testCountX_Y|ALT_INV_out_x\(3),
	combout => \data|x|Mux5~4_combout\);

-- Location: LABCELL_X16_Y35_N18
\data|x|Mux5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~5_combout\ = ( \data|meowth_HP|testCountX_Y|out_x\(3) & ( \data|attack_one|draw_pika|Add0~25_sumout\ & ( ((!\control|WideOr63~combout\ & (\data|team_rocket|Add0~13_sumout\)) # (\control|WideOr63~combout\ & 
-- ((\data|pikachu_HP|Add0~17_sumout\)))) # (\control|WideOr62~combout\) ) ) ) # ( !\data|meowth_HP|testCountX_Y|out_x\(3) & ( \data|attack_one|draw_pika|Add0~25_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & 
-- (\data|team_rocket|Add0~13_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add0~17_sumout\))))) # (\control|WideOr62~combout\ & (((\control|WideOr63~combout\)))) ) ) ) # ( \data|meowth_HP|testCountX_Y|out_x\(3) & ( 
-- !\data|attack_one|draw_pika|Add0~25_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & (\data|team_rocket|Add0~13_sumout\)) # (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add0~17_sumout\))))) # (\control|WideOr62~combout\ & 
-- (((!\control|WideOr63~combout\)))) ) ) ) # ( !\data|meowth_HP|testCountX_Y|out_x\(3) & ( !\data|attack_one|draw_pika|Add0~25_sumout\ & ( (!\control|WideOr62~combout\ & ((!\control|WideOr63~combout\ & (\data|team_rocket|Add0~13_sumout\)) # 
-- (\control|WideOr63~combout\ & ((\data|pikachu_HP|Add0~17_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|ALT_INV_Add0~13_sumout\,
	datab => \data|pikachu_HP|ALT_INV_Add0~17_sumout\,
	datac => \control|ALT_INV_WideOr62~combout\,
	datad => \control|ALT_INV_WideOr63~combout\,
	datae => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(3),
	dataf => \data|attack_one|draw_pika|ALT_INV_Add0~25_sumout\,
	combout => \data|x|Mux5~5_combout\);

-- Location: LABCELL_X11_Y33_N54
\data|x|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~1_combout\ = ( \data|attack_two|L_tb|Add0~17_sumout\ & ( \data|attack_two|M_tb|Add0~17_sumout\ & ( ((\data|attack_two|tb_pika|Add0~25_sumout\ & \data|x|Mux1~0_combout\)) # (\data|x|Mux1~1_combout\) ) ) ) # ( 
-- !\data|attack_two|L_tb|Add0~17_sumout\ & ( \data|attack_two|M_tb|Add0~17_sumout\ & ( (\data|x|Mux1~0_combout\ & ((\data|attack_two|tb_pika|Add0~25_sumout\) # (\data|x|Mux1~1_combout\))) ) ) ) # ( \data|attack_two|L_tb|Add0~17_sumout\ & ( 
-- !\data|attack_two|M_tb|Add0~17_sumout\ & ( (!\data|x|Mux1~1_combout\ & (\data|attack_two|tb_pika|Add0~25_sumout\ & \data|x|Mux1~0_combout\)) # (\data|x|Mux1~1_combout\ & ((!\data|x|Mux1~0_combout\))) ) ) ) # ( !\data|attack_two|L_tb|Add0~17_sumout\ & ( 
-- !\data|attack_two|M_tb|Add0~17_sumout\ & ( (!\data|x|Mux1~1_combout\ & (\data|attack_two|tb_pika|Add0~25_sumout\ & \data|x|Mux1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010100100101001000000111000001110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~1_combout\,
	datab => \data|attack_two|tb_pika|ALT_INV_Add0~25_sumout\,
	datac => \data|x|ALT_INV_Mux1~0_combout\,
	datae => \data|attack_two|L_tb|ALT_INV_Add0~17_sumout\,
	dataf => \data|attack_two|M_tb|ALT_INV_Add0~17_sumout\,
	combout => \data|x|Mux5~1_combout\);

-- Location: LABCELL_X10_Y33_N54
\data|x|Mux5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~2_combout\ = ( \control|WideOr63~combout\ & ( \data|attack_three|draw_hurt_meowth|Add0~17_sumout\ & ( (!\data|x|Mux1~2_combout\ & ((\data|x|Mux5~1_combout\))) # (\data|x|Mux1~2_combout\ & (\data|attack_two|S_tb|Add0~17_sumout\)) ) ) ) # ( 
-- !\control|WideOr63~combout\ & ( \data|attack_three|draw_hurt_meowth|Add0~17_sumout\ & ( (\data|x|Mux1~2_combout\) # (\data|attack_three|draw_t_pika|Add0~25_sumout\) ) ) ) # ( \control|WideOr63~combout\ & ( 
-- !\data|attack_three|draw_hurt_meowth|Add0~17_sumout\ & ( (!\data|x|Mux1~2_combout\ & ((\data|x|Mux5~1_combout\))) # (\data|x|Mux1~2_combout\ & (\data|attack_two|S_tb|Add0~17_sumout\)) ) ) ) # ( !\control|WideOr63~combout\ & ( 
-- !\data|attack_three|draw_hurt_meowth|Add0~17_sumout\ & ( (\data|attack_three|draw_t_pika|Add0~25_sumout\ & !\data|x|Mux1~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|ALT_INV_Add0~25_sumout\,
	datab => \data|x|ALT_INV_Mux1~2_combout\,
	datac => \data|attack_two|S_tb|ALT_INV_Add0~17_sumout\,
	datad => \data|x|ALT_INV_Mux5~1_combout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~17_sumout\,
	combout => \data|x|Mux5~2_combout\);

-- Location: MLABCELL_X21_Y32_N18
\data|x|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~0_combout\ = ( \control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|clear_screen|out_x\(3) ) ) ) # ( !\control|WideOr63~combout\ & ( \control|WideOr62~combout\ & ( \data|title|testCountX_Y|out_x\(3) ) ) ) # ( 
-- \control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|win|testCountX_Y|out_x\(3) ) ) ) # ( !\control|WideOr63~combout\ & ( !\control|WideOr62~combout\ & ( \data|lose|testCountX_Y|out_x\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCountX_Y|ALT_INV_out_x\(3),
	datab => \data|title|testCountX_Y|ALT_INV_out_x\(3),
	datac => \data|clear_screen|ALT_INV_out_x\(3),
	datad => \data|lose|testCountX_Y|ALT_INV_out_x\(3),
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|x|Mux5~0_combout\);

-- Location: LABCELL_X10_Y33_N36
\data|x|Mux5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~3_combout\ = ( \data|x|Mux1~4_combout\ & ( \data|x|Mux1~3_combout\ & ( \data|team_menu|Add0~21_sumout\ ) ) ) # ( !\data|x|Mux1~4_combout\ & ( \data|x|Mux1~3_combout\ & ( \data|x|Mux5~2_combout\ ) ) ) # ( \data|x|Mux1~4_combout\ & ( 
-- !\data|x|Mux1~3_combout\ & ( \data|meowth_damage|d_control|out_x\(3) ) ) ) # ( !\data|x|Mux1~4_combout\ & ( !\data|x|Mux1~3_combout\ & ( \data|x|Mux5~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(3),
	datab => \data|x|ALT_INV_Mux5~2_combout\,
	datac => \data|team_menu|ALT_INV_Add0~21_sumout\,
	datad => \data|x|ALT_INV_Mux5~0_combout\,
	datae => \data|x|ALT_INV_Mux1~4_combout\,
	dataf => \data|x|ALT_INV_Mux1~3_combout\,
	combout => \data|x|Mux5~3_combout\);

-- Location: LABCELL_X13_Y33_N57
\data|x|Mux5~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux5~6_combout\ = ( \control|WideOr60~combout\ & ( \data|x|Mux5~3_combout\ & ( (!\control|WideOr61~combout\ & (\data|x|Mux5~4_combout\)) # (\control|WideOr61~combout\ & ((\data|x|Mux5~5_combout\))) ) ) ) # ( !\control|WideOr60~combout\ & ( 
-- \data|x|Mux5~3_combout\ ) ) # ( \control|WideOr60~combout\ & ( !\data|x|Mux5~3_combout\ & ( (!\control|WideOr61~combout\ & (\data|x|Mux5~4_combout\)) # (\control|WideOr61~combout\ & ((\data|x|Mux5~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011111111111111111111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|x|ALT_INV_Mux5~4_combout\,
	datac => \control|ALT_INV_WideOr61~combout\,
	datad => \data|x|ALT_INV_Mux5~5_combout\,
	datae => \control|ALT_INV_WideOr60~combout\,
	dataf => \data|x|ALT_INV_Mux5~3_combout\,
	combout => \data|x|Mux5~6_combout\);

-- Location: LABCELL_X11_Y33_N45
\data|x|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~1_combout\ = ( \data|attack_two|tb_pika|Add0~29_sumout\ & ( (!\data|x|Mux1~1_combout\ & (\data|x|Mux1~0_combout\)) # (\data|x|Mux1~1_combout\ & ((!\data|x|Mux1~0_combout\ & (\data|attack_two|L_tb|Add0~21_sumout\)) # (\data|x|Mux1~0_combout\ & 
-- ((\data|attack_two|M_tb|Add0~21_sumout\))))) ) ) # ( !\data|attack_two|tb_pika|Add0~29_sumout\ & ( (\data|x|Mux1~1_combout\ & ((!\data|x|Mux1~0_combout\ & (\data|attack_two|L_tb|Add0~21_sumout\)) # (\data|x|Mux1~0_combout\ & 
-- ((\data|attack_two|M_tb|Add0~21_sumout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010100100110001101110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~1_combout\,
	datab => \data|x|ALT_INV_Mux1~0_combout\,
	datac => \data|attack_two|L_tb|ALT_INV_Add0~21_sumout\,
	datad => \data|attack_two|M_tb|ALT_INV_Add0~21_sumout\,
	dataf => \data|attack_two|tb_pika|ALT_INV_Add0~29_sumout\,
	combout => \data|x|Mux4~1_combout\);

-- Location: LABCELL_X11_Y33_N27
\data|x|Mux4~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~2_combout\ = ( \data|x|Mux4~1_combout\ & ( \data|attack_three|draw_t_pika|Add0~29_sumout\ & ( (!\data|x|Mux1~2_combout\) # ((!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add0~21_sumout\)) # (\control|WideOr63~combout\ & 
-- ((\data|attack_two|S_tb|Add0~21_sumout\)))) ) ) ) # ( !\data|x|Mux4~1_combout\ & ( \data|attack_three|draw_t_pika|Add0~29_sumout\ & ( (!\control|WideOr63~combout\ & ((!\data|x|Mux1~2_combout\) # ((\data|attack_three|draw_hurt_meowth|Add0~21_sumout\)))) # 
-- (\control|WideOr63~combout\ & (\data|x|Mux1~2_combout\ & ((\data|attack_two|S_tb|Add0~21_sumout\)))) ) ) ) # ( \data|x|Mux4~1_combout\ & ( !\data|attack_three|draw_t_pika|Add0~29_sumout\ & ( (!\control|WideOr63~combout\ & (\data|x|Mux1~2_combout\ & 
-- (\data|attack_three|draw_hurt_meowth|Add0~21_sumout\))) # (\control|WideOr63~combout\ & ((!\data|x|Mux1~2_combout\) # ((\data|attack_two|S_tb|Add0~21_sumout\)))) ) ) ) # ( !\data|x|Mux4~1_combout\ & ( !\data|attack_three|draw_t_pika|Add0~29_sumout\ & ( 
-- (\data|x|Mux1~2_combout\ & ((!\control|WideOr63~combout\ & (\data|attack_three|draw_hurt_meowth|Add0~21_sumout\)) # (\control|WideOr63~combout\ & ((\data|attack_two|S_tb|Add0~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|x|ALT_INV_Mux1~2_combout\,
	datac => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~21_sumout\,
	datad => \data|attack_two|S_tb|ALT_INV_Add0~21_sumout\,
	datae => \data|x|ALT_INV_Mux4~1_combout\,
	dataf => \data|attack_three|draw_t_pika|ALT_INV_Add0~29_sumout\,
	combout => \data|x|Mux4~2_combout\);

-- Location: LABCELL_X17_Y32_N12
\data|x|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~0_combout\ = ( \control|WideOr62~combout\ & ( \data|clear_screen|out_x\(4) & ( (\data|title|testCountX_Y|out_x\(4)) # (\control|WideOr63~combout\) ) ) ) # ( !\control|WideOr62~combout\ & ( \data|clear_screen|out_x\(4) & ( 
-- (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_x\(4))) # (\control|WideOr63~combout\ & ((\data|win|testCountX_Y|out_x\(4)))) ) ) ) # ( \control|WideOr62~combout\ & ( !\data|clear_screen|out_x\(4) & ( (!\control|WideOr63~combout\ & 
-- \data|title|testCountX_Y|out_x\(4)) ) ) ) # ( !\control|WideOr62~combout\ & ( !\data|clear_screen|out_x\(4) & ( (!\control|WideOr63~combout\ & (\data|lose|testCountX_Y|out_x\(4))) # (\control|WideOr63~combout\ & ((\data|win|testCountX_Y|out_x\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|title|testCountX_Y|ALT_INV_out_x\(4),
	datac => \data|lose|testCountX_Y|ALT_INV_out_x\(4),
	datad => \data|win|testCountX_Y|ALT_INV_out_x\(4),
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \data|clear_screen|ALT_INV_out_x\(4),
	combout => \data|x|Mux4~0_combout\);

-- Location: LABCELL_X10_Y34_N54
\data|x|Mux4~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~3_combout\ = ( \data|x|Mux4~0_combout\ & ( \data|x|Mux1~3_combout\ & ( (!\data|x|Mux1~4_combout\ & (\data|x|Mux4~2_combout\)) # (\data|x|Mux1~4_combout\ & ((\data|team_menu|Add0~25_sumout\))) ) ) ) # ( !\data|x|Mux4~0_combout\ & ( 
-- \data|x|Mux1~3_combout\ & ( (!\data|x|Mux1~4_combout\ & (\data|x|Mux4~2_combout\)) # (\data|x|Mux1~4_combout\ & ((\data|team_menu|Add0~25_sumout\))) ) ) ) # ( \data|x|Mux4~0_combout\ & ( !\data|x|Mux1~3_combout\ & ( (!\data|x|Mux1~4_combout\) # 
-- (\data|meowth_damage|d_control|out_x\(4)) ) ) ) # ( !\data|x|Mux4~0_combout\ & ( !\data|x|Mux1~3_combout\ & ( (\data|meowth_damage|d_control|out_x\(4) & \data|x|Mux1~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|meowth_damage|d_control|ALT_INV_out_x\(4),
	datab => \data|x|ALT_INV_Mux4~2_combout\,
	datac => \data|team_menu|ALT_INV_Add0~25_sumout\,
	datad => \data|x|ALT_INV_Mux1~4_combout\,
	datae => \data|x|ALT_INV_Mux4~0_combout\,
	dataf => \data|x|ALT_INV_Mux1~3_combout\,
	combout => \data|x|Mux4~3_combout\);

-- Location: LABCELL_X19_Y35_N18
\data|x|Mux4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~5_combout\ = ( \data|pikachu_HP|Add0~21_sumout\ & ( \data|attack_one|draw_pika|Add0~29_sumout\ & ( ((!\control|WideOr62~combout\ & (\data|team_rocket|Add0~17_sumout\)) # (\control|WideOr62~combout\ & 
-- ((\data|meowth_HP|testCountX_Y|out_x\(4))))) # (\control|WideOr63~combout\) ) ) ) # ( !\data|pikachu_HP|Add0~21_sumout\ & ( \data|attack_one|draw_pika|Add0~29_sumout\ & ( (!\control|WideOr62~combout\ & (\data|team_rocket|Add0~17_sumout\ & 
-- (!\control|WideOr63~combout\))) # (\control|WideOr62~combout\ & (((\data|meowth_HP|testCountX_Y|out_x\(4)) # (\control|WideOr63~combout\)))) ) ) ) # ( \data|pikachu_HP|Add0~21_sumout\ & ( !\data|attack_one|draw_pika|Add0~29_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (((\control|WideOr63~combout\)) # (\data|team_rocket|Add0~17_sumout\))) # (\control|WideOr62~combout\ & (((!\control|WideOr63~combout\ & \data|meowth_HP|testCountX_Y|out_x\(4))))) ) ) ) # ( !\data|pikachu_HP|Add0~21_sumout\ 
-- & ( !\data|attack_one|draw_pika|Add0~29_sumout\ & ( (!\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & (\data|team_rocket|Add0~17_sumout\)) # (\control|WideOr62~combout\ & ((\data|meowth_HP|testCountX_Y|out_x\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|ALT_INV_Add0~17_sumout\,
	datab => \control|ALT_INV_WideOr62~combout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(4),
	datae => \data|pikachu_HP|ALT_INV_Add0~21_sumout\,
	dataf => \data|attack_one|draw_pika|ALT_INV_Add0~29_sumout\,
	combout => \data|x|Mux4~5_combout\);

-- Location: MLABCELL_X21_Y34_N27
\data|x|Mux4~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~4_combout\ = ( \data|pika_damage|d_control|out_x\(4) & ( \data|enemy_attack|draw_meowth|Add0~29_sumout\ & ( (!\control|WideOr63~combout\) # ((!\control|WideOr62~combout\ & ((\data|Menu|testCountX_Y|out_x\(4)))) # (\control|WideOr62~combout\ & 
-- (\data|trainer|testCountX_Y|out_x\(4)))) ) ) ) # ( !\data|pika_damage|d_control|out_x\(4) & ( \data|enemy_attack|draw_meowth|Add0~29_sumout\ & ( (!\control|WideOr63~combout\ & (((!\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & 
-- ((!\control|WideOr62~combout\ & ((\data|Menu|testCountX_Y|out_x\(4)))) # (\control|WideOr62~combout\ & (\data|trainer|testCountX_Y|out_x\(4))))) ) ) ) # ( \data|pika_damage|d_control|out_x\(4) & ( !\data|enemy_attack|draw_meowth|Add0~29_sumout\ & ( 
-- (!\control|WideOr63~combout\ & (((\control|WideOr62~combout\)))) # (\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & ((\data|Menu|testCountX_Y|out_x\(4)))) # (\control|WideOr62~combout\ & (\data|trainer|testCountX_Y|out_x\(4))))) ) ) ) # ( 
-- !\data|pika_damage|d_control|out_x\(4) & ( !\data|enemy_attack|draw_meowth|Add0~29_sumout\ & ( (\control|WideOr63~combout\ & ((!\control|WideOr62~combout\ & ((\data|Menu|testCountX_Y|out_x\(4)))) # (\control|WideOr62~combout\ & 
-- (\data|trainer|testCountX_Y|out_x\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr63~combout\,
	datab => \data|trainer|testCountX_Y|ALT_INV_out_x\(4),
	datac => \control|ALT_INV_WideOr62~combout\,
	datad => \data|Menu|testCountX_Y|ALT_INV_out_x\(4),
	datae => \data|pika_damage|d_control|ALT_INV_out_x\(4),
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add0~29_sumout\,
	combout => \data|x|Mux4~4_combout\);

-- Location: LABCELL_X13_Y33_N3
\data|x|Mux4~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux4~6_combout\ = ( \data|x|Mux4~5_combout\ & ( \data|x|Mux4~4_combout\ & ( (\data|x|Mux4~3_combout\) # (\control|WideOr60~combout\) ) ) ) # ( !\data|x|Mux4~5_combout\ & ( \data|x|Mux4~4_combout\ & ( (!\control|WideOr60~combout\ & 
-- (\data|x|Mux4~3_combout\)) # (\control|WideOr60~combout\ & ((!\control|WideOr61~combout\))) ) ) ) # ( \data|x|Mux4~5_combout\ & ( !\data|x|Mux4~4_combout\ & ( (!\control|WideOr60~combout\ & (\data|x|Mux4~3_combout\)) # (\control|WideOr60~combout\ & 
-- ((\control|WideOr61~combout\))) ) ) ) # ( !\data|x|Mux4~5_combout\ & ( !\data|x|Mux4~4_combout\ & ( (!\control|WideOr60~combout\ & \data|x|Mux4~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001001110010011101110010011100100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datab => \data|x|ALT_INV_Mux4~3_combout\,
	datac => \control|ALT_INV_WideOr61~combout\,
	datae => \data|x|ALT_INV_Mux4~5_combout\,
	dataf => \data|x|ALT_INV_Mux4~4_combout\,
	combout => \data|x|Mux4~6_combout\);

-- Location: MLABCELL_X8_Y34_N39
\data|x|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~1_combout\ = ( \data|attack_two|M_tb|Add0~25_sumout\ & ( (!\data|x|Mux1~1_combout\ & (((\data|attack_two|tb_pika|Add0~33_sumout\ & \data|x|Mux1~0_combout\)))) # (\data|x|Mux1~1_combout\ & (((\data|x|Mux1~0_combout\)) # 
-- (\data|attack_two|L_tb|Add0~25_sumout\))) ) ) # ( !\data|attack_two|M_tb|Add0~25_sumout\ & ( (!\data|x|Mux1~1_combout\ & (((\data|attack_two|tb_pika|Add0~33_sumout\ & \data|x|Mux1~0_combout\)))) # (\data|x|Mux1~1_combout\ & 
-- (\data|attack_two|L_tb|Add0~25_sumout\ & ((!\data|x|Mux1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010000101000010001010111110001000101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~1_combout\,
	datab => \data|attack_two|L_tb|ALT_INV_Add0~25_sumout\,
	datac => \data|attack_two|tb_pika|ALT_INV_Add0~33_sumout\,
	datad => \data|x|ALT_INV_Mux1~0_combout\,
	dataf => \data|attack_two|M_tb|ALT_INV_Add0~25_sumout\,
	combout => \data|x|Mux3~1_combout\);

-- Location: LABCELL_X10_Y33_N42
\data|x|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~2_combout\ = ( \data|attack_three|draw_hurt_meowth|Add0~25_sumout\ & ( \data|x|Mux3~1_combout\ & ( (!\data|x|Mux1~2_combout\ & (((\control|WideOr63~combout\)) # (\data|attack_three|draw_t_pika|Add0~33_sumout\))) # (\data|x|Mux1~2_combout\ & 
-- (((!\control|WideOr63~combout\) # (\data|attack_two|S_tb|Add0~25_sumout\)))) ) ) ) # ( !\data|attack_three|draw_hurt_meowth|Add0~25_sumout\ & ( \data|x|Mux3~1_combout\ & ( (!\data|x|Mux1~2_combout\ & (((\control|WideOr63~combout\)) # 
-- (\data|attack_three|draw_t_pika|Add0~33_sumout\))) # (\data|x|Mux1~2_combout\ & (((\control|WideOr63~combout\ & \data|attack_two|S_tb|Add0~25_sumout\)))) ) ) ) # ( \data|attack_three|draw_hurt_meowth|Add0~25_sumout\ & ( !\data|x|Mux3~1_combout\ & ( 
-- (!\data|x|Mux1~2_combout\ & (\data|attack_three|draw_t_pika|Add0~33_sumout\ & (!\control|WideOr63~combout\))) # (\data|x|Mux1~2_combout\ & (((!\control|WideOr63~combout\) # (\data|attack_two|S_tb|Add0~25_sumout\)))) ) ) ) # ( 
-- !\data|attack_three|draw_hurt_meowth|Add0~25_sumout\ & ( !\data|x|Mux3~1_combout\ & ( (!\data|x|Mux1~2_combout\ & (\data|attack_three|draw_t_pika|Add0~33_sumout\ & (!\control|WideOr63~combout\))) # (\data|x|Mux1~2_combout\ & (((\control|WideOr63~combout\ 
-- & \data|attack_two|S_tb|Add0~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011011100000111001101001100010011110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_t_pika|ALT_INV_Add0~33_sumout\,
	datab => \data|x|ALT_INV_Mux1~2_combout\,
	datac => \control|ALT_INV_WideOr63~combout\,
	datad => \data|attack_two|S_tb|ALT_INV_Add0~25_sumout\,
	datae => \data|attack_three|draw_hurt_meowth|ALT_INV_Add0~25_sumout\,
	dataf => \data|x|ALT_INV_Mux3~1_combout\,
	combout => \data|x|Mux3~2_combout\);

-- Location: MLABCELL_X21_Y32_N24
\data|x|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~0_combout\ = ( \data|lose|testCountX_Y|out_x\(5) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_x\(5)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_x\(5))) ) ) ) # ( 
-- !\data|lose|testCountX_Y|out_x\(5) & ( \control|WideOr62~combout\ & ( (!\control|WideOr63~combout\ & ((\data|title|testCountX_Y|out_x\(5)))) # (\control|WideOr63~combout\ & (\data|clear_screen|out_x\(5))) ) ) ) # ( \data|lose|testCountX_Y|out_x\(5) & ( 
-- !\control|WideOr62~combout\ & ( (!\control|WideOr63~combout\) # (\data|win|testCountX_Y|out_x\(5)) ) ) ) # ( !\data|lose|testCountX_Y|out_x\(5) & ( !\control|WideOr62~combout\ & ( (\data|win|testCountX_Y|out_x\(5) & \control|WideOr63~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|testCountX_Y|ALT_INV_out_x\(5),
	datab => \control|ALT_INV_WideOr63~combout\,
	datac => \data|clear_screen|ALT_INV_out_x\(5),
	datad => \data|title|testCountX_Y|ALT_INV_out_x\(5),
	datae => \data|lose|testCountX_Y|ALT_INV_out_x\(5),
	dataf => \control|ALT_INV_WideOr62~combout\,
	combout => \data|x|Mux3~0_combout\);

-- Location: LABCELL_X10_Y31_N24
\data|x|Mux3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~3_combout\ = ( \data|team_menu|Add0~29_sumout\ & ( \data|x|Mux3~0_combout\ & ( (!\data|x|Mux1~4_combout\ & (((!\data|x|Mux1~3_combout\)) # (\data|x|Mux3~2_combout\))) # (\data|x|Mux1~4_combout\ & (((\data|x|Mux1~3_combout\) # 
-- (\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\)))) ) ) ) # ( !\data|team_menu|Add0~29_sumout\ & ( \data|x|Mux3~0_combout\ & ( (!\data|x|Mux1~4_combout\ & (((!\data|x|Mux1~3_combout\)) # (\data|x|Mux3~2_combout\))) # (\data|x|Mux1~4_combout\ & 
-- (((\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\ & !\data|x|Mux1~3_combout\)))) ) ) ) # ( \data|team_menu|Add0~29_sumout\ & ( !\data|x|Mux3~0_combout\ & ( (!\data|x|Mux1~4_combout\ & (\data|x|Mux3~2_combout\ & ((\data|x|Mux1~3_combout\)))) # 
-- (\data|x|Mux1~4_combout\ & (((\data|x|Mux1~3_combout\) # (\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\)))) ) ) ) # ( !\data|team_menu|Add0~29_sumout\ & ( !\data|x|Mux3~0_combout\ & ( (!\data|x|Mux1~4_combout\ & (\data|x|Mux3~2_combout\ & 
-- ((\data|x|Mux1~3_combout\)))) # (\data|x|Mux1~4_combout\ & (((\data|meowth_damage|d_control|out_x[5]~DUPLICATE_q\ & !\data|x|Mux1~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux3~2_combout\,
	datab => \data|x|ALT_INV_Mux1~4_combout\,
	datac => \data|meowth_damage|d_control|ALT_INV_out_x[5]~DUPLICATE_q\,
	datad => \data|x|ALT_INV_Mux1~3_combout\,
	datae => \data|team_menu|ALT_INV_Add0~29_sumout\,
	dataf => \data|x|ALT_INV_Mux3~0_combout\,
	combout => \data|x|Mux3~3_combout\);

-- Location: LABCELL_X22_Y34_N0
\data|x|Mux3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~4_combout\ = ( \control|WideOr63~combout\ & ( \data|enemy_attack|draw_meowth|Add0~33_sumout\ & ( (!\control|WideOr62~combout\ & (\data|Menu|Add0~13_sumout\)) # (\control|WideOr62~combout\ & ((\data|trainer|testCountX_Y|out_x\(5)))) ) ) ) # ( 
-- !\control|WideOr63~combout\ & ( \data|enemy_attack|draw_meowth|Add0~33_sumout\ & ( (!\control|WideOr62~combout\) # (\data|pika_damage|d_control|out_x\(5)) ) ) ) # ( \control|WideOr63~combout\ & ( !\data|enemy_attack|draw_meowth|Add0~33_sumout\ & ( 
-- (!\control|WideOr62~combout\ & (\data|Menu|Add0~13_sumout\)) # (\control|WideOr62~combout\ & ((\data|trainer|testCountX_Y|out_x\(5)))) ) ) ) # ( !\control|WideOr63~combout\ & ( !\data|enemy_attack|draw_meowth|Add0~33_sumout\ & ( 
-- (\data|pika_damage|d_control|out_x\(5) & \control|WideOr62~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|Menu|ALT_INV_Add0~13_sumout\,
	datab => \data|trainer|testCountX_Y|ALT_INV_out_x\(5),
	datac => \data|pika_damage|d_control|ALT_INV_out_x\(5),
	datad => \control|ALT_INV_WideOr62~combout\,
	datae => \control|ALT_INV_WideOr63~combout\,
	dataf => \data|enemy_attack|draw_meowth|ALT_INV_Add0~33_sumout\,
	combout => \data|x|Mux3~4_combout\);

-- Location: LABCELL_X19_Y35_N12
\data|x|Mux3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~5_combout\ = ( \control|WideOr62~combout\ & ( \control|WideOr63~combout\ & ( \data|attack_one|draw_pika|Add0~33_sumout\ ) ) ) # ( !\control|WideOr62~combout\ & ( \control|WideOr63~combout\ & ( \data|pikachu_HP|Add0~25_sumout\ ) ) ) # ( 
-- \control|WideOr62~combout\ & ( !\control|WideOr63~combout\ & ( \data|meowth_HP|testCountX_Y|out_x\(5) ) ) ) # ( !\control|WideOr62~combout\ & ( !\control|WideOr63~combout\ & ( \data|team_rocket|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_rocket|ALT_INV_Add0~21_sumout\,
	datab => \data|pikachu_HP|ALT_INV_Add0~25_sumout\,
	datac => \data|attack_one|draw_pika|ALT_INV_Add0~33_sumout\,
	datad => \data|meowth_HP|testCountX_Y|ALT_INV_out_x\(5),
	datae => \control|ALT_INV_WideOr62~combout\,
	dataf => \control|ALT_INV_WideOr63~combout\,
	combout => \data|x|Mux3~5_combout\);

-- Location: LABCELL_X11_Y31_N36
\data|x|Mux3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|x|Mux3~6_combout\ = ( \control|WideOr61~combout\ & ( (!\control|WideOr60~combout\ & (\data|x|Mux3~3_combout\)) # (\control|WideOr60~combout\ & ((\data|x|Mux3~5_combout\))) ) ) # ( !\control|WideOr61~combout\ & ( (!\control|WideOr60~combout\ & 
-- (\data|x|Mux3~3_combout\)) # (\control|WideOr60~combout\ & ((\data|x|Mux3~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr60~combout\,
	datab => \data|x|ALT_INV_Mux3~3_combout\,
	datac => \data|x|ALT_INV_Mux3~4_combout\,
	datad => \data|x|ALT_INV_Mux3~5_combout\,
	dataf => \control|ALT_INV_WideOr61~combout\,
	combout => \data|x|Mux3~6_combout\);

-- Location: FF_X12_Y29_N34
\VGA|controller|xCounter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[1]~DUPLICATE_q\);

-- Location: FF_X12_Y29_N46
\VGA|controller|xCounter[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[5]~DUPLICATE_q\);

-- Location: FF_X12_Y29_N49
\VGA|controller|xCounter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[6]~DUPLICATE_q\);

-- Location: M10K_X14_Y32_N0
\VGA|VideoMemory|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y35_N9
\VGA|VideoMemory|auto_generated|decode2|w_anode403w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3) = ( \VGA|user_input_translator|Add1~9_sumout\ & ( \VGA|user_input_translator|Add1~13_sumout\ & ( (\VGA|writeEn~combout\ & (!\VGA|user_input_translator|Add1~5_sumout\ & 
-- \VGA|user_input_translator|Add1~1_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3));

-- Location: MLABCELL_X15_Y29_N45
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout\ = ( \VGA|controller|controller_translator|Add1~13_sumout\ & ( \VGA|controller|controller_translator|Add1~1_sumout\ & ( (\VGA|controller|controller_translator|Add1~9_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~5_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout\);

-- Location: M10K_X5_Y36_N0
\VGA|VideoMemory|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus\);

-- Location: FF_X16_Y29_N13
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: FF_X18_Y29_N35
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: LABCELL_X13_Y31_N45
\VGA|VideoMemory|auto_generated|decode2|w_anode393w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|writeEn~combout\ & (\VGA|user_input_translator|Add1~9_sumout\ & 
-- \VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|ALT_INV_writeEn~combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3));

-- Location: LABCELL_X16_Y29_N15
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout\ = ( !\VGA|controller|controller_translator|Add1~1_sumout\ & ( \VGA|controller|controller_translator|Add1~9_sumout\ & ( (!\VGA|controller|controller_translator|Add1~5_sumout\ & 
-- \VGA|controller|controller_translator|Add1~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout\);

-- Location: M10K_X14_Y33_N0
\VGA|VideoMemory|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y31_N54
\VGA|VideoMemory|auto_generated|decode2|w_anode373w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3) = ( \VGA|user_input_translator|Add1~13_sumout\ & ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|writeEn~combout\ & 
-- !\VGA|user_input_translator|Add1~9_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|ALT_INV_writeEn~combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datae => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3));

-- Location: LABCELL_X16_Y29_N9
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout\ = ( !\VGA|controller|controller_translator|Add1~1_sumout\ & ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( (\VGA|controller|controller_translator|Add1~13_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout\);

-- Location: M10K_X26_Y34_N0
\VGA|VideoMemory|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X15_Y29_N36
\VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\ = ( \VGA|controller|controller_translator|Add1~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	combout => \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\);

-- Location: FF_X15_Y29_N37
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: FF_X18_Y29_N50
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: LABCELL_X18_Y29_N18
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\))) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout\)) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout\))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) # (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a17~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a23~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a20~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a14~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X13_Y31_N36
\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\ = ( \VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|user_input_translator|Add1~1_sumout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & (\VGA|writeEn~combout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|ALT_INV_writeEn~combout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\);

-- Location: LABCELL_X16_Y29_N24
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w\(3) = ( \VGA|controller|controller_translator|Add1~1_sumout\ & ( \VGA|controller|controller_translator|Add1~5_sumout\ & ( (!\VGA|controller|controller_translator|Add1~9_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w\(3));

-- Location: M10K_X26_Y24_N0
\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE01FFF01FFFFFFFFFFE817FC417FFFFFFFFFF47CF9E0BFFFFFFFFFFDFF83F3BFFFFFFFFFFF8F9E703FFFFFFFFFFFF9FFE7FFFFFFFFFFFFF93FFBFFFFFFFFFFFFF3DFFDFFFFFF",
	mem_init1 => "FFFFFFF7EFFF71FFFFFFFFFFF7C7FFA73FFFFFFFFFF79DFFCFEFFFFFFFFFF53EFFFFF07FFFFFFFF83FBFFE735FFFFFFFFC1FDFFEDED7FFFFFFFD03DFFCF7FBFFFFFFFE02DFFC7BFDFFFFFFFF129FFF4E7DFFFFFFFF861FEBF9C1FFFFFFFFD4DFE0377FFFFFFFFFF00FAFE0DE3FFFFFFFFA0FBFFFB0FFFFFFFFFE87BFFFFF8FFFFFFFFFB7DFFFFE3FFFFFFFFFE3DFFFFF7FFFFFFFFFFBEFD7EBBFFFFFFFFFFDEFF7FBDFFFFFFFFFFDF7F5FAF3FFFFFFFFFEF1FF1FE67FFFFFFFFF787F77ECFFFFFFFFFF7C0B7DE79FFFFFFFFFA001BEC1FFFFFFFFFFCB009F40FFFFFFFFFFD6C06FA07FFFFFFFFFEF6827D01FFFFFFFFFF7B455C80FFFFFFFFFFBFEEB1407FFFF",
	mem_init0 => "FFFFFEFEF5FA83FFFFFFFFFF9CFDFD73FFFFFFFFFFF1FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/meowth hurt/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth73x65x3:vtmeowth|altsyncram:altsyncram_component|altsyncram_50t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 4745,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "007EEF93F8006F06C2FEFC7FF87FFE40028FF0000F0E6700600078DB07FBC07FE1C07E000ACC200017ED8E00400006F037F7007F060004012CFF40005A8E3C10800003E1AFD800FC0000005CB8AA000089F8F8E1000207DA3F6001E0000000AAF88800039FC1C38600141F98FE380380000005ABF9C0000FFF070E1000283FC3FDF80E0000000DAFFF80013FFC0C100001401C0FEFF0380300006EBFFE0008FFF01000000280003F61E2E00D00007AFFFC0057FFC0000000040000FD038D80300003EBFFF0009FFF00000000080003E806360000003FAFFFC004FFFC000000C000001FA019DC000001FEBFFF802BFFF800001F8000807C806770000027FAFFFE",
	mem_init2 => "005FFFE00000FF000011EA01BEC000001FEBFFFC00FFFF800001FE000007B40CFB000000FFAFFFF807FFFE000007FC00003EC861F4000003FEBFFFE03FFFFC00000FF00000FBBF1BD800001FFAFFFFC1FFFFF000009FE00007F701EFBF8000FFEBFFFF07FFFFC00013FF80001BDF1FFF7F8007FFAFFFFEBFFFFF8000E7FF000097BFF9FC7FC01FFEBFFFFFFFFFFE0003DFFC00020F7FD9843840BFFAFFFFFFFFFFFC000FFFF000003E78F07F07C37FEBFFFFFFFFFFF0003FFFE00000FE1FFC001F9EFFAFFFFFFFFFFFE000FFFF860007FFFFFFB87FCDFEBFFFFFFFFFFFC001FFFF1A003FFFFFFEE0FE17FAFFFFFFFFFFFF8007FFFC7031FFFFFFFDC1F85FEBFF",
	mem_init1 => "FFFFFFFFFF001FFFC000FFFFFFFFF783C17FAFFFFFFFFFFFFE003FFC0007FFFFFFFFEF970BFEBFFFFFFFFFFFFE003FE0007FFFFFFFFFDFAE6FFAFFFFFFFFFFFFFE037F801FFFFFFFFFFF9DCF7FEBFFFFFFFFFFFFFF0DFF10FFFFFFFFFFFF8FC3FFAFFFFFFFFFFFFFFF8FFFE7FFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000080000000000000000000000000000000000000020",
	mem_init0 => "00000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|team_menu|testCount|ALT_INV_out\(13),
	portadatain => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: MLABCELL_X6_Y13_N21
\data|colour|Mux1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~3_combout\ = ( \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) & ( \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(1) & ( 
-- ((\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(1) & \data|x|Mux1~1_combout\)) # (\data|x|Mux1~0_combout\) ) ) ) # ( !\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) & ( 
-- \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(1) & ( (\data|x|Mux1~1_combout\ & ((\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(1)) # (\data|x|Mux1~0_combout\))) ) ) ) # ( 
-- \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) & ( !\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(1) & ( (!\data|x|Mux1~0_combout\ & 
-- (\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(1) & \data|x|Mux1~1_combout\)) # (\data|x|Mux1~0_combout\ & ((!\data|x|Mux1~1_combout\))) ) ) ) # ( 
-- !\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) & ( !\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(1) & ( (!\data|x|Mux1~0_combout\ & 
-- (\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(1) & \data|x|Mux1~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010010100100101001000000111000001110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|x|ALT_INV_Mux1~0_combout\,
	datab => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \data|x|ALT_INV_Mux1~1_combout\,
	datae => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \data|colour|Mux1~3_combout\);

-- Location: M10K_X41_Y20_N0
\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000002000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFF333FFFFFFFFFFE0FFFFFFFFFFAFFFFFF807FFFFB337FE08FFFFC07DFFFFFFFFFEBF9FFFDBEFFFFECCDFE198FFFF7BF83FFFFFFFFAF19FFFBF7FFFF800FF001BFFFEE7CF7FFFFFFFEBD73FFEFDFFFFC0001C001FFFFD0E1BFFFFE1FFAFBA1FE7DFFFFCE0050001FFFFF0001FFF863BFEBD34007E313FEF800A800FFFFF80000FFDE7EFFAF487E0F9BB7F700015401FFFF8000001C33F7FEBECF07CFE7BFB00002BC03FFFC00C003A0033FFAFA4FF7CFAEFD00000FF80FFFE00F800E0001FFEBF77FFDDEDBE800003FF0DFFF803E00160007FFAFBFFFFF",
	mem_init0 => "7F5F800070FFC77FFF0038E03E000FFEBEF83FFEEE7D0003E3FF9DFFFE400398FE001FFAFBD07F0BFBF4000F9FFE37FFFB800E6FFE007FEBEF62EC6FEFA0001C7FFC3FFFEE00333FFC06FFAFDD9B29B3BE80C003FFF0FFFFDC0040E0F83BFEBF7CDFA58DFA07801FFFC7FFFFBE04C07C70EFFAFDFFFFD677E01E0007FF3FFFFD3C0B0BFE437FEBF7FE3F8FBF80FC000FFDCFFFF770002FFE81FFAFEBF1FE0EFE0BF00003F61FFFBEC2B1BFFC0FFEBF8FFFF587FC4FE00037B03FFEFB05C6F0FC7C3AFC77FFCCA1F0BF80005E803FFBF6003300F1E16A2B800776B0E57F0000F8007FEFDC01C0FC6B04AB314008F69BC9FC000BC0007FBFBC1F0FFE3004B76A80",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|team_menu|testCount|out\(13),
	portadatain => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y20_N36
\data|colour|Mux1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~4_combout\ = ( \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \data|colour|Mux0~4_combout\ & ( (!\control|WideOr59~combout\ & ((\data|colour|Mux1~3_combout\))) # (\control|WideOr59~combout\ & 
-- (\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) ) ) ) # ( !\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \data|colour|Mux0~4_combout\ & ( (!\control|WideOr59~combout\ & 
-- ((\data|colour|Mux1~3_combout\))) # (\control|WideOr59~combout\ & (\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) ) ) ) # ( \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\data|colour|Mux0~4_combout\ & ( (\control|WideOr59~combout\) # (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( !\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\data|colour|Mux0~4_combout\ & ( (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(1) & !\control|WideOr59~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datab => \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \data|colour|ALT_INV_Mux1~3_combout\,
	datad => \control|ALT_INV_WideOr59~combout\,
	datae => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \data|colour|ALT_INV_Mux0~4_combout\,
	combout => \data|colour|Mux1~4_combout\);

-- Location: M10K_X26_Y7_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000001FF28175FF3F0FFFF8078003FF80F007FFFC000FE3FFFFFE0003FF7BFFFFDC80000000000000000005191D6E7F3E0FFFFC078203FF80C000FFFE000FC3FFFFFF000FFDFFFFFFBF400000000000000000053EDCEF3F3E1FFFFE078203FF0000001FFF800FC3FFFFFF000FFBFFFFFFFFA00000000000000000003BC1B49F3C1FFFFE038703FF00000007FFE00FC3FE0FFF000FE7FE1FFEFF800000000000000000003EDDDCC77C3FFFFE038703FF00000003FFFC0FC3F803FF003FC7F000007FC00000000000000000001C9D7CE37C3FFFFF038783FF00000000FFFF0FC3F003FF00FF8F8007E00FC000000000000000000000C138F97C7FFFFF03CF8",
	mem_init2 => "7FF003FF8007FFF8FC3E001FF01FF007007E003E000000000000000000000DD10FE787F80FF83CFC7FE00FFFF003FFFEFC3E001FE01FE07F003F002E000000000000000000007E040FF787E003F83DFC7FE03FFFFC03FFFFFC1C7C1FE07F3FFF00390000000000000000000000003E060FFF87C003F87DFE7FC0FFFFFF01FFFFFC1EFE1FC07E1FFF80218000000000000000000000003E1F13FF87C003F87FFE7FC1FFFFFF80FFFFFC0EFF1FC0FC1FFF8000C000000000000000000000001C3FD3FF83C603F87FFF7F83FFFFFFC01FFFFC06FF1F81F81FFFC000C000000000000000000000007C3FF3FF81CF83F0FFFFFE07FFFFFFE003FFFE07FF1F83F00FFF",
	mem_init1 => "C0006000000000000000000000003C7FF3FF81CF83F0FFFFFF03FFFFFFF000FFFE03FE3E03F00FFFE000300000000000000000000000387FE1FF80DFC3E0FFFFFF81FF87EFF0001FFF01F8FC03E00FFFE000300000000000000000000000787FE1FFC07FE3E1FFFFFFC0FE0FCFF8001FFF00FFF803E00FFFF000100000000000000000000000707FE1FFC01FC7C1FFFFFFC0381F87F8007FFF803FE007E007FFF00008000000000000000000000070FFE1FFC00F8F83FFFFFFC0103F07F800FFFFC0000007E007FFF8C00C000000000000000000000070FFC1FFE007FE07FFFFFFC0007E03F800FFFFC0000107E007FFFBC00E0000000000000000000000E0FF",
	mem_init0 => "C1FFF000F807FFFFFFC000FC03F801FFFFC0000307E003FFFFE00F0000000000000000000000E1FFC0FFF8000003FFFFFF8001F803F803FFFFC0004107F003FFFFF0038000000000000000000000E1FFC0FFF8000043FFFFFF8003F003F807FFFFC0380107F003FFFFF003E000000000000000000001E1FFC0FFF8000003FFDFFF8007E007F00FFFFFC0380107F803FFFFF801E00000000000000000000003FF80FFF8000003FFDFFF800FC007F01FFFFFE0300103FF0FFFFFFC00E00000000000000000000003FF80FFF8018023FFDFFF801F800FE03FFFFFE0020003FFFFFFFFFC00E00000000000000000000040FF807FF8000021FFDFFF803FC01FE07FFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "8E01E00000003DE6388000000000000000000000003DF039C3F31E0F0000000000003803FF1FE3C73F01E000000079E41C8300000000000000000000003DF061C1F21E0F0000000000008807FF1FF3E67F81E0000000F9E59CB3C03000000000000000000039E0C1C1F3DE0F0000000000000007FF11F9F67FC1E000000071E399F7807000000000000000000009E1E387F3DC3F8000000000000007BE07387E63C1E000000011F1B3F7807807000000000000000000007F1FF1F8FF8000000000000007BE0C383E43C1E000000011F1B3F7803807000000000000000000003C3FF061CF80000000000000073C18383E7BC1E000000041F007F7001E07000380",
	mem_init2 => "00000000000000003FF0018F80000000000000013C3C70FE7B87F000000011E007FE7F0F071C03C00000000000000000BEF0030F8000000000000000000FE3FE3F1FF0000000007007FE3FC78E7E03C000000000000008F058F2030F8000000000000000000787FE0C39F000000001100FFE3FE7CCFF03C000000000000001C000F8038F8000000000000000000007FE0031F000000000000FFE23F3ECFF83C00000000000000190000003FFE000000000000000000017DE0061F000000000000F7C0E70FCC783C00000000000000100000003FFF000000000000000011E0B1E4061F000000000000F7C18707C8783C00000000000000000000001FFF0000000",
	mem_init1 => "000000000038001F0071F000000000000E7830707CF783C00000000000000000000001FFF00000000000000000320000007FFC0000000000027878E1FCF70FE000000000000000000000007FF80000000000000000200000007FFE000000000000001FC7FC7E3FE000000000000000000000000F800000000000000000000000003FFE000000000000000F0FFC1873E0000000000000000000000000000000000000000000000000003FFE00000000000000000FFC0063E0000000000000000000000000000000000000000000000000000FFF00000000000000002FBC00C3E00000000000000000000000000000000000000000000000000001F00000000000",
	mem_init0 => "00023C163C80C3E00000000000000000000000000000000000000000000000000000000000000000000070003E00E3E00000000000000000000000000000000000000000000000000000000000000000000064000000FFF80000000000000000000000000000000000000000000000000000000000000000000040000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FFE0000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y11_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000003E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000007FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000F80000000000000000000000000000000000000000000000000000000000000000000000000000019BFFFFA0000000000000000000000000000000000000000000000000000000000000000000000001BBFFFFB00000000000000000000000000000000000000000000000000000000000000000000000037BFFFFB8000000000000000000F80000000000000000000000000000000000000000000000000002FBFFFFBC00000000000000000181FC0000FF0000000000000000000000000000000000000000003FFBFFFFDE000000000",
	mem_init0 => "0000000017C03E3F000800000000000000000000000000000000000000000FDE7FFFFDE000000000000000000EFFFF607FE000000000000000000000000000000000000000007FDEFFFFFDF000000000000000000D9FFF3FFF300000000000000000000000000000000000000001FFE0F8FE3CE0000000000000000005FDFE3FDFF6000000000000000000000000000000000000001FFF87F77D8B4000000000000000000000BC0F000FC00000000000000000000000000000000000007FFE07EF7DF780000000000000000000001C0EFFFFC0000000000000000000000000000000000001FFF801DF7DF380000000000000000000003FF9007FC00000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y6_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000007FFE001BF7EFDC0000000000000000000005FFFFF87C0000000000000000000000000000000000007FF0003FEFF7F80000000000000000000005FFFFFE0C0000000000000000000000000000000000007F80006FEFF7F80000000000000000000005FFFFFF0C0000000000000000000000000000000000007F80006FEFF7F80000000000000000000001FFF00F000000000000000000000000000000000000003E00016FEFFFF8000000000000000000000DFFF003E1F0003C000000000000000000000000C00000300003BFDFFFF0000000000000000000001DFFF000F1FFE1FFF8000000000078000000003FC03FF0000107E",
	mem_init2 => "FBFFFF8000000000000000000001DFFF0C079FFE1FFFFC000000001FC00000003FFC1FFFC000F1FFFFFFFF0000000000000000000007DFFF0F83DFFE1FFFFFC00000001FE0000003FFFC7FFFE207FFF37FFFFE000000000000000000007ADFFE0FF0DFFE1FFFFFC00000001FFF00001FFFFCFFFFF01FFBE07FFFFE000000000000000000007F1FFE03F0E01C1E0FFFE00000001F3FE0001FFFF1FFFFFC1FFFF0FFFFFF00000000000000000001DFEFFDFDC3E00008007FE40000001C0FF8001FFF01FE007C0FFDF8FFE3FF80000000000000000001BFFFFBFEDEE000F00001EC0000001807FC001FF001F8001F0FFCFD8FC1F180000000000000000005B99FFF",
	mem_init1 => "3FDEF000F000001E0000001801FF001F0001E0000F0FFEFF07C1E080000000000000000007FB3FFF3747E000F800001F7FC00018003FE01000018000030FFE7F0700E08000000000000000000437FFFFDFEFC000F800001FFFFF0018000FF810000100000187FDFF07FFE08000000000000000000F4FFFFFEBAF9E01F800001FFFFFF0180003FE10000000000087E3FF8FFFF18000000000000000000BFFFFFFF3803F0180780008FFFFF0180001FF103F00000000879FFEFFE7FF8000000000000000000B5FFFFFFBF0FF00007FF000F3FFF01800003FF0FF003FC000037FFEE1FFC70000000000000000001D4FDFFFFF60FF00003FF000C01FF01860000FF0",
	mem_init0 => "FF007FF000037FF8C1FF830000000000000000001E1F1FF7FDE1FF00001FF00000006038780003F0FF00FFFC00037FE0C1FF830000000000000000003F8FE000FC11FF00000FF000000001F87E0000F0FF03FFFE00037F80E5FFD700000000000000000020038FFFFDF1FE000003F000000007F87F800030FF07FFFF8000FF20FFFFFF0000000000000000000FEF77E1FBF1FE07F801F000000007F87FE00000FF07FFFF8000FC60FFFFFF00000000000000000003FFEBFEF031FC1FFE00F80000000FF87FF80000FF0FFFFFC000FBF0FFFFFFC0000000000000000001FB6BDF7F80783FFF00F8001E000FE07FFE0000FE1FFFFFE000CFF07FFFFE2000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N18
\data|colour|Mux1~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~7_combout\ = ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) ) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- ( (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a13~portadataout\) ) ) ) # ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a19~portadataout\))) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) ) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( (\data|title|title|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	combout => \data|colour|Mux1~7_combout\);

-- Location: M10K_X38_Y10_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000059000000000000000000000000000200000000000000000000000000000000000000000000000000BC0000000000000000000000000004000000000000000000000000000000000000000000000000003D00000000000000000000000",
	mem_init2 => "00000400000000000000000000000000000000000000000000000007C200000000000000000000000000B2000000000000000000000000000000000000000000000000279900000000000000000000000001780000000000000000000000000000000000000000000000000FBC200000000000000000000000007A0000000000000000000000000000000000000000000000001FB800000000000000000000000000F84000000000000000000000000000000000000000000000003F700C000000000000000000000004F32000000000000000000000004000000000000000000000003F67C7000000000000000000000001F784000000000000000000000080",
	mem_init1 => "00000000000000000000007FCFE2400000000000000000000003F7000000000000000000000000080000000000000000000002F7DFE2140000000000000000000007EE018000000000000000000001640000000000000000000000F798E2000000000000000000000007ECF8E000000000000000000002F00000000000000000000001E790720C000000000000000000000FF9FC4800000000000000000000F40000000000000000000003E79672CF00C000000000000000005EFBFC4280000000000000000001F08000000000000000000001C78E67DE01C000000000000000001EF31C4000000000000000000009E6400000000000000000000047C6CFDE01",
	mem_init0 => "E01C000000000000003CF20E4180000000000000000003EF080000000000000000000047C6CFDE00E01C000000000000007CF2CE59E0180000000000000007EE000000000000000000000107C01FDC00781C000E000000000038F1CCFBC038000000000000000FDC030000000000000000000047801FF9FC3C1C700F000000000008F8D9FBC03C038000000000000FD9F1C000000000000000000001C01FF8FF1E39F80F000000000008F8D9FBC01C038000000000001FF3F89000000000000000000004403FF8FF9F33FC0F000000000020F803FB800F038001C0000000BDF7F88500000000000000000000003FF88FCFB3FE0F000000000008F003FF3F8783",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N30
\data|colour|Mux1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~5_combout\ = ( \data|title|title|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (\data|colour|Mux0~6_combout\ & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a25~portadataout\) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)))) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (\data|colour|Mux0~6_combout\ & 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & \data|title|title|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~6_combout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \data|colour|Mux1~5_combout\);

-- Location: M10K_X14_Y7_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FE0000003FFFFFFFFFE004000000000000000000000000F807FF8000021FFDFFF007FE03FC0FFFE7FE0000003FFFFFFFFFE0080000000000000000000000000007FF8000021FF9FFF00FFFFFFC1FFFE3FE0000001FFFFFFFFFF0180000000000000000000000800007FFF000001FF9FFF007FFFFF81FFFC3FE0000000FFFFFFFFFC0600000000000000000000000080003FFF000001FF8FFF003FFFFE00FFF83FE0000000FFFFFFFFF00C000000000000000000000000080003FE000001FF8FFF000FFFFC007FF83FEE0000007FFFFFFFC0180000000000000000000000000080003E000001FF8FFF0007FFF0003FF03FFE0000003FFFFFFF00500000000000",
	mem_init2 => "0000000000000000000000000010FF0FFE01007E00001FE03FFE0000001FFFFFF8010000000000000000000000000000006000000010FF0FFE00000000000FC03FF80000000FFFFFC0070000000000000000000000000000000200000010FF07FE002000000007803FC000000003FFFE001C0000000000000000000000000000000020000010FF0000020000000003803E00000000007F8000700000000000000000000000000000000000880000FE0000007F800000000020000000000000000040000000000000000000000000000000000000000800000001FFC0000000000004000000000000000000000000000000000000000000000000000000080000",
	mem_init1 => "0001FFC00000000000040000000000000000000000000000000000000000000000000000000800000003FF80C000100000000000000000000000000000000000000000400000000000000000000000000003FE03C000000000000000000000000000000000000000000000800000000000000000000000000001F80F8000000000000000000000000000000000000000000000080000000000000000000000000000E03F010001000000000000000000000000000000000000000164000000000000000000000000000080FF0200000000000000000000000000000000000000000002F0000000000000000000000000000103FE000000000000000000000000",
	mem_init0 => "0000000000000000000000F400000000000000000000000000000FFC0800000000000000000000000000000000000000000001F0800000000000000000000000000087F80000000000000000000000000000000000000000000009E6400000000000000000000000000007F00000000000000000000040000000000000000000000003EF080000000000000000000000000003E00000000000000000000080000000000000000000000007EE000000000000000000000000000001C0000000000000000000000800000000000000000000000FDC030000000000000000000000000010C0000000000000000000016400000000000000000000000FD9F1C00000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y14_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000070003E00E3E00000000000000000000000000000000000000000000000000000000000000000000064000000FFF80000000000000000000000000000000000000000000000000000000000000000000040000000FFFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000007FFC00000000000000000000000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000000000000000000000000000000000000000000000000003E00000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "001FC7FC7E3FE000000000000000000000007FFC000000007EE00000000000000000000000000000000F0FFC1873E000000000000000000000007FFC00000000FDC0300000000000000000000000000000000FFC0063E000000000000000000000001FFE00000000FD9F1C0000000000000000000000000000002FBC00C3E0000000000000000000000003E000000001FF3F8900000000000000000000000000023C163C80C3E0000000000000000000000000000000000BDF7F88500000000000000000000000000070003E00E3E00000000000000000000000000000000003DE6388000000000000000000000000000064000000FFF8000000000000000000",
	mem_init2 => "00000000000000079E41C8300000000000000000000000000040000000FFFC000000000000000000000000000000000F9E59CB3C03000000000000000000000000000000007FFC00000000000000000000000000000000071E399F7807000000000000000000000000000000007FFC00000000000000000000000000000000011F1B3F7807807000000000000000000000000000001FFE00000000000000000000000000000000011F1B3F78038070000000000000000000000000000003E000000000000000000000000000000000041F007F7001E0700038000000000000000000000000000000000000000000000000000000000000011E007FE7F0F071C0",
	mem_init1 => "3C0000000000000000000000000000000000000000000000000000000000000007007FE3FC78E7E03C000000000000000000000000000000000000000000000000000000000000001100FFE3FE7CCFF03C000000000000000000000000000000000000000000000000000000000000000000FFE23F3ECFF83C000000000000000000000000000000000000000000000000000000000000000000F7C0E70FCC783C000000000000000000000000000000000000000000000000000000000000000000F7C18707C8783C000000000000000000000000000000000000000000000000000000000000000000E7830707CF783C000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000027878E1FCF70FE0000000000000000000000000000000000000000000000000000000000000000000001FC7FC7E3FE0000000000000000000000000000000000000000000000000000000000000000000000F0FFC1873E000000000000000000000000000000000000000000000000000000000000000000000000FFC0063E000000000000000000000000000000000000000000000000000000000000000000000002FBC00C3E0000000000000000000000000000000000000000000000000000000000000000000023C163C80C3E00000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y15_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000002F000000000000000000000001FF3F890000000000000000000000000080000000000000000000000F40000000000000000000000BDF7F885000000000000000000000000000000000000000000000001F080000000000000000000003DE63880000000000000000000000000000000000000000000000009E6400000000000000000000079E41C83000000000000000000000000020000000000000000000003EF0800000000000000000000F9E59CB3C03000000000000000000000000000000000000000000007EE000000000000000000000071E399F7807000000000000000000000000000000000",
	mem_init2 => "00000000000FDC030000000000000000000011F1B3F780780700000000000000000000000000000000000000000FD9F1C000000000000000000011F1B3F780380700000000000000000000000000000000000000001FF3F89000000000000000000041F007F7001E070003800000000000000000000000000000000000BDF7F88500000000000000000011E007FE7F0F071C03C000000000000000000000000000000000003DE63880000000000000000000007007FE3FC78E7E03C0000000000000000000000000000000000079E41C8300000000000000000001100FFE3FE7CCFF03C00000000000000000000000000000000000F9E59CB3C0300000000000",
	mem_init1 => "000000000FFE23F3ECFF83C0000000000000000000000000000000000071E399F780700000000000000000000F7C0E70FCC783C0000000000000000000000000000000000011F1B3F780780700000000000000000F7C18707C8783C0000000000000000000000000000000000011F1B3F780380700000000000000000E7830707CF783C0000000000000000000000000000000000041F007F7001E070003800000000000027878E1FCF70FE0000000000400000000000000000000000011E007FE7F0F071C03C0000000000000001FC7FC7E3FE00000000008000000000000000000000000007007FE3FC78E7E03C0000000000000000F0FFC1873E000000000",
	mem_init0 => "0080000000000000000000000001100FFE3FE7CCFF03C000000000000000000FFC0063E0000000001640000000000000000000000000000FFE23F3ECFF83C000000000000000002FBC00C3E0000000002F00000000000000000000000000000F7C0E70FCC783C0000000000000023C163C80C3E0000000000F40000000000000000000000000000F7C18707C8783C00000000000000070003E00E3E0000000001F08000000000000000000000000000E7830707CF783C00000000000000064000000FFF8000000009E6400000000000000000000000000027878E1FCF70FE00000000000000040000000FFFC000000003EF08000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N0
\data|colour|Mux1~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~6_combout\ = ( \data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1))) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) ) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ((\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & 
-- ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\))) ) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|title|title|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & 
-- ((\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \data|colour|Mux1~6_combout\);

-- Location: LABCELL_X23_Y10_N54
\data|colour|Mux1~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~8_combout\ = ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\data|colour|Mux1~5_combout\ & ((!\data|colour|Mux1~7_combout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3)))) ) 
-- ) # ( !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\data|colour|Mux1~5_combout\ & ((!\data|colour|Mux1~6_combout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100100010001100110011000000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux1~7_combout\,
	datab => \data|colour|ALT_INV_Mux1~5_combout\,
	datac => \data|colour|ALT_INV_Mux1~6_combout\,
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \data|colour|Mux1~8_combout\);

-- Location: MLABCELL_X25_Y29_N24
\data|colour|Mux1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~9_combout\ = ( \data|colour|Mux1~4_combout\ & ( \data|colour|Mux1~8_combout\ & ( (!\data|colour|Mux0~11_combout\ & (((!\data|colour|Mux0~12_combout\) # 
-- (\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1))))) # (\data|colour|Mux0~11_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\data|colour|Mux0~12_combout\)))) ) ) ) # ( !\data|colour|Mux1~4_combout\ & ( \data|colour|Mux1~8_combout\ & ( (\data|colour|Mux0~12_combout\ & ((!\data|colour|Mux0~11_combout\ & 
-- ((\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1)))) # (\data|colour|Mux0~11_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(1))))) ) ) ) # ( 
-- \data|colour|Mux1~4_combout\ & ( !\data|colour|Mux1~8_combout\ & ( (!\data|colour|Mux0~12_combout\) # ((!\data|colour|Mux0~11_combout\ & ((\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1)))) # 
-- (\data|colour|Mux0~11_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(1)))) ) ) ) # ( !\data|colour|Mux1~4_combout\ & ( !\data|colour|Mux1~8_combout\ & ( (!\data|colour|Mux0~11_combout\ & 
-- (((\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(1) & \data|colour|Mux0~12_combout\)))) # (\data|colour|Mux0~11_combout\ & (((!\data|colour|Mux0~12_combout\)) # 
-- (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100011101111111110001110100000000000111011100110000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \data|colour|ALT_INV_Mux0~11_combout\,
	datac => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \data|colour|ALT_INV_Mux0~12_combout\,
	datae => \data|colour|ALT_INV_Mux1~4_combout\,
	dataf => \data|colour|ALT_INV_Mux1~8_combout\,
	combout => \data|colour|Mux1~9_combout\);

-- Location: M10K_X26_Y39_N0
\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007C000000000000000000000000000000003E000000000000000000000000000000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFF007F003FFFFFFFFFFFFFFFFFFFFFFFFFFF803FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF",
	mem_init0 => "81FFFFFFFFFFFFFFFFFFFF86019DC3C07FC0FFFFFFFFFFFFFFFFFFFFC300CEE1E03FE07FFFFFFFFFFFFFFFFFFFE1806770F01FF03FFFFFFFFFFFFFFFFFFFF007F3F8780FF81FFFFFFFFFFFFFFFFFFFF803F9FC3C07FC0FFFFFFFFFFFFFFFFFFFFC01FCFE1E03FE07FFFFFFFFFFFFFFFFFFFE00C6770F01FF03FFFFFFFFFFFFFFFFFFFF00633B8780FF81FFFFFFFFFFFFFFFFFFFF863F9DC3C07FC0FFFFFFFFFFFFFFFFFFFFC31FCEE1E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF03FFFFFFFFFFFFFFFFFFFF0000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawHP:meowth_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5069,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y33_N0
\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007C000000000000000000000000000000003E000000000000000000000000000000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFF007F003FFFFFFFFFFFFFFFFFFFFFFFFFFF803FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF",
	mem_init0 => "81FFFFFFFFFFFFFFFFFFFF86019DC3C07FC0FFFFFFFFFFFFFFFFFFFFC300CEE1E03FE07FFFFFFFFFFFFFFFFFFFE1806770F01FF03FFFFFFFFFFFFFFFFFFFF007F3F8780FF81FFFFFFFFFFFFFFFFFFFF803F9FC3C07FC0FFFFFFFFFFFFFFFFFFFFC01FCFE1E03FE07FFFFFFFFFFFFFFFFFFFE00C6770F01FF03FFFFFFFFFFFFFFFFFFFF00633B8780FF81FFFFFFFFFFFFFFFFFFFF863F9DC3C07FC0FFFFFFFFFFFFFFFFFFFFC31FCEE1E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF03FFFFFFFFFFFFFFFFFFFF0000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawHP:pikachu_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5069,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F1FF07FFFFFFFF001F80F81FFFFFFFFC0CFE43EC7FFFFFFFF027FC0F81FFFFFFFFC01",
	mem_init1 => "FF01C0FFFFFFFFF007FE0703FFFFFFFFC01FF81C0FFFFFFFFF007FE0703FFFFFFFFC00FF81C0FFFFFFFFF003FF7AE3FFFFFFFFC00FFDEBDFFFFFFFFF809FF7AF7FFFFFFFFE027FDE7DFFFFFFFFF809FF79F7FFFFFFFFE037FDE7BFFFFFFFFF802FF79EFFFFFFFFFE2FBE3EFBFFFFFFFFFBBEF0FBEFFFFFFE3FECFB83CFBFFFFFE01F81EE8EFEFFFFFF003EE03C3BF7FFFFF8007BFEF06FDFFFFFC001F7FBC1BF7FFFFF01E7DFEF8009FFFFF80FFFBFBE06EFFFFFE03FFE0DFC001FFFFF80FFE1C7F1980FFFFE03FC60BFC63FBFFFF00FE47AFF877EFFFFC03F02E1FE7E5BFFFF007C4D83F1FEEFFFFC01F0360F83FCBFFFF00390D83C01DEFFFFE00606E1E01A",
	mem_init0 => "F7FFFF8006070E0177DFFFFE001819F80E1F7FFFFC00160FE03E3BFFFFF0001B38800005FFFFC0031B6D001903FFFF8015E6C243980FFFFE001F8DE70FB01FFFF801BFF7387FC07FFFF000CEB861BF01FFFFC00732C086340FFFFF8013EA0204503FFFFF003FC0083200FFFFFC00F9C0709C07FFFFF8000203C0321FFFFFF000003F000A7FFFFFE00504FC0003FFFFFFC000D7F0000FFFFFFF80003FE0007FFFFFFF8001FFC001FFFFFFFF801FFFE00FFFFFFFFFC3FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team rocket/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeamRocket:team_rocket|teamrocket4970x3:teamrocket|altsyncram:altsyncram_component|altsyncram_tus1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 4970,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CBA737FCFA766664E79FCCF3C383060C021FFC1F2E9CDFF309D899939E7FB3CE67CF9F30087FE66CC703820BA070666079FC0F3F983E60C021FFB987FFCFEFF19FFFFFF9E7F33CE67CF9F30087FFE7FFFF307FFE7FFFFFE607C0C0C383E60C021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC0007FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE77FEEFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF823F63BFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF53FC9FFFA7FFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFF3DDFC9FFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7FF4FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7CFFEFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFF9FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFE07FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF2FF70FFFA7FFFFFFFFFFCCF3C383060FFFFFFFD39E3C1FFE9FFFFFFFFFFFB3CE67CF9F3FFFFFFF9E8400FFFA7FFFFFFFFFFC0F3F983E60FFFFFFFE77EFFFFFE9FFFFFFFFFFF33CE67CF9F3FFFFFFF83E7FFFFFA7FFFFFFFFFFC0C0C383E60FFFFFFFC207FFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3DBFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFE9FF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFB043FFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3D6FFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71BFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1EFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFE80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000080000000000000000000000000000000000000020",
	mem_init0 => "00000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/attack menu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|Menu|testCount|ALT_INV_out\(13),
	portadatain => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFF800000000000087FFFFFFFFFFFFFFFFFFFFE3FF000000000000021FFCCC33FC7C733F330E60C03C000000000000087FF82641",
	mem_init1 => "F9F9CCFE0999938E7000000000000021FFE0F939E7E733FC3E664E3DC000000000000087FF3364E404040FCCD9993BF7000000000000021FFDCC3C7E7E7B3F730E64EFDC000000000000087FFF3FFFF9F9E1FFCFFFFF8C7000000000000021FFFFFFFFFFFFCFFFFFE7FF03C000000000000087FFFFFFFFFFFFFFFFFFFFFFFFE000000000000200000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFF064CC33F3FE39E3E3FFFFFFFFFFFFC021FFFFFF",
	mem_init0 => "FD982641CFFCE67307F33CF0E0C1830087FFFFFF8660F9393FF399CC9FECF399F3E7CC021FFFFFFDD93264E4FE0278E73F03CFE60F9830087FFFFFF8E5CC3C73FF39FF3E7CCF399F3E7CC021FFFFFFFF9F3FFE01FCE7FCF9F03030E0F9830087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0080000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC021FF998719CE0F208199C339E7FFFFFFFFFFFF0087FF04",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/attack menu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|Menu|testCount|out\(13),
	portadatain => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y6_N57
\data|colour|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~0_combout\ = ( \data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0) & ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a4~portadataout\ ) ) # ( 
-- !\data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0) & ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datad => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \data|colour|Mux1~0_combout\);

-- Location: LABCELL_X42_Y32_N0
\data|colour|Mux1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~1_combout\ = ( \data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(1) & ( \data|colour|Mux1~0_combout\ & ( ((!\control|WideOr58~combout\ & 
-- (\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(1))) # (\control|WideOr58~combout\ & ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(1))))) # (\control|WideOr59~combout\) ) ) ) # ( 
-- !\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(1) & ( \data|colour|Mux1~0_combout\ & ( (!\control|WideOr58~combout\ & (((\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(1))) # 
-- (\control|WideOr59~combout\))) # (\control|WideOr58~combout\ & (!\control|WideOr59~combout\ & ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(1))))) ) ) ) # ( \data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(1) & ( 
-- !\data|colour|Mux1~0_combout\ & ( (!\control|WideOr58~combout\ & (!\control|WideOr59~combout\ & (\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(1)))) # (\control|WideOr58~combout\ & 
-- (((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(1))) # (\control|WideOr59~combout\))) ) ) ) # ( !\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(1) & ( !\data|colour|Mux1~0_combout\ & ( (!\control|WideOr59~combout\ 
-- & ((!\control|WideOr58~combout\ & (\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(1))) # (\control|WideOr58~combout\ & ((\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(1)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr58~combout\,
	datab => \control|ALT_INV_WideOr59~combout\,
	datac => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \data|colour|ALT_INV_Mux1~0_combout\,
	combout => \data|colour|Mux1~1_combout\);

-- Location: MLABCELL_X25_Y29_N54
\data|colour|Mux1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~2_combout\ = ( \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(1) & ( \data|colour|Mux1~1_combout\ & ( (\control|WideOr57~combout\ & (!\control|WideOr58~combout\ & (\control|WideOr59~combout\ & 
-- !\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(1)))) ) ) ) # ( !\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(1) & ( \data|colour|Mux1~1_combout\ & ( (\control|WideOr57~combout\ & (!\control|WideOr58~combout\ & 
-- ((!\control|WideOr59~combout\) # (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(1))))) ) ) ) # ( \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(1) & ( !\data|colour|Mux1~1_combout\ & ( (!\control|WideOr57~combout\) # 
-- ((!\control|WideOr58~combout\ & (\control|WideOr59~combout\ & !\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(1)))) ) ) ) # ( !\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(1) & ( !\data|colour|Mux1~1_combout\ & ( 
-- (!\control|WideOr57~combout\) # ((!\control|WideOr58~combout\ & ((!\control|WideOr59~combout\) # (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101010101011101010101001000100010000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr57~combout\,
	datab => \control|ALT_INV_WideOr58~combout\,
	datac => \control|ALT_INV_WideOr59~combout\,
	datad => \data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	dataf => \data|colour|ALT_INV_Mux1~1_combout\,
	combout => \data|colour|Mux1~2_combout\);

-- Location: M10K_X41_Y9_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00FF0FFFFFFE1FC001FC3FF807F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F80000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F80000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F800000",
	mem_init2 => "00000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F800000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N36
\data|colour|Mux1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~13_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1))) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1))) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) ) ) ) # ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & \data|lose|lose|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \data|colour|Mux1~13_combout\);

-- Location: M10K_X58_Y13_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF00000000000",
	mem_init2 => "000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000FFFF87FFFFC3FFFFFF00000000000000000000000000000000000000000000000000000000000000FFFF87FFFFC3FFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000003F3FF9FFF3FFFE0000000000000000000000000000000000000000000000000000000000000000003F3FF9FFFCFFFE0000000000000000000000000000000000000000000000000000000000000000003F3FF9FFFCFFF80000000000000000000000000000000000000000000000000000000000000000003C3FF9FFFCFFF80000000000000000000000000000000000000000000000000000000000000000003CFFE7FFFCFFF80000000000000000000000000000000000000000000000000000000000000000003CFFE7FFFCFFF80000000000000000000000000000000000000000000000000000000000000000000FFFE7FFFF3FF8",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000FFFE7FFFF3FF80000000000000000000000000000000000000000000000000000000000000000000FFF9FFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFF9FFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000FFFFF8003FFE000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000FFFFF8003FFE00000000000000000000000000000000000000000000000000000000000000000000FFFFE7FFCF3E00000000000000000000000000000000000000000000000000000000000000000000FFFFE7FFCF3E00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFCC00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFC4000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0003CFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000038FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC1E00000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC1E00000000000000000000000000000000000000000000000000000000000000000003C07FE38FF0060000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y12_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC0",
	mem_init1 => "01FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC000000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000000FFFFE000003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE00",
	mem_init0 => "0003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE000003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE000003FC3FFFFFF8FF000FE0000000000000FF0FF1F1FE1FFFFFFC3FF807F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007F800FE000003FC3FC007F8FF000FE00000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y13_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000003C07FE38FF00600000000000000000000000000000000000000000000000000000000000000000003001FF83FF00780000000000000000000000000000000000000000000000000000000000000000003001FF83FF0078000000000000000000000000000000000000000000000000000000000000000000F001FFFFFF0078000000000000000000000000000000000000000000000000000000000000000000F001FFFFFF0078000000000000000000000000000000000000000000000000000000000000000000F001FFFFF3C1E000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000F001DFFFF1C1E0000000000000000000000000000000000000000000000000000000000000000000FC079FFFF03FE0000000000000000000000000000000000000000000000000000000000000000000FC079FFFF00FE0000000000000000000000000000000000000000000000000000000000000000000FFFC1FC7C00F80000000000000000000000000000000000000000000000000000000000000000000FFF01F83C00780000000000000000000000000000000000000000000000000000000000000000000FFF007C7C007800000000000000000000000000000000000000000000000000000000000000000003FC007FFC0078",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000003FC007FFC007800000000000000000000000000000000000000000000000000000000000000000003FC007FFC007800000000000000000000000000000000000000000000000000000000000000000003FC007FFC007800000000000000000000000000000000000000000000000000000000000000000003FC007FFCC07800000000000000000000000000000000000000000000000000000000000000000003FC007FFCC07800000000000000000000000000000000000000000000000000000000000000000000FC607FFF03F800000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000FC607FFF03F80000000000000000000000000000000000000000000000000000000000000001FFFCFF81FFFFFFE7FF80000000000000000000000000000000000000000000000000000000000001FFFCFF81FFFFFFE7E080000000000000000000000000000000000000000000000000000000000007FFFF3FFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000007FFFF3FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000007F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N0
\data|colour|Mux1~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~14_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( 
-- \data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a13~portadataout\) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- \data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a16~portadataout\)) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \data|lose|lose|altsyncram_component|auto_generated|ram_block1a13~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \data|colour|Mux1~14_combout\);

-- Location: M10K_X41_Y7_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF3FE7FF3FC7E0000000000000000000000000000000000000000000000000000000000000000003FF1FE7FF3FC7E0000000000000000000000000000000000000000000000000000000000000000003FCFF9FFF3FF1E0000000000000000000000000000000000000000000000000000000000000000003FCFF9FFF3FF1E0000000000000000000000000000000000000000000000000000000000000000003F3FF9FFF3FFFE000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N48
\data|colour|Mux1~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~12_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (\data|colour|Mux0~16_combout\ & ((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & (\data|colour|Mux0~16_combout\ & !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datac => \data|colour|ALT_INV_Mux0~16_combout\,
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \data|colour|Mux1~12_combout\);

-- Location: LABCELL_X46_Y11_N30
\data|colour|Mux1~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~15_combout\ = ( !\data|colour|Mux1~12_combout\ & ( ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & (!\data|colour|Mux1~13_combout\)) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- ((!\data|colour|Mux1~14_combout\)))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111010101111101111101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \data|colour|ALT_INV_Mux1~13_combout\,
	datad => \data|colour|ALT_INV_Mux1~14_combout\,
	dataf => \data|colour|ALT_INV_Mux1~12_combout\,
	combout => \data|colour|Mux1~15_combout\);

-- Location: M10K_X41_Y29_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7C80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF8175779F8000001E8FC81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF0CE7737000000070FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFC6A7716000000014F901FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE007710000000008F801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF82F720000000001F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFC0E700000000001F203FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFE0EF00000000001F003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF86F00000000001E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE0E00000000001E003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF8C00000000001E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF",
	mem_init1 => "FFFC000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF8000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF1000000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE0400000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFC8600000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF9E100000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF3F040000000003800FFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFE3FC00000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE7FE10000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFCFFF84000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFCFFFE2000000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF9FFFF10000000030007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF9FFFF84000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y27_N42
\data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((\data|win|win|altsyncram_component|auto_generated|ram_block1a25~portadataout\) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) # ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000001001100000000000100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	combout => \data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\);

-- Location: M10K_X49_Y28_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "80303F8007A043FFF8433E7C7FFFDF7FFFFEFFFFFFFFFEFFFFFFFFFFFFFF000000000007FFFFFFFF80007F8000D823FFF023D9F83FFFBF9FFFFDFFFFFFFFFF7FFFFFFFFFFFFE000000000003FFFFFFFF8000FB8C00EC07FFE107F3F29FFEFFCFFFF3FFFFFFFFFF9FFFFFFFFFFFFE000000000001FFFFFFFF8001FF8B00D20FFFC607F9E14FFCFFEFFFE7FFFFFFFFFFCFFFFFFFFFFFFE000000000001FFFFFFFF8001FF8F201863FF8807FE4B27F1FFF7FFCFFFFFFFFFFFF7FFFFFFFFFFFE000000000000FFFFFFFF8001FF9F8010F8001093FF14D3EFFFFBFF9FFFFFFFFFFFF9FFFFFFFFFFFE000000000000FFFFFFFF8001FF9FC801FFEF07F8FFC7BD9FFFFC",
	mem_init2 => "FF3FFFFFFFFFFFFCFFFFFFFFFFFE0000000000007FFFFFFFC001FF9FF003FFFE07FC0FE0DE3FFFFEFE7FFFFFFFFFFFFEFFFFFFFFFFFE0000000000007FFFFFFFC001FF97F607FFFE1FFFE7F03FFFFFFF7DFFFFFFFFFFFFFEFFFFFFFFFFFE0000000000003FFFFFFFC000FF87EE07FFFC1FFFF8F97FFFFFFFB3FFFFFFFFFFFFFEFFFFFFFFFFFC0000000000003FFFFFFFC000FF97EB03FFF09FFFFE1D3FFFFFFFC7FFFFFFFFFFFFF9FFFFFFFFFFFC0000000000003FFFFFFF80007F97DE01FFF21FFFFFC49FFFFFFFEFFFFFFFFFFFFFE7FFFFFFFFFFFC0000000000003FFFFFFF00003C8FDF00FFC13FFFFFF01FFF9FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFC0000",
	mem_init1 => "000000003FFFFFFC00003E0EFDC07F843FFFFFFC1FFE0FFFFFFFFFFFFFFFFF3FFFFFFFFFFFF80000000000007FFFFFF000001987DFC03F701FFFFFFF0FF1EFFFFFFFFFFFFFFFFCFFFFFFFFFFFFF80000000000007FFFFFF000000087FF801CFF1FFFFFFF8787E7FFFFFFFFFFFFFFF9FFFFFFFFFFFFF80000000000003FFFFFF8000002803FC001FF8FFFFFFFE43FF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFF80000000000003FFFFFFC000003800FE00FFF87FFFFFFF1FFFBFFFFFFFFFFFFFFCFFFFFFFFFFFFFF80000000004003FFFFFFCFFC0062007E01FFF83FFFFFFF9FFFBFFFFFFFFFFFFFF3FFFFFFFFFFFFFF8000000000E007FFFFFF9FFF0084801D01FFF",
	mem_init0 => "91FFFFFFFCFFFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC000000000E007FFFFFF7FFFF800C00203FFFC0FFFFFFFE7FFCFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE0000000006047FFFFFCFFFFFF03780001FFFC77FFFFFFF3FFEFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF00000000067E7FFFFF9FFFFFFF0240001FFFE73FFFFFFFBFFE7FFFFFFFFFFF8FFFFFFFFFFFFFFFFF80000000067E7FFFFF3FFFFFFFC310001FFFEFDFFFFFFFDFFF7FFFFFFFFFFE3FFFFFFFFFFFFFFFFF80000000027E7FFFFEFFFFFFFFF0D8001FFFE7EFFFFFFFEFFF3FFFFFFFFFFCFFFFFFFFFFFFFFFFFF8000000002FEFFFFFDFFFFFFFFFC24001FFFF7E3FFFFFFE7FFBFFFFFFFFFF3FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFF0000000002FEFFFFFBFFFFFFFFFF0B001FFFF7FDFFFFFFF7FFDFFFFFFFFFC7FFFFFFFFFFFFFFFFFF0000000002FEFFFFF7FFFFFFFFFF81801FFFF3FC7FFFFFFBFFDFFFFFFFFF1FFFFFFFFFFFFFFFFFFF0000000002EE7FFFEFFFFFFFFFFFE4C01FFFFBFF1FFFFFF9FFEFFFFFFFFE7FFFFFFFFFFFFFFFFFFFB0000000026F7FFFDFFFFFFFFFFFF3201FFFFBFFC7FFFFFDFFE7FFFFFFF9FFFFFFFFFFFFFFFFFFFF98000000036F7FFFBFFFFFEFFFFFF8301FFFFBFFFFFFFFFCFFF7FFFFFFE7FFFFFFFFFFFFFFFFFFFFCF000000032F7FFF7FFFC3FFFFFFFCD01FFFFBFFFFFFFFFEFFF3FFFFFF9FFFFFFFFFFFFFFFFFFFFFE00000000386FFFEFFFC",
	mem_init2 => "7FFFFFFFFF201FFFFBFFFFFFFFFF7FFBFFFFFE7FFFFFFFFFFFFFFFFFFFFFFC0000000381FFFDFF83FFFFFFFFFF801FFFF9FFFFFFFFFF7FF9FFFFF9FFFFFFFFFFFFFFFFFFFFFFFF00007C037FFFFBFEBFFFFFFFFFFFC01FFFFDFFFFFFFFFF7FFDFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF6000FF00FFFFF7FFFFFFFFFFFFFFC01FFFFDFFFFFFF03FFFFEFFFF1FFFFFFFFFFFFFFFFFFFFFFFFF7800FF01FFFFE7FFFFFFFFFFFFFFC01FFFFDFFFFFFFF033FFEFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFBFCCFF07FFFFEFFFFFFFFFFFFFFFF01FFFFDFFFFFFFFFF3FFF7FF1FFFFFFFFFFFFFFFFFFFFFFFFFF9FE0FE1FFFFFDFFFFFFFFFFFFFFFFE9FFFFDFFFFFFFFFF87FF",
	mem_init1 => "7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF800FFFFFFBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF81FFBE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE3F3FFFFFFFF3FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFF007F91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF3FFFFFFF7FFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF3FFFFFF93FFFFF3FFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFDFFFFFFFFFFE1FFFFFFDBFFFFE7FFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF7FFFFFFE9FFFFFFEBFFFFCFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFBFFFFFFE1FFFFFFE9FFFFDFFF00FFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC0FFFFEFE9FFFF9FFEFE3FFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC0FFFFE3CDFFFF3FFCFF8FFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF1FFFFFFFC0FFFFE03DFFFF7FFDFFE7FFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFFFFFFFFC0FBFFE03CFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFEFFFFFFFFF73FFFFE40000000300047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFBFFF3FFFFF84000000300071FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFC7FF1FFFFFC000000030003C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF1FF0FFFFFE300000030007E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF87E03FFFFF880000030003F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFB1E08FFFFFC40000030007FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFBCE343FFFFE0000003",
	mem_init2 => "0003FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF7E45D1FFFFF80000030003FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE7F87A87FFFFC0000000003FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFCFF87CE3FFFFE0000000003FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF9FF9BF90FFFFF8B80000003FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFE3FF9BE773FFFFC000000003FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFCFFF8FD9C1FFFFE000000003FFDFCFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFF9FFFFFFF1FFF8FF7AC7FFFF000000001FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFE7FFF85BEEA3FFFFC000000003FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFDFFFF807FDF1FFFFC000000000FFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF3FFFF81B9FF87FFFE00000000037BF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFE7FFFF804FFFC3FFFF000000000007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFF9FFFFF8027FFE8FFFF824F0000007FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFF3FFFFF",
	mem_init0 => "800FFFF07FFFC2FFA000007FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFE7FFFFF80C37FF63FFFE7FFF000003FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFCFFFFFF80C1FFED9FFFE1FFF800001BFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFF9FFFFFF80D85FFF87FFF2BFEC00000FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFF3FFFFFF80D81BFF63FFF0A6FC000007FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFE7FFFFFF80DC0B73D3FFF95FFE000007FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFCFFFFFFF80DFC7DEE1FFFC107F000003FFEFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y29_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFF9FFFFFFF80BFE0E601FFFE001F000001FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFF3FFFFFFF80BFF98000FFF8000FC007F1FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFE7FFFFFFF80BFFC4000FE01FC3FC03FF9FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFC7FFFFFFF819FFE0004703FFF1FC07FE1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FF87FFFFFFF83DFFF0008003FFF8FC03FFCFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FF87FFFFFFF83DFFF8090001FFFC9E07FF8FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "80000FF03FFFFFFF87DFFFC0400007FFE5E07FFC7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007E03FFFFFFF87CFFFE1000003FFF1C07FEE3E7FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFF8FCFFFF6000003FFF1C0FFEA3CFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFF8FC7FFF0000001FFF8C07FFA39FFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFF8FC3FFFA000029FFF8C07FDE33FFFFFFFFFFFFFCFBFFFFFFFFFFFFFFFFFFFFFE00000000FFFFFFFF9FC1FFF90040D4FFFCC07FFE0FFFFFFFFFFFFFF9FCFFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFF9FC0FFF805FFFCFF",
	mem_init1 => "FCC47FFD1FFFFFFFFFFFFFF3FE7FFFFFFFFFFFFFFFFFFFF000000003FFFFFFFF9FE0FFFA437FFCFFFC407FFE3FFFFFFFFFFFFFE7FF3FFFFFFFFFFFFFFFFFFFE000000007FFFFFFFF9FE07FF884FFFC7FFC625FCE3FFFFFFFFFFFFFDFFF9FFFFFFFFFFFFFFFFFFF8000000007FFFFFFFF9FE03FFC01FFFC7FFC427FF83FFFFFFFFFFFFF9FFFEFFFFFFFFFFFFFFFFFFF000000000FFFFFFFFF9FE01FFE037FFE7FFE40FF083FFFFFFFFFFFFF3FFFF7FFFFFFFFFFFFFFFFFE000000000FFFFFFFFF8FE00FFC017FFA7FFE485DC3BFFFFFFFFFFFFE7FFFF9FFFFFFFFFFFFFFFFFC000000001FFFFFFFFF8FE007FC00FFFE7FFEC07F07BFFFFFFFFFFFFCFFFFFCFFFF",
	mem_init0 => "FFFFFFFFFFFFF8000000003FFFFFFFFF8FE003F8003FFE7FFC80E41FBFFFFFFFFFFFF9FFFFFE7FFFFFFFFFFFFFFFF0000000003FFFFFFFFF87E003F8007FF47FFC08E07FBFFFFFFFFFFFF3FFFFFF3FFFFFFFFFFFFFFFE0000000003FFFFFFFFF87E001F0000FDC7FFC0801FE7FFFFFFFFFFFE7FFFFFFDFFFFFFFFFFFFFFFE0000000001FFFFFFFFF83F000E00D1BFCFFFD100FF8FFFFFFFFFFFFDFFFFFFFE7FFFFFFFFFFFFFFC0000000001FFFFFFFFF81F000001F06E8FFFC303FE7FFFFF8FFFFFF9FFFFFFFF3FFFFFFFFFFFFFF80000000000FFFFFFFFF807003000E4391FFF8287F9EFFFFEEFFFFFF3FFFFFFFF9FFFFFFFFFFFFFF000000000007FFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: MLABCELL_X47_Y27_N12
\data|colour|Mux1~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~11_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- \data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( \data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a13~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	combout => \data|colour|Mux1~11_combout\);

-- Location: M10K_X41_Y23_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000007FFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFE7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFE3FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFE1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFFFE0FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFE07FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000007FFFFE03FDFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFF01FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFF00FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFF007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFF003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFF001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFC0000000000001FFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FE7FFDFF81FFF802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFC0FBFFE03EFFFCFFFBFF80FFFC0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF9FFFFFFFC07BFFE01E7FFDFFFBFF007FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF9FFFBFFFC07BFFE00E7FFDFFFBEF000FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF2FFF3FFFC07BFFE0003FFBFFFBFC007FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0FFE3FFFC07BFFE0063FF3FFFBF001FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF0FFC3FFFE073FFE0061FF7FFF80003FFFFFFBFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFC00FF0FF83FFFE073FFE0001FF7FFF80007FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FF0FF83FFFE673FFE0000FE7FFF8000FFFF03FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FF0FF03FFFE667FFE0000FEFFFF8000FFFE01FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FF07F03EFBEF67FFE00007EFFFF8001FFFC00FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF07E038FBEF67FFC00003CFFFF8001FFF800FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000DE07C02079F64FFF800003C7FFFC007FFF800FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000DF0FC0",
	mem_init1 => "3839F60FFF800001C1FFFCFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001CF0580300CF21FEF000000C0FFF9FFFFFF8707FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000CF05802000387FFE000000007FFBFFE3FF8F87FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001EF290020C0003FFC000000003FF7FFC3FF8F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001EF700000F0070078000000003FF7FFCFFFCF8FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001EF600000F0FFFE00000000001FFFFFFFFFC71FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001E76000008FFFFFF8000000001FFFFFFFFFE03F",
	mem_init0 => "FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001E76000003FFFFFFE000000000FFFFFFFFFF87FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001E3200003FFFFFFFF000000000FFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001F3840007FFFFFFFF000000000FFFFFFFFFFFFFFEC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001F08C003FFFFFFFFC000000000FFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FC1800FFFFFFFFF8000000000FF8FFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FE1803FFFFFFFFC0000000000FF01FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y32_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFF8001FC380FFFFFFFFF00000000000FE01FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001F8303FFFFFFFFC00000000000FC00FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F0E1FFFFFFFFF000000000001F8007FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003C00FFFFFFFFFE00000000000BF8007FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003001FFFFFFFFF8000000000003F81E7FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFF1FF800203FFFFFFFFFE0000000000007F81E7FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFE701C0007FFFFFFFFFFC0000000000",
	mem_init2 => "007F83E7FFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFCFF800FFFFFFFFFFFFE00000000000007FC1E7FFFFFFFFF7FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF800000000000003FC0CFFFFFFFFFF7FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFE000000000000003FE00FFFFFFFFFEFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF8000000000000001FF03FFFFFFFFFC7FFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFE0000000000000000FFFFFFFFFFFFFD1FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFBC7FFFFF8003FFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFE00000000000000000FFFFFFFFFFFFF7F8FFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFF000000000000000000FFFFFFFFFFFFEFFF1FFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF8000000000000000000BFFFFFFFFFFFDFFFC3FFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFC0000000000000000000BFFFFFFFFFFFBFFFF83FFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFE00000000000000000000DFFFFFFFFFFF7FFFFF87FC0000FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFF0000000000000000000000EFFFFFFFFFFCFFFFFFF07C00007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
	mem_init0 => "0000FFC000000000000EFFFFFFFFFF9FFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFC000000000000F3FFFFFFFFF7FFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFC000000000000F9FFFFFFFFCFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFC000000000000FCFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFC000000000000FE7FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFF8000000000000FF3FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFF8000000000000FFAFFFFF8FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y23_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFF8000000000000FFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0002000007FFF8000000000000FF7FF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000700000FFFF8000000000000FF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F00000FFFF0000000000000FF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF00001FFFF0000000000000FF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF80001FFFE0000000000000FF7FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFE00FFC0003FFFE0000000000000FEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FC0007FFFE0000000000000FEFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FE000FFFFC0000000000000FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF001FFFF80000000000000FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC07FFFF80000000000000FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFF00000000000000FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFE00000000000",
	mem_init1 => "000FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFC00000000000000FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFF800000000000001FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFF800000000000001FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFE000000000000001FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFC000000000000001FEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFF8000000000000003FEFFFF7FFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFE0000000000000003FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFF80000000000000007FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFC00000000000000007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001C00000000000000000FFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y27_N12
\data|colour|Mux1~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~10_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) ) ) ) # ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1)) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\)))) ) ) ) # ( \data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & 
-- \data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & \data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \data|colour|Mux1~10_combout\);

-- Location: LABCELL_X43_Y27_N18
\data|colour|Mux1~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~16_combout\ = ( \data|colour|Mux1~11_combout\ & ( \data|colour|Mux1~10_combout\ & ( ((!\data|colour|Mux0~21_combout\ & (!\data|colour|Mux1~15_combout\)) # (\data|colour|Mux0~21_combout\ & 
-- ((\data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)))) # (\data|colour|Mux0~22_combout\) ) ) ) # ( !\data|colour|Mux1~11_combout\ & ( \data|colour|Mux1~10_combout\ & ( (!\data|colour|Mux0~21_combout\ & 
-- (((!\data|colour|Mux1~15_combout\)) # (\data|colour|Mux0~22_combout\))) # (\data|colour|Mux0~21_combout\ & (!\data|colour|Mux0~22_combout\ & ((\data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)))) ) ) ) # ( 
-- \data|colour|Mux1~11_combout\ & ( !\data|colour|Mux1~10_combout\ & ( (!\data|colour|Mux0~21_combout\ & (!\data|colour|Mux0~22_combout\ & (!\data|colour|Mux1~15_combout\))) # (\data|colour|Mux0~21_combout\ & 
-- (((\data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\)) # (\data|colour|Mux0~22_combout\))) ) ) ) # ( !\data|colour|Mux1~11_combout\ & ( !\data|colour|Mux1~10_combout\ & ( (!\data|colour|Mux0~22_combout\ & 
-- ((!\data|colour|Mux0~21_combout\ & (!\data|colour|Mux1~15_combout\)) # (\data|colour|Mux0~21_combout\ & ((\data|win|win|altsyncram_component|auto_generated|mux2|l3_w1_n1_mux_dataout~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011000100100100011101010110100010111001101011001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~21_combout\,
	datab => \data|colour|ALT_INV_Mux0~22_combout\,
	datac => \data|colour|ALT_INV_Mux1~15_combout\,
	datad => \data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n1_mux_dataout~0_combout\,
	datae => \data|colour|ALT_INV_Mux1~11_combout\,
	dataf => \data|colour|ALT_INV_Mux1~10_combout\,
	combout => \data|colour|Mux1~16_combout\);

-- Location: MLABCELL_X25_Y29_N30
\data|colour|Mux1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux1~17_combout\ = ( \data|colour|Mux1~16_combout\ & ( \data|colour|Mux0~24_combout\ & ( (!\data|colour|Mux0~25_combout\ & (\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(1))) # (\data|colour|Mux0~25_combout\ & 
-- ((\data|colour|Mux1~9_combout\))) ) ) ) # ( !\data|colour|Mux1~16_combout\ & ( \data|colour|Mux0~24_combout\ & ( (!\data|colour|Mux0~25_combout\ & (\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(1))) # 
-- (\data|colour|Mux0~25_combout\ & ((\data|colour|Mux1~9_combout\))) ) ) ) # ( \data|colour|Mux1~16_combout\ & ( !\data|colour|Mux0~24_combout\ & ( (!\data|colour|Mux1~2_combout\) # (\data|colour|Mux0~25_combout\) ) ) ) # ( !\data|colour|Mux1~16_combout\ & 
-- ( !\data|colour|Mux0~24_combout\ & ( (!\data|colour|Mux1~2_combout\ & !\data|colour|Mux0~25_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100001111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datab => \data|colour|ALT_INV_Mux1~9_combout\,
	datac => \data|colour|ALT_INV_Mux1~2_combout\,
	datad => \data|colour|ALT_INV_Mux0~25_combout\,
	datae => \data|colour|ALT_INV_Mux1~16_combout\,
	dataf => \data|colour|ALT_INV_Mux0~24_combout\,
	combout => \data|colour|Mux1~17_combout\);

-- Location: M10K_X14_Y30_N0
\VGA|VideoMemory|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y33_N57
\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\ = ( \VGA|user_input_translator|Add1~5_sumout\ & ( (!\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|writeEn~combout\ & (!\VGA|user_input_translator|Add1~13_sumout\ & 
-- !\VGA|user_input_translator|Add1~9_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|ALT_INV_writeEn~combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\);

-- Location: MLABCELL_X15_Y29_N57
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w\(3) = ( \VGA|controller|controller_translator|Add1~5_sumout\ & ( (!\VGA|controller|controller_translator|Add1~9_sumout\ & (!\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w\(3));

-- Location: M10K_X5_Y33_N0
\VGA|VideoMemory|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N9
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # (\VGA|VideoMemory|auto_generated|ram_block1a29\) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout\ & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & \VGA|VideoMemory|auto_generated|ram_block1a29\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a29\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a26~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\);

-- Location: FF_X15_Y29_N52
\VGA|VideoMemory|auto_generated|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~13_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(2));

-- Location: FF_X18_Y29_N41
\VGA|VideoMemory|auto_generated|out_address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(2));

-- Location: LABCELL_X13_Y31_N0
\VGA|VideoMemory|auto_generated|decode2|w_anode353w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|writeEn~combout\ & (\VGA|user_input_translator|Add1~9_sumout\ & (!\VGA|user_input_translator|Add1~1_sumout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3));

-- Location: MLABCELL_X15_Y29_N48
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout\ = ( !\VGA|controller|controller_translator|Add1~13_sumout\ & ( (!\VGA|controller|controller_translator|Add1~1_sumout\ & (\VGA|controller|controller_translator|Add1~9_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~5_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000000000000000000001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datad => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout\);

-- Location: M10K_X14_Y31_N0
\VGA|VideoMemory|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus\);

-- Location: LABCELL_X12_Y31_N48
\VGA|VideoMemory|auto_generated|decode2|w_anode363w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|user_input_translator|Add1~1_sumout\ & (\VGA|writeEn~combout\ & (\VGA|user_input_translator|Add1~9_sumout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datab => \VGA|ALT_INV_writeEn~combout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3));

-- Location: LABCELL_X16_Y29_N48
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout\ = ( \VGA|controller|controller_translator|Add1~1_sumout\ & ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( (\VGA|controller|controller_translator|Add1~9_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~13_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout\);

-- Location: M10K_X26_Y29_N0
\VGA|VideoMemory|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus\);

-- Location: LABCELL_X13_Y35_N48
\VGA|VideoMemory|auto_generated|decode2|w_anode343w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|writeEn~combout\ & (\VGA|user_input_translator|Add1~1_sumout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3));

-- Location: MLABCELL_X15_Y29_N54
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout\ = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( (!\VGA|controller|controller_translator|Add1~9_sumout\ & (\VGA|controller|controller_translator|Add1~1_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datab => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout\);

-- Location: M10K_X14_Y35_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: LABCELL_X13_Y31_N18
\VGA|VideoMemory|auto_generated|decode2|w_anode326w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3) = ( !\VGA|user_input_translator|Add1~5_sumout\ & ( (\VGA|writeEn~combout\ & (!\VGA|user_input_translator|Add1~9_sumout\ & (!\VGA|user_input_translator|Add1~1_sumout\ & 
-- !\VGA|user_input_translator|Add1~13_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|ALT_INV_writeEn~combout\,
	datab => \VGA|user_input_translator|ALT_INV_Add1~9_sumout\,
	datac => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	datad => \VGA|user_input_translator|ALT_INV_Add1~13_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3));

-- Location: LABCELL_X16_Y29_N57
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w\(3) = ( !\VGA|controller|controller_translator|Add1~1_sumout\ & ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( (!\VGA|controller|controller_translator|Add1~13_sumout\ & 
-- !\VGA|controller|controller_translator|Add1~9_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~13_sumout\,
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~9_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w\(3));

-- Location: M10K_X14_Y29_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N0
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ 
-- & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout\)) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout\ & 
-- \VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a11~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X16_Y29_N33
\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout\ = ( \VGA|controller|controller_translator|Add1~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout\);

-- Location: FF_X16_Y29_N34
\VGA|VideoMemory|auto_generated|address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(3));

-- Location: FF_X17_Y29_N37
\VGA|VideoMemory|auto_generated|out_address_reg_b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(3));

-- Location: LABCELL_X18_Y29_N51
\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\ = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( 
-- (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ & (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1))) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout\ & 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & 
-- ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2)) # (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout\ & ( 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout\ & \VGA|VideoMemory|auto_generated|out_address_reg_b\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~2_combout\,
	datab => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~0_combout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datae => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w2_n0_mux_dataout~1_combout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout\);

-- Location: M10K_X14_Y36_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\VGA|VideoMemory|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N24
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ 
-- & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout\))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( 
-- (\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a10~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\);

-- Location: M10K_X5_Y34_N0
\VGA|VideoMemory|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus\);

-- Location: FF_X18_Y29_N49
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y33_N27
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ & ( \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout\ ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q\ & ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a25~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a28~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b[0]~DUPLICATE_q\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y32_N0
\VGA|VideoMemory|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y35_N0
\VGA|VideoMemory|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y34_N0
\VGA|VideoMemory|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y35_N0
\VGA|VideoMemory|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N42
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout\) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\)) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout\))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a16~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a13~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a19~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a22~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X18_Y29_N12
\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\ = ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\)) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout\)) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( 
-- (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(2)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout\ & ( 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2),
	datac => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~1_combout\,
	datad => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~0_combout\,
	datae => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w1_n0_mux_dataout~2_combout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout\);

-- Location: M10K_X41_Y39_N0
\data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007C000000000000000000000000000000003E000000000000000000000000000000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFF007F003FFFFFFFFFFFFFFFFFFFFFFFFFFF803FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF",
	mem_init0 => "81FFFFFFFFFFFFFFFFFFFF80000003C07FC0FFFFFFFFFFFFFFFFFFFFC0000001E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF00000000000000000000000000000780FF800000000000000000000000000003C07FC00000000000000000000000000001E03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF81FFFFFFFFFFFFFFFFFFFF80000003C07FC0FFFFFFFFFFFFFFFFFFFFC0000001E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF03FFFFFFFFFFFFFFFFFFFF0000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawHP:meowth_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5069,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|meowth_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000007C000000000000000000000000000000003E000000000000000000000000000000001FE007FFFFFFFFFFFFFFFFFFFFFFFFFFF007F003FFFFFFFFFFFFFFFFFFFFFFFFFFF803FF81FFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF",
	mem_init0 => "81FFFFFFFFFFFFFFFFFFFF80000003C07FC0FFFFFFFFFFFFFFFFFFFFC0000001E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF00000000000000000000000000000780FF800000000000000000000000000003C07FC00000000000000000000000000001E03FE00000000000000000000000000000F01FF00000000000000000000000000000780FF81FFFFFFFFFFFFFFFFFFFF80000003C07FC0FFFFFFFFFFFFFFFFFFFFC0000001E03FE07FFFFFFFFFFFFFFFFFFFE0000000F01FF03FFFFFFFFFFFFFFFFFFFF0000000780FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawHP:pikachu_HP|HP5069x3:HP|altsyncram:altsyncram_component|altsyncram_2qr1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5069,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555540001555555000155555555555555544001155550100115555555555555551001405540140045555555555555555101540004150005555555555555555540154000150005555555555555555555405000001555555555555555555555400000000555555555555555555555000000000155555555555555555555110000000015",
	mem_init2 => "01555555555555555511100000110400055555555555555511015000111000045555555555555511055400115500000015555555555540055540115540100001555555555550015550011550500051155555555551000550011550550114455555555554000450001050154155515555555555010440050100105415515555555555401400054040004150015555555555511000055000001515555555555555550000054000000051540555555555554400054000000005005555555555555440014015400001500055555555555545015105100015140555555555555554005141440004551555555555555555401400510001144555555555555555500000",
	mem_init1 => "05000145115555555555555550000000000005100555555555555554000000000004140015555555555555000000001505545055555555555555000000000001541541555555555555400000000554100155555555555555500000000000000055555555555555500000000055400015555555555555540000000000000001555555555555550545001111500000555555555555554155445445011000155555555555555455545511554440055555555555555541505551555115055555555555555555015555555515555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/meowth/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth3843x3:meowth|altsyncram:altsyncram_component|altsyncram_vgs1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3843,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y40_N0
\data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007F1FF07FFFFFFFF001FB8F81FFFFFFFFC00FE73EC7FFFFFFFF007FC0F81FFFFFFFFC01",
	mem_init1 => "FF21C8FFFFFFFFF007FE4713FFFFFFFFC01FFA1CAFFFFFFFFF007FE4713FFFFFFFFC00FFA1C0FFFFFFFFF003FF7AE3FFFFFFFFC00FFDEBDFFFFFFFFF801FF6AF7FFFFFFFFE007FD67DFFFFFFFFF801FF69F7FFFFFFFFE007FD67BFFFFFFFFF802FF01EFFFFFFFFFE23BE00FBFFFFFFFFF886F003EFFFFFFE3FE01B800FBFFFFFE01F806E83FEFFFFFF003EE03C3FF7FFFFF8007BFEF17FDFFFFFC001F5FBC9FF7FFFFF01E7DBEF8039FFFFF80FFFBFBE06EFFFFFE03FFE0DFC001FFFFF80FFE1C7F1980FFFFE03FC60BFC63FBFFFF00FE47AFF877EFFFFC03F02E1FE7E5BFFFF007C4D83F5FEEFFFFC01F0360FBBFCBFFFF00390D83DF1DEFFFFE00606E1EF82",
	mem_init0 => "F7FFFF8006070E3D07DFFFFE001819FBEE1F7FFFFC00160FEF3E3BFFFFF0001938BD0015FFFFC000036067196BFFFF801006C05819EFFFFE00000DE7E0B7DFFFF80181F73B87DF7FFFF0000EB86C9F7DFFFFC00732DEB6B5EFFFFF8010EAFAC657BFFFFF0003C3EB081EFFFFFC0009C77450FFFFFFF8000203D907DFFFFFF000003F7F1F7FFFFFE00504FDFFFBFFFFFFC000D7F7FFEFFFFFFF80003FEFFFFFFFFFFF8001FFC3FDFFFFFFFF801FFFE7CFFFFFFFFFC3FFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team rocket/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeamRocket:team_rocket|teamrocket4970x3:teamrocket|altsyncram:altsyncram_component|altsyncram_tus1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 4970,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFF80000000000009FFFFFFFFFFFFFFFFFFFFFE3FF000000000000027FFCCC33FC7C733F330E60C03C00000000000009FFF82641",
	mem_init1 => "F9F9CCFE0999938E7000000000000027FFE0F939E7E733FC3E664E3DC00000000000009FFF3364E404040FCCD9993BF7000000000000027FFDCC3C7E7E7B3F730E64EFDC00000000000009FFFF3FFFF9F9E1FFCFFFFF8C7000000000000027FFFFFFFFFFFFCFFFFFE7FF03C00000000000009FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000027FFFFFFFFFFFFFFFFFFFFFFFFC00000000000009FFFFFFF064CC33F3FE39E3E3F000000000000027FFFFFF",
	mem_init0 => "FD982641CFFCE67307C00000000000009FFFFFFF8660F9393FF399CC9F000000000000027FFFFFFDD93264E4FE0278E73C00000000000009FFFFFFF8E5CC3C73FF39FF3E7000000000000027FFFFFFFF9F3FFE01FCE7FCF9C00000000000009FFFFFFFFFFFFFFFFFFFFFFFFF000000000000027FFFFFFFFFFFFFFFFFFFFFFFFF80000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFF80000000000009FFFFFFFFFFFFFFFFFFFFFFFFF000000000000027FF998719CE0F208199C339E7C00000000000009FFF04",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/attack menu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|Menu|testCount|out\(13),
	portadatain => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y6_N0
\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "CBA737FCFA766664E79F000000000000027FFC1F2E9CDFF309D899939E7C00000000000009FFE66CC703820BA070666079F000000000000027FFB987FFCFEFF19FFFFFF9E7C00000000000009FFFE7FFFF307FFE7FFFFFE607000000000000027FFFFFFFFFFFFFFFFFFFFFFFFC00000000000009FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFA7FFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFF001001FFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00004FFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFE9FFFFFFFFFFF80000000000FFFFFFC00001FFFFA7FFFFFFFFFF000000000003FFFFFF0000007FFE9FFFFFFFFFFC00000000000FFFFFFE000000FFFA7FFFFFFFFFF000000000003FFFFFFC000001FFE9FFFFFFFFFFC00000000000FFFFFFF800000FFFA7FFFFFFFFFF000000000003FFFFFFE000FFFFFE9FFFFFFFFFFC00000000000FFFFFFF8007FFFFFA7FFFFFFFFFF000000000003FFFFFFC207FFFFFE9FFFFFFFFFFC00000000000FFFFFFF3C3FFFFFFA7FFFFFFFFFFE00000000003FFFFFFFE1FFFFFFE9FF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8043FFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE010FFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFE80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000080000000000000000000000000000000000000020",
	mem_init0 => "00000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/attack menu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawAttackMenu:Menu|attackmenu13430x3:attackmenu|altsyncram:altsyncram_component|altsyncram_30t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|Menu|testCount|ALT_INV_out\(13),
	portadatain => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y6_N12
\data|colour|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~0_combout\ = ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ ) ) # ( 
-- !\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0) 
-- ) ) ) # ( \data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\data|Menu|attackmenu|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \data|Menu|attackmenu|altsyncram_component|auto_generated|address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \data|Menu|attackmenu|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \data|colour|Mux2~0_combout\);

-- Location: M10K_X38_Y40_N0
\data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000001555555555500001500000000000000055555554000000154000000000000001555555450550001400000000000000155555551155540500000000000000005555555514",
	mem_init2 => "15511500000000000000055555555450555054000000000000001555555551140401540000000000000155555555415400114050000000000005555555550140005415550000000001555555555400000040155540000000155555555554000000001555500000005555555555400050000015555400000555555555551401540005015555540055555555555455015100155155555551555555555554545014005550555555155555555555540555540555405555545555555555555555555401540015554555555555555555555540015005155455555555555555555555000540145551555555555555555550000005015455155555555555555555150000",
	mem_init1 => "00005501555555555555555551550000000401555555555555555555155400000005555555555555555555515554000000055555555555555555551555500000000555555555555555555455555000000015555555555555555551555440000000155555555555555555515551000000005555555555555555554500450000000005555555555555555400001000000000000555555555555550000000000000000015555555555555400000000000000000555555555555540000000000000000055555555555554000000000000000015555555555555500500000000000005555555555555554154000000000001555555555555555501500000000000055",
	mem_init0 => "55555555555555501400000000000155555555555555555050000000000005555555555555555541400000000000155555555555555555154000000000015555555555555555545500000000000555555555555555555155400000000015555555555555555551554000000001555555555555555555455500000000055555555555555555554555400000005555555555555555555541555400000555555555555555555555500555554155555555555555555555555540000055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/trainer graphic/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTrainer:trainer|trainer3717x3:trainer|altsyncram:altsyncram_component|altsyncram_ubt1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3717,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|trainer|trainer|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y32_N18
\data|colour|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~1_combout\ = ( \data|colour|Mux2~0_combout\ & ( \data|trainer|trainer|altsyncram_component|auto_generated|q_a\(0) & ( (!\control|WideOr58~combout\ & (((\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(0))) # 
-- (\control|WideOr59~combout\))) # (\control|WideOr58~combout\ & ((!\control|WideOr59~combout\) # ((\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( !\data|colour|Mux2~0_combout\ & ( 
-- \data|trainer|trainer|altsyncram_component|auto_generated|q_a\(0) & ( (!\control|WideOr58~combout\ & (!\control|WideOr59~combout\ & (\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(0)))) # (\control|WideOr58~combout\ & 
-- ((!\control|WideOr59~combout\) # ((\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( \data|colour|Mux2~0_combout\ & ( !\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(0) & ( (!\control|WideOr58~combout\ 
-- & (((\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(0))) # (\control|WideOr59~combout\))) # (\control|WideOr58~combout\ & (\control|WideOr59~combout\ & 
-- ((\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( !\data|colour|Mux2~0_combout\ & ( !\data|trainer|trainer|altsyncram_component|auto_generated|q_a\(0) & ( (!\control|WideOr58~combout\ & (!\control|WideOr59~combout\ & 
-- (\data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|q_a\(0)))) # (\control|WideOr58~combout\ & (\control|WideOr59~combout\ & ((\data|team_rocket|teamrocket|altsyncram_component|auto_generated|q_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001001010100011101101001100010111010110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr58~combout\,
	datab => \control|ALT_INV_WideOr59~combout\,
	datac => \data|enemy_attack|draw_meowth|meowth|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \data|team_rocket|teamrocket|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \data|colour|ALT_INV_Mux2~0_combout\,
	dataf => \data|trainer|trainer|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \data|colour|Mux2~1_combout\);

-- Location: LABCELL_X42_Y32_N24
\data|colour|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~2_combout\ = ( \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(0) & ( \data|colour|Mux2~1_combout\ & ( (!\control|WideOr58~combout\ & (\control|WideOr59~combout\ & 
-- (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(0) & \control|WideOr57~combout\))) ) ) ) # ( !\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(0) & ( \data|colour|Mux2~1_combout\ & ( (!\control|WideOr58~combout\ & 
-- (\control|WideOr57~combout\ & ((!\control|WideOr59~combout\) # (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( \data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(0) & ( !\data|colour|Mux2~1_combout\ & ( 
-- (!\control|WideOr57~combout\) # ((!\control|WideOr58~combout\ & (\control|WideOr59~combout\ & !\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( !\data|pikachu_HP|HP|altsyncram_component|auto_generated|q_a\(0) & ( 
-- !\data|colour|Mux2~1_combout\ & ( (!\control|WideOr57~combout\) # ((!\control|WideOr58~combout\ & ((!\control|WideOr59~combout\) # (!\data|meowth_HP|HP|altsyncram_component|auto_generated|q_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101000111111110010000000000000101010000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \control|ALT_INV_WideOr58~combout\,
	datab => \control|ALT_INV_WideOr59~combout\,
	datac => \data|meowth_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datad => \control|ALT_INV_WideOr57~combout\,
	datae => \data|pikachu_HP|HP|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \data|colour|ALT_INV_Mux2~1_combout\,
	combout => \data|colour|Mux2~2_combout\);

-- Location: M10K_X41_Y28_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555005551555551515455555554000015555555515540010555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555010055155555151545555555000000155555541554401055555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555415550505555515154555555000000001555554",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|testCount|Equal0~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y30_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7D85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF83FF77BFE000003FEFD81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFF1FF77FFC000001FCFD81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFC7F77BF0000000FCFB01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE3F77BC00000001CFB03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF8FF738000000009FA03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFC6E720000000001F603FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFE0EF00000000001F603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFE786F00000000001E603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF7E0E00000000001E407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF3F0C00000000003E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFC3F6000000000003E007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFDFDE000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF",
	mem_init1 => "9FFC000000000003C007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF1FF8100000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFF5BC3800000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF7FE3F00000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF2DCCF00000000003C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF1B9E7C0000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF9F3F9E0000000003800FFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFDB63FCF0000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFD967FF38000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFE8CFFF8F000000003800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFEECFFFE7800000003000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFED9FFFF3C000000030007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFBE9FFFFDE000000030001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y27_N0
\data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2) & ( 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0)) # (\data|win|win|altsyncram_component|auto_generated|ram_block1a27~portadataout\))) ) ) ) # ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\data|win|win|altsyncram_component|auto_generated|address_reg_a\(2) & ( (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & \data|win|win|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100100010001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\);

-- Location: M10K_X58_Y26_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF002BFFF9FFFFFFF80FFE3FFC1FFFE01FFC00FF1FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001BFFF3FFFFFFF80BFF9FC00FFFC003FE07FF97FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0017FFE7FFFFFFF81BFFCF004FF03FE7FE07FF9DFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFC7FFFFFFF81DFFF0016703FFF3FE0FFFDBFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FF87FFFFFFF83DFFF803E003FFF9FE0FFFCDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800013F83FFFFFFF87DFFFC0F8001FFFCFE0FFFEFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "80000DF03FFFFFFF87DFFFC1E0000FFFEFE0FFFE6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800006603FFFFFFF8FCFFFE7C00007FFF7E0FFFF3E7FFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFF8FCFFFF7000003FFF3F0FFFF3CFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFF8FC7FFFE000019FFFBF0FFFF19FFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFF9FC3FFFA003FFDFFF9E6FFFF33FFFFFFFFFFFFFCF1FFFFFFFFFFFFFFFFFFFFFE00000001FFFFFFFF9FC1FFFB0FFFFCFFFDE6FFFF0FFFFFFFFFFFFFF9F8FFFFFFFFFFFFFFFFFFFFF800000001FFFFFFFF9FE0FFFB9FFFFEFF",
	mem_init1 => "FCE6FFFF9FFFFFFFFFFFFFF31C7FFFFFFFFFFFFFFFFFFFF000000003FFFFFFFF9FE0FFFBDFFFFEFFFCE6FFFFBFFFFFFFFFFFFFE78F3FFFFFFFFFFFFFFFFFFFE000000007FFFFFFFF9FE07FF8CFFFFE7FFCE6FFFF3FFFFFFFFFFFFFC5839FFFFFFFFFFFFFFFFFFFC000000007FFFFFFFF9FE03FFE07FFFE7FFEE6FFFF3FFFFFFFFFFFFF8CD6C7FFFFFFFFFFFFFFFFFF000000000FFFFFFFFF9FE01FFE03FFFF7FFEEEFFFC3FFFFFFFFFFFFF32C2E3FFFFFFFFFFFFFFFFFE000000000FFFFFFFFF9FE00FFC03FFFF7FFECCFFF3FFFFFFFFFFFFFE70ED91FFFFFFFFFFFFFFFFFC000000001FFFFFFFFF8FE007FC01FFFF7FFECCFF87BFFFFFFFFFFFFCE0FCD0FFFF",
	mem_init0 => "FFFFFFFFFFFFF8000000003FFFFFFFFF8FE003F800FFFF7FFEDDFF1FBFFFFFFFFFFFF9E7DB0E7FFFFFFFFFFFFFFFF0000000003FFFFFFFFF8FE003F8007FFE7FFC9DFCFFBFFFFFFFFFFFF349EF1B3FFFFFFFFFFFFFFFE0000000003FFFFFFFFF87E001F07E3FFEFFFCB9E3FE7FFFFFFFFFFFE681FC0F9FFFFFFFFFFFFFFFE0000000001FFFFFFFFF83F000E07F9FFEFFFD388FF9FFFFFFFFFFFFCF01E01147FFFFFFFFFFFFFFC0000000001FFFFFFFFF81F000003FCFFCFFFD787FE7FFFFF8FFFFFF8F01E000E3FFFFFFFFFFFFFF80000000000FFFFFFFFF80F003001FE7F9FFF8787F9EFFFFE47FFFFF3780C00479FFFFFFFFFFFFFF000000000007FFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFF8000000002FEFFFFFBFFFFFFFFFF01000F073048FF003873FF8C8000002707FFFFFFFFFFFFFFFFFF0000008002FEFFFFE7FFFFFFFFFF81800E0730083F002833FFCF407FC00E1FFFFFFFFFFFFFFFFFFF0000000002EE7FFFEFFFFFFFFFFFE0C00E00E20009863019FFCF00FFC83C7FFFFFFFFFFFFFFFFFFFB0000000026E7FFFDFFFFFFFFFFFF0200C30F08303206029FFE600DFF061FFFFFFFFFFFFFFFFFFFF98000000036F7FFFBFFFFC03FFFFF8100C30F801C0C07824FFF31FB01F83FFFFFFFFFFFFFFFFFFFFCF000000032F7FFF7FFFC1FFFFFFFC100E70F901FF1E70F4FFF33F001F0FFFFFFFFFFFFFFFFFFFFFE00000000386FFFEFFFC",
	mem_init2 => "3FFFFFFFFE200E70F961F3F010FE7FF97F003C3FFFFFFFFFFFFFFFFFFFFFFC0000000381FFFDFF81FFFFFFFFFF800C70F8F1F60007FA7FF9FE00E1FFFFFFFFFFFFFFFFFFFFFFFF00007C033FFFFBFE1FFFFFFFFFFF800870D8CFD80000EF3FFCFC2783FFFFFFFFFFFFFFFFFFFFFFFF6000FF00FFFFF7FEFFFFFFEFFFFFC00A70F1F1000000033FFCF87E1FFFFFFFFFFFFFFFFFFFFFFFFF7800FF01FFFFE7FFFFFFFF8FFFFFC00CB0C9F0000000003FFE49F87FFFFFFFFFFFFFFFFFFFFFFFFFBFCCFF07FFFFEFFFFFFFFFFFFFFFE00CF0C9E0000001D01FFE67E1FFFFFFFFFFFFFFFFFFFFFFFFFF9FE0FE1FFFFFDFFFFFFFFFFFFFFFF00CF089E0000700F707FF",
	mem_init1 => "3F87FFFFFFFFFFFFFFFFFFFFFFFFFFCFF800FFFFFFBFFFFFFFFFFFFFFFFFECF081C000E331F101FF9C3FFFFFFFFFFFFFFFFFFFFFFFFFFFE1F3FFFFFFFF3FFFFFFFFFFFFFFFFFECF081C0004001C2007F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFF7FFFFFFFFFFFFFFFFFF470018000007083001FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF807FFFFFF0700380060060E1001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFBFFFFFE73FFFFFFF0380380005C0183000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE7FFFFFFF3FFFFFF937E0360C7FE0FC30007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFDF3E7FFFFFFE1FFFFFFC30E16835DFE96C30003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE7FFFFFFE9FFFFFFE1C7064577FFEF070003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFF3FFFFFFE0FFFFFFE983EA0C8F007C078001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC0FFFFEFC141DC1E847E1F8B8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDFFFFFFC0FFFFE3C980E83F0CFF873B4001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF0FFFFFFFC0FFFFE03480FA3D0DFFC3BA7000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC7FFFFFFFC0FBFFE03CC0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFEFFFFFFFFB73FFFFEF0000000300047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFF1EDF3FFFFF9D000000300061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFC79F1FFFFFCF00000030003C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFE1F70FFFFFE300000030006E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF83E63FFFFF9C0000030007B87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF90E78FFFFFCE00000300067E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFB8EFE7FFFFE2000003",
	mem_init2 => "00031B0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF3E4FF9FFFFF8000003000383C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFE7F8FFC7FFFFC090000000383F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFCFF8FFF3FFFFE07C0000003BFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFF1FF9FFF8FFFFF9FC0000003F8DE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFE3FF9FFFF7FFFFCC00000003BFE51FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFCFFF9FFFF9FFFFE000080003BFDB4FFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFF8FFFFFFF1FFF9FFFFCFFFFF000000001FFE767FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFE7FFF8FFFFF3FFFFC000000003F1973FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFF8FFFF8FFFFF9FFFFC000000000C0A11FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFF3FFFF83FFFFC7FFFE00000000021338FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC05FFFFFE7FFFF80FFFFF3FFFF8D0300000007867FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00DFFFFF9FFFFF807FFFFCFFFF9FFFF0000073FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01BFFFFF3FFFFF",
	mem_init0 => "801FFFFE7FFFCFFFF800007FFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFE7FFFFF80CFFFFF3FFFEFFFFC00003DFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC033FFFFCFFFFFF80C3FFFFDFFFE7FFFE00001BFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC027FFFF9FFFFFF80D8FFFFE7FFF7FFFF00020CFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8027FFFF3FFFFFF80D87FFFF7FFF3FFFF0000067FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8017FFFE7FFFFFF80DE1FFFFBFFF9FFFF800007BFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF006FFFFCFFFFFFF80DFCFFFE9FFFCFFFFC00100BFEFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "80303F800FF3FBFFF8F03E7C7FFFCE3FFFFC7E8000061CFFFFFFFFFFFFFF000000000007FFFFFFFF80003F8007FCE3FFF1F381F83FFFBF1FFFF8DFA00022063FFFFFFFFFFFFE000000000003FFFFFFFF80005B8E03FE0FFFE3E7C1F01FFE7C8FFFF3A3700020871FFFFFFFFFFFFE000000000001FFFFFFFF8001AE9FC1FE0FFFC607F8E00FFCE0C7FFE66C78001C03C7FFFFFFFFFFFE000000000001FFFFFFFF8001FF9FF0FEE3FF8803FC0007F0C1E3FFC481F8000003E3FFFFFFFFFFFE000000000000FFFFFFFF8001F99FF87DF8001081EE0001E703F1FF9800F800000051FFFFFFFFFFFE000000000000FFFFFFFF8001FF9FFC39FFEF20F00F80089C03F8",
	mem_init2 => "FF3800700000303CFFFFFFFFFFFE0000000000007FFFFFFFC001FF9FFE03FFFE47B803C00C38038C7E7000000000700EFFFFFFFFFFFE0000000000007FFFFFFFC001F99FFF07FFFE9EFBC0E01E28000A38D340000000703EFFFFFFFFFFFE0000000000003FFFFFFFC001F19FFF07FFFD9C11E0392B52400711A4B801C0003C3CFFFFFFFFFFFC0000000000003FFFFFFFC000F09FFF83FFF99804FC0D080900030201FC01E00007E1FFFFFFFFFFFC0000000000003FFFFFFFC000609FFF81FFF398127B008007FC000D03FC01FC03C7C3FFFFFFFFFFFC0000000000003FFFFFFF0000309FFFC0FFC73C003C400C071E000001FFE03E03C38FFFFFFFFFFFFC0000",
	mem_init1 => "000000003FFFFFFC0000301FFFC07F843A4010380F180C00000003FC3F018E3FFFFFFFFFFFF80000000000007FFFFFF00000199FFFE03E701E00302E0FC0E700000003FC0FC0E07FFFFFFFFFFFF80000000000007FFFFFF00000008FFFE01C790E81F8178607E700004003FC0FE071FFFFFFFFFFFFF80000000000007FFFFFF800000083FFF001FF0F43F827403FF380000003FC1FC063FFFFFFFFFFFFF80000000000003FFFFFFC00000080FFF008D78783F80971FFF380000001FC3F830FFFFFFFFFFFFFF80000000004007FFFFFFCFFC006001FF80F0901C3E004B1FFF9C00000003F7C003FFFFFFFFFFFFFF8000000000E007FFFFFF9FFF0080C07F01C01",
	mem_init0 => "90E3C3F238FFF8C03C00001FF8007FFFFFFFFFFFFFFC000000000E007FFFFFE7FFFF800C00F83021C07403FC047FFCF2E00000080001FFFFFFFFFFFFFFFE0000000006007FFFFFCFFFFFF024007808F1C63C03FF063FFE79E000000FC343FFFFFFFFFFFFFFFF00000000067E7FFFFF9FFFFFFF0040100CFFC71B03FFC71FFE7960000031870FFFFFFFFFFFFFFFFF80000000067E7FFFFF3FFFFFFFC0300007FFE78C03FFDF9FFF3340000007DE3FFFFFFFFFFFFFFFFF80000000027E7FFFFEFFFFFFFFF008000FDFE7C787FFF7CFFF3EC000000FF8FFFFFFFFFFFFFFFFFF8000000002FEFFFFFDFFFFFFFFFC00000F0F6521FFFDF2E7FF9C80000033E1FFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N9
\data|colour|Mux2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~11_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((\data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- \data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a18~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	combout => \data|colour|Mux2~11_combout\);

-- Location: M10K_X41_Y10_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y11_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00FF0FFFFFFE1FC001FC3FF807F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFFFFFE1FC001FC000007F8000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F80000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F80000000000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F800000",
	mem_init2 => "00000007F000FE000003FC3FC007F8FF000FE00000000000007F0FFF1FFE03FC1FE000007F800000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF8000000000000007FFFFE1FFFFFFC3FC007F80FFFFE0000000003FFFFFF0FF001FE003FFE003FFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N18
\data|colour|Mux2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~13_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\)))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) ) ) ) # ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\ 
-- & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ 
-- & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \data|colour|Mux2~13_combout\);

-- Location: M10K_X38_Y11_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000020000E0000000000000000000000000000000000000000000000000000000000000000000000000060000FC000000000000000000000000000000000000000000000000000000000000000000000000060000FF0000000000000000000000000000000000000000000000000000000000000000000000007E0003FF000000000000000000000000000000000000000000000000000000000000000000000000FE000303800000000000000000000000000000000000000000000000000000000000000000000001FF8003038000000000000000000000000000000000000000000000000000000000000000000000038180000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000003818000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC0",
	mem_init1 => "01FC3FFFFC00000000000007FF00FE1FFFFFFC000780000FFFFE0000000003FFFFFF0FF001FE1FC001FC3FFFFC000000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000007FF0FE000003FC007FF800FF000FE00000000000007F0FF001FE1FC001FC3FC07F800000000000000FFFFE000003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE00",
	mem_init0 => "0003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE000003FC07FFFF80FF000FE00000000000007F0FF0E1FE1FFFFFFC3FC007F80000000000000FFFFE000003FC3FFFFFF8FF000FE0000000000000FF0FF1F1FE1FFFFFFC3FF807F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007FF00FE01FFFFFC3FF87FF8FF000FE0000000007FFFFF0FFFFFFE1FC001FC3FFC07F8000000000007F800FE000003FC3FC007F8FF000FE00000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N24
\data|colour|Mux2~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~14_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1))) # (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (((\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & \data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( \data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & (((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\)))) ) ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- !\data|lose|lose|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a18~portadataout\)) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q\ & 
-- ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a21~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111010100100101011110100010101001111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a[0]~DUPLICATE_q\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \data|colour|Mux2~14_combout\);

-- Location: M10K_X38_Y7_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|lose|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\data|lose|lose|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawLose:lose|gamelose320x240:lose|altsyncram:altsyncram_component|altsyncram_kls1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|lose|testCount|Equal0~0_combout\,
	portadatain => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|lose|lose|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N6
\data|colour|Mux2~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~12_combout\ = ( \data|colour|Mux0~16_combout\ & ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|lose|lose|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # 
-- (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|lose|lose|altsyncram_component|auto_generated|ram_block1a27~portadataout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datad => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \data|colour|ALT_INV_Mux0~16_combout\,
	combout => \data|colour|Mux2~12_combout\);

-- Location: LABCELL_X46_Y11_N42
\data|colour|Mux2~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~15_combout\ = ( \data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\data|colour|Mux2~12_combout\ ) ) # ( !\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(3) & ( !\data|colour|Mux2~12_combout\ & 
-- ( (!\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & (!\data|colour|Mux2~13_combout\)) # (\data|lose|lose|altsyncram_component|auto_generated|address_reg_a\(2) & ((!\data|colour|Mux2~14_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011100010111000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux2~13_combout\,
	datab => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \data|colour|ALT_INV_Mux2~14_combout\,
	datae => \data|lose|lose|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \data|colour|ALT_INV_Mux2~12_combout\,
	combout => \data|colour|Mux2~15_combout\);

-- Location: M10K_X49_Y31_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFF8001FC380FFFFFFFFF00000000000E400F78007E000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001F8303FFFFFFFFC00000000000F80065801FFFC1FE10E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003F0E1FFFFFFFFF000000000000B8003000FFFFFFFF1FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003C00FFFFFFFFFE000000000001E800301FFFFFF9FBFFBF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003001FFFFFFFFF8000000000003781E203FFFFFFFFFFFE587FFFFFFFFFFFFFFFFFFFFFFFFFF9FF800203FFFFFFFFFE0000000000007381E303FFFFFFB7CFE00C3FFFFFFFFFFFFFFFFFFFFFFFFFEF03C0007FFFFFFFFFFC0000000000",
	mem_init2 => "007183E683FFFFFFC000F80E0FFFFFFFFFFFFFFFFFFFFFFFFFCFF801FFFFFFFFFFFFE00000000000007181E787FFFFFFD100000E03FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFF8000000000000029C0CF47FFFFFFE6B0000E00FFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFE0000000000000019C00D4FFFFFFFC6C001FF007FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF80000000000000006E01D8FFFFFFFC7F003DF001FFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFE0000000000000000F78F17FFFFFFF81FF8FDF800FFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFF80000000000000000C6FEA7FFFFFFFBC1FFFAF8003FFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFE000000000000000006B2143FFFFFFF7F03FF0B8001FFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFF000000000000000000390101FFFFFFE7FE0FF0380007FFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFF8000000000000000000B9A400FFFFFF8FFFC0FE340003FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFC00000000000000000009E780CFFFFFF9FFFF81FC40001FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFE00000000000000000000D9980FFFFFFF7FFFFF00FC0000FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFF0000000000000000000000CD841FFFFFFCFFFFFFE01C00007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000",
	mem_init0 => "0000FFC000000000000E6401FFFFFF9FFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFC000000000000F1D81FFFFFE3FFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFC000000000000F8D008FFFF8FFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFC000000000000FC7C00FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFFC000000000000FE7A007FFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFF8000000000000FF14C0FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000003FFF8000000000000FF87F1FF8FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000007FFE61F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000FFFE31F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000001FFFE11F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000003FFFE0CF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000FFFFE0F04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000001FFFFE0704FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000003FFFFE039CFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000FFFFFF01BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000003FFFFFF00FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000FFFFFFF007DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000001FFFFFFF003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFF0019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFC0000000000001FFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000007FFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000003FFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "107C19FFC1F6B000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFFFFFFFFC0FBFFE03C60507C39FFE0709806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF9FFFFFFFC07BFFE01E5028781BFFE021070E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FF8FFFBFFFC07BFFE00E3811F83BFFE40441DE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF0FFF3FFFC07BFFE0003C51F05BFEC06107D73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0FFE3FFFC07BFFE0061C21307BFB00FFC7C73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF0FFC3FBFC073FFE0061E31F1F9ED01FC1FA73FFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFC00FF0FF83FFFE073FFE0000E06F3F8FA06AF30619FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FF0FF01D7FE673FFE0000D26C3F8000F2D200FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FF07F03F7FE677FFE000060603F8000F08400FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FF04F0369BEF63FFE000072F03F8000F03000E6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF07E018FBEF667FC000034F43F8000E07000F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000DE07C02079F6441F80000141E1F8003BBF0006F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000CE07C0",
	mem_init1 => "3839F60F0F000001C0F078FFFF3F0007B3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000CF0480300CF21EAF000000807839FFE11F07067BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000CF05802004387C96000000003C11D1C1C70F875BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000CF290020C0002F7C000000003C23C041078F870DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000CF700000F0078038000000001C1700C7030F8D0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000EF600000F0FFFE00000000000C0301CF03C71C1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000E76000008FFFFFF8000000000C1047F807E016",
	mem_init0 => "1DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000E76000003FFFFFFE000000000C0BBFC007F07C2C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000E3200003FFFFFFFF000000000F3DFF0007FFFCFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000F3840007FFFFFFFF000000000F54FE0063EFF39C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000F08C003FFFFFFFFC000000000E37FC3FF00589A4603FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000EC1800FFFFFFFFF8000000000F707C3FC0044242AC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007E1803FFFFFFFFC0000000000DE01FFE000000004001FFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\data|win|win|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000007FFF8000000000000FF2003F03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0002000007FFF8000000000000FF3A2001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000F00000FFFF8000000000000FF20047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003F00000FFFF0000000000000FF61F6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF00001FFFF0000000000000FF637EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FF80001FFFE0000000000000FE6F0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFE00FFC0003FFFE0000000000000FE660E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FC0007FFFE0000000000000FE560E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FE000FFFFC0000000000000FEDE0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FF001FFFF80000000000000FECA0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFC07FFFF80000000000000FECB0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFF00000000000000FED30E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFE00000000000",
	mem_init1 => "000FED70E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFC00000000000000FEEF0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFF800000000000001FEEB0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFF800000000000001FCEB0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFE000000000000001FCEF0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFC000000000000001FCE70E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFF8000000000000003FCE70E7FFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFE0000000000000003FCE70E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFF80000000000000007FCEF0E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFC00000000000000007FCEC067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001C00000000000000000FFCF0067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000001FFCF1F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000003FFEC1F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/end game win/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawWin:win|gamewin320x240:win|altsyncram:altsyncram_component|altsyncram_21t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|win|win|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|win|win|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y27_N27
\data|colour|Mux2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~10_combout\ = ( \data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & ((\data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # 
-- (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & (((\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\data|win|win|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- !\data|win|win|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( (!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\data|win|win|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|win|win|altsyncram_component|auto_generated|address_reg_a\(1) & (\data|win|win|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datab => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \data|win|win|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \data|win|win|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \data|colour|Mux2~10_combout\);

-- Location: LABCELL_X43_Y27_N30
\data|colour|Mux2~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~16_combout\ = ( \data|colour|Mux2~15_combout\ & ( \data|colour|Mux2~10_combout\ & ( (!\data|colour|Mux0~21_combout\ & (\data|colour|Mux0~22_combout\)) # (\data|colour|Mux0~21_combout\ & ((!\data|colour|Mux0~22_combout\ & 
-- (\data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\)) # (\data|colour|Mux0~22_combout\ & ((\data|colour|Mux2~11_combout\))))) ) ) ) # ( !\data|colour|Mux2~15_combout\ & ( \data|colour|Mux2~10_combout\ & ( 
-- (!\data|colour|Mux0~21_combout\) # ((!\data|colour|Mux0~22_combout\ & (\data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\)) # (\data|colour|Mux0~22_combout\ & ((\data|colour|Mux2~11_combout\)))) ) ) ) # ( 
-- \data|colour|Mux2~15_combout\ & ( !\data|colour|Mux2~10_combout\ & ( (\data|colour|Mux0~21_combout\ & ((!\data|colour|Mux0~22_combout\ & (\data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\)) # 
-- (\data|colour|Mux0~22_combout\ & ((\data|colour|Mux2~11_combout\))))) ) ) ) # ( !\data|colour|Mux2~15_combout\ & ( !\data|colour|Mux2~10_combout\ & ( (!\data|colour|Mux0~21_combout\ & (!\data|colour|Mux0~22_combout\)) # (\data|colour|Mux0~21_combout\ & 
-- ((!\data|colour|Mux0~22_combout\ & (\data|win|win|altsyncram_component|auto_generated|mux2|l3_w0_n1_mux_dataout~0_combout\)) # (\data|colour|Mux0~22_combout\ & ((\data|colour|Mux2~11_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010011101000001000001010110101110101111110010011000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~21_combout\,
	datab => \data|colour|ALT_INV_Mux0~22_combout\,
	datac => \data|win|win|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n1_mux_dataout~0_combout\,
	datad => \data|colour|ALT_INV_Mux2~11_combout\,
	datae => \data|colour|ALT_INV_Mux2~15_combout\,
	dataf => \data|colour|ALT_INV_Mux2~10_combout\,
	combout => \data|colour|Mux2~16_combout\);

-- Location: M10K_X26_Y37_N0
\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000001555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555554000000000000055555555555550000000000000055555555555500000000000000155555555555400000000000000555555555555000000000000000555555555400000000000000401555555550000000000000000045055555500000000000000010400055555500000000000000040000155555000000000000000000000555555000000000000000000004555555140000000000000000011555555550000000000000000011555555550000",
	mem_init1 => "00000000100004555555550000000000014000011555555500000000000400000051555555400000000000000000045555554000000000000000000115555550000000000000000000515555540000000000000000000455555500000000000000500001155555500000000001101400005155555400000000011105000004555555400000000111054000011555555100000001111154000051555555000000011111550001545555554000000551105540155015555554000015551055545401555555550000155510555500555555555500041555400555555555555555400101554000555555555555554001400000000155555555555550014554140000",
	mem_init0 => "15555555555554005155515000005555555555540051555505400005555555555500145555541540001555555555001455555550140001555555554005155555555000005555555550051555555555500005555555540145555555555550015555555400455555555555555555555555000555555555555555555555554001555555555555555555555550015555555555555555555555540155555555555555555555555501555555555555555555555555415555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/pika/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pikachu3021x3:pika|altsyncram:altsyncram_component|altsyncram_49s1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3021,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y26_N0
\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF9FFFFFFFFFFFFFFFFF9E01FFF01FFFFFFFFF9E817FC417FFFFFFFF9F418F860BFE7FFFFF9FD1E02703FF9FFFFFE7F8780703FFE7FFFFF9FF8C007FFFF9FFFEFCFF80003FFFFE7FFFFCFF00001FFFFE7",
	mem_init1 => "FFFFCFF5000071FFE7FFFFCFF54005203FF3FFFFCFF51C05402FFCFFFFF3F53E05F0007F3FFFFCF83F85F8401FCFFFFF3C1FC17CC0D7F3FFFF9D03C17CF16BF3FFFF9E02C04C79FDF3FFFF9F1283104E7DF3FFFF9F86038809C1F9FFFFCFD403C0077FFE7FFFF3F0038000DE3F9FFFFCFA03800030FFE7FFFF3E8180001C0FF3FFFF9FB1D000063FF3FFFF9FE0D800017FF3FFFF9FF8600000BFF3FFFF9FFC0000005FF9FFFFE7FC00000043FE7FFFF9FE000002607F9FFFFE7F000073ECFFE7FFFF9F000001E79FE7FFFFCF80003E41FFE7FFFFCFC0000000FFE7FFFFCFC0000F807FE7FFFFF3E00000001FF3FFFFFCF3B055C00FFCFFFFFF39FAEB1407FF3F",
	mem_init0 => "FFFFCEFEF5FA83FF3FFFFFFF9CFDFD73FF3FFFFFFFF1FFFF7FFF3FFFFFFFFFFFFFFFFFFFFFFFFF8FE01E01FFFFFFFFFF0FE000007C7FFFFFFF87E1C00E1F0FFFFFFFE3F8F81F1F87FFFFFFFCF87F3F87C7FFFFFFF07C3F9FC3CFFFFFFFF07C3FCFF0E0FFFFFFF0F83FC3FC183FFFFFFFFE0FE3FC1F0FFFFFFFFE1FF1FF87FFFFFFFFFE1FF87FE1FFFFFFFFFE0FFE1FF07FFFFFFFFF0FFF8FFC3FFFFFFFFFC3FF87FC3FFFFFFFFFC3FF87FF0FFFFFFFFFC3FFC7FFC3FFFFFFFFC1FFF0FFE0FFFFFFFFE07FF0FFE03FFFFFFFF03FF0FFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/meowth hurt/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth73x65x3:vtmeowth|altsyncram:altsyncram_component|altsyncram_50t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 4745,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y7_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000000000000000000000003C1F80000000000000000000000000000000000000000000000000000000000000000000000000000FF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000000000000000000000000000000000000000000000000000000000000000007F3F8000000000000000000000000000000000000000000000000000000000000000000000000001FE3FC0000000000000000000000000000000000000000000000000000000000000000000000000003C0F0000000000000000000000000000000000000000000000C000000000000000000000000000001C0E00000000000000000000000000000000000000000000038000000000000000000000000000003FF80000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000F2817500C0F00007F87FFC007807F80003FFF01C000001FFE000000000000000000000000000000119016E00C1F00003F87DFC00F83FFF0001FFF03C000001FFF00000000000000000000000000000000EC0EF00C1E00003F87DFC00F0FFFFE0007FF03C000000FFF000000000000000000000000000000003C1B080C3E00001FC78FC00F3FFFFF8001FF03C00F000FFF000000000000000000000000000000000C1C00083C00001FC78FC00F7FFFFFC0003F03C07FC00FFC00007C00000000000000000000000000081000083C00000FC707C00FFFFFFFF0000F03C0FFC00FF80001FF00000000000000000000000000081000087800000FC307",
	mem_init2 => "800FFC007FF8000703C1FFE01FE00000FF80000000000000000000000000081000007807F007C303801FF0000FFC000103C1FFE01FE00000FF8000000000000000000000000009E00008781FFC07C203801FC00003FC000003E383E01F80C000FFC000000000000000000000000001E00000783FFC078201803F000000FE000003E301E03F01E0007FDE00000000000000000000000001E00C00783FFC078001807E0000007F000003F100E03F03E0007FFE00000000000000000000000003C00C007C39FC07800080FC0000003FE00003F900E07E07E0003FFF00000000000000000000000003C00C007E307C0F000001F80000001FFC0001F801E0FC0FF000",
	mem_init1 => "3FFF80000000000000000000000003800C007E307C1F000000FC0000000FFF0001FC01C1FC0FF0001FFF80000000000000000000000007801C007F203C1F0000007E0078100FFFE000FE0783FC1FF0001FFFC0000000000000000000000007801E003F803C1E0000003F01F03007FFE000FF0007FC1FF0000FFFE000000000000000000000000F001E003FC03C3E0000003FC7E07807FF80007FC01FF81FF8000FFFE000000000000000000000000F001E003FF0707C0000003FEFC0F807FF00003FFFFFF81FF800073FF000000000000000000000000F003E001FF881F80000003FFF81FC07FF00003FFFFEF81FF800043FF000000000000000000000001F00",
	mem_init0 => "3E000FFF07F80000003FFF03FC07FE00003FFFF8F81FFC00001FF000000000000000000000001E003F0007FFFFFC0000007FFE07FC07FC00003FFFC0F80FFC00000FFC00000000000000000000001E003F0007FFFFBC0000007FFC0FFC07F800003FC000F80FFC00000FFC00000000000000000000001E003F0007FFFF3C0020007FF81FF80FF000003FC000F807FC000007FE00000000000000000000003C007F0007FFFC3C0020007FF03FF80FE000003FCC00FC00F0000003FE00000000000000000000003C007F0007FF801C0020007FE07FF01FC000001FFC00FC0000000003FF00000000000000000000007F007F8007FE001C002000FFC03FE01F8000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000001C0000000000000000000000000000001FFFFF880000000000000000000000000000000000000000FF0000000000000000000000000000001FFFFFE70000000000000000000000000000000000000003FE0000000000000000000000000000001FFFFFF70000000000000000000000000000000000000003FE0000000000000000000000000000001FFF00F1E00000000000000000000000000000000000001FFF0000000000000000000000000000001FFF7FB0C00000000000000000000000000000000000007FFF0000000000000000000000000000001FFF7FE000000000000000000000000000000000000003FFEF00",
	mem_init2 => "00000000000000000000000000001FFF73F000000000000000000000000000000000000003FF0C0000000000000000000000000000001FFF707800000000000000000000000000000000000001F8000480000000000000000000000000021FFEF00C00000000000000000000000000000000000001E0001F800000000000000000000000000F1FFE000000000000000000000000800000000006000001E00005000000000000000000000000001FEFFDFC0000000000000000000003E0000000007E00FF01F00001000000000000000000000000003FFFFBFE000FFF0F00000000000007F800000007FE07FFC0F0030000000000000000000000000000381FFF",
	mem_init1 => "3F0007FF0FF8000000000007FE0000007FFE1FFFF0F0010000000000000000000000000000783FFF47000FFF07FFF06000000007FF80000FFFFE7FFFFCF001000000000000000000000000000031FFFFC7801FFE07FFFFE000000007FFE0000FFFFEFFFFFC7800000000000000000000000000000347FFFFE38001FE07FFFFE000000007FFF8000FFFFFFFFFFE78000000000000000000000000000003E7FFFFF38000FE3F8FFFF600000007FFFE000FC0FFFFFFFF780000000000000000000000000000035FFFFFFBFF00FFFF800FFF00000007FFFFC00F00FFC03FFFFC0000000000000000000000000000014FDFFFFF6E00FFFFC00FFF1FC000079FFFE00F",
	mem_init0 => "00FF800FFFFC0000000000000000000000000000001F1FF7FDEE00FFFFE00FFFFFFF000787FFF80F00FF0007FFFC0006000000000000000000000000000FE000FC0E00FFFFF00FFFFFFFF80781FFFE0F00FE0001FFFC000E04001000000000000000000000038FFFFC0E01FFFFFC0FFFFFFFC007807FFFCF00F80000FFFE001F000000000000000000000000000F77E1F80E01FC07FE0FFFFFFF8007801FFFFF00F800007FFE001F000000000000000000000000000FEBFEF00E03F001FF07FFFFFF80078007FFFF00F000003FFE000F00000000000000000000000000036BDF780007C000FF07FFE1FF800F8001FFFF01E000003FFE000C0000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "71C610000000C219C77FE0E0000000000000000020420DC63C0CE1B0C00000000003C40C00E01C38C0E610000001861BE37CF0F0000000000000000000420F9A260DE1B0C00000000000740800E00C19807610000003061A634C30CC0E0000000000000000461F262E0C21F0C000000000003C0800AE06098036100000038E1C6608658E0FC00FE00000000000761E1C780C23C0400000000000040841B8C7819C3618000000EE0E4C087F8718C00FE000000000003FF380E00E0700600000000000000841F344C1BC3618000000EE0E4C087FC718C00FE000000000000071C3C00F9E306000000000000008C3E4C5C1843E180000003E0FF808FFE198FF8C60",
	mem_init2 => "00000000000001FFC00DFE50600000000000000EC3C38F01847808000000061BF80180F0D8E38C2000000000000000F841080C906000000000000007FE701C01C0E00C00000007881801C0387181CC20000000000000070C270C1C9078000000000000000E387801F3C60C00000000E81001C0183300EC2000000000000006383F041C707800000000000000003FF801BFCA0C000000007810015C0C13006C2000000000000006603BFC1C001800000000000000001F082101920C00000000081083718F03386C3000000000000002C013FC0C000C0000000000000000E184E183920F00000000001083E68983786C30000000000000030000000E000C000000",
	mem_init1 => "0000000000C707E0838E0F00000000001187C98B83087C300000000000000200000006000C0000000000000000CC077F83800300000000001D87871E0308F01000000000000000000000038004000000000000000058027F81800180000000000FFCE0380381C0180000000000000000000000F07E000000000000000060000001C0018000000000001C70F003E78C1800000000000000000000003FE0000000000000000040000000C001800000000000007FF0037F9418000000000000000000000000000000000000000000000000007000800000000000003E1042032418000000000000000000000000000000000000000000000000001E0FC000000000",
	mem_init0 => "0001C309C307241E0000000000000000000000000000000000000000000000000007FC000000000000018E0FC1071C1E00000000000000000000000000000000000000000000000000000000000000000001980EFF07000600000000000000000000000000000000000000000000000000000000000000000000B004FF03000300000000000000000000000000000000000000000000000000000000000000000000C00000038003000000000000000000000000000000000000000000000000000000000000000000008000000180030000000000000000000000000000000000000000000000000000000000000000000000000000E0010000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N48
\data|colour|Mux2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~7_combout\ = ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a18~portadataout\) ) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) ) ) ) # ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (\data|title|title|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\data|title|title|altsyncram_component|auto_generated|ram_block1a12~portadataout\)) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a15~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111010100000101000000110000001111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	combout => \data|colour|Mux2~7_combout\);

-- Location: M10K_X26_Y8_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FCE0380381C01800000000000000C0000003800300000001811FFC000000000000000000000000001C70F003E78C180000000000000080000001800300000001023FCE00000000000000000000000000007FF0037F94180000000000000000000000E001000000030260E200000000000000000000000000003E104203241800000000000000000000003C1F8000000600C0768000000000000000000000000001C309C307241E00000000000000000000000FF800000004208077A0040000000000000000000000018E0FC1071C1E000000000000000000000000000000000C219C77FE0E000000000000000000000001980EFF070006000000000000000000",
	mem_init2 => "000000000000001861BE37CF0F000000000000000000000000B004FF030003000000000000000000000000000000003061A634C30CC0E000000000000000000000C000000380030000000000000000000000000000000038E1C6608658E0FC00FE0000000000000000800000018003000000000000000000000000000000000EE0E4C087F8718C00FE000000000000000000000000E001000000000000000000000000000000000EE0E4C087FC718C00FE0000000000000000000000003C1F8000000000000000000000000000000003E0FF808FFE198FF8C60000000000000000000000000FF8000000000000000000000000000000000061BF80180F0D8E38",
	mem_init1 => "C2000000000000000000000000000000000000000000000000000000000000007881801C0387181CC2000000000000000000000000000000000000000000000000000000000000000E81001C0183300EC20000000000000000000000000000000000000000000000000000000000000007810015C0C13006C2000000000000000000000000000000000000000000000000000000000000000081083718F03386C3000000000000000000000000000000000000000000000000000000000000000001083E68983786C3000000000000000000000000000000000000000000000000000000000000000001187C98B83087C3000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000001D87871E0308F01000000000000000000000000000000000000000000000000000000000000000000FFCE0380381C0180000000000000000000000000000000000000000000000000000000000000000001C70F003E78C18000000000000000000000000000000000000000000000000000000000000000000007FF0037F9418000000000000000000000000000000000000000000000000000000000000000000003E104203241800000000000000000000000000000000000000000000000000000000000000000001C309C307241E0000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000018E0FC1071C1E00000000000000000000000000000000000000000000000000000000000000000001980EFF07000600000000000000000000000000000000000000000000000000000000000000000000B004FF03000300000000000000000000000000000000000000000000000000000000000000000000C00000038003000000000000000000000000000000000000000000000000000000000000000000008000000180030000000000000000000000000000000000000000000000000000000000000000000000000000E00100000000000000000000000000000000000000000000000000000000000000000000000000003C1F8000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode508w\(3),
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "801FFC00FC0000000001FF80000000000000000000007FF07F8007FE001E006000FF801FC03F0001801FFC00FC0000000001FF00000000000000000000007FFFFF8007FE001E006000FF0000003E0003C01FFC00FE0000000000FE000000000000000000000007FFFF8001FE001E006000FF8000007E0007C01FFE007F0000000003F80000000000000000000000007FFFC001FE001E007000FFC00001FF0007C01FFE007F000000000FF000000000000000000000000007FFFC01FE001E007000FFF00003FF800FC011FE003F800000003FE00000000000000000000000000063FFC1FE001E007001FFF8000FFFC00FC001FE001FC0000000FF800000000000",
	mem_init2 => "000000000000000003FFFFFE000F00F001FEFF81FFC7E01FC001FE000FE0000007FE0000000000000000000000000000003FFFFE000F00F001FE7FFFFF83F03FC007FE000FF000003FF800000000000000000000000000000003FFFE000F00F801FE1FFFFFC1F87FC03FF80007FC0001FFE0000000000000000000000000000000001FFC000F00FFFFFC0FFFFFC0FC7FC1FFF00000FF807FFF800000000000000000000000000000000000F0000F01FFFFFC007FFFE03FFFDFFF8000001FFFFFFC00000000000000000000000000000000000000000FFFFFFFF0003FFFA01FFFFFFC00000003FFFFE000000000000000000000000000000000000000000FFFFF",
	mem_init1 => "FFF0003FFFA01FFFFFFC00000003FFFFE0000000000000000000000000000000000000000007FFFFFFC0007F3FC00FFBFFE0000000001FFE00000000000000000000000000000000000000000007FFFC000001FE3F8007F3FF0000000000000000000000000000000000006000000000000000000007FFE0000007F07F0003F3F8000000000000000000000000000000000000F000000000000000000000000000001FC0FE0000E3C00000000000000000000000000000000000009800000000000000000000000000007F01FC0000C200000000000000000000000000000000000001080000000000000000000000000001FC01F80000000000000000000000",
	mem_init0 => "0000000000000000000003080000000000000000000000000000F003F0000000000000000000000000000000000000000000060F00000000000000000000000000007807F000000000000000000000000000000000000000000006198000000000000000000000000000780FE00000000000000000000000000000000000000000000C1087000000000000000000000000003C1FC00000000000000000006000000000000000000000001811FFC00000000000000000000000001E3F80000000000000000000F000000000000000000000001023FCE00000000000000000000000001F7F0000000000000000000098000000000000000000000030260E200000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000FFE00000000000000000001080000000000000000000000600C07680000000000000000000000000FFE000000000000000000030800000000000000000000004208077A00400000000000000000000007F8000000000000000000060F0000000000000000000000C219C77FE0E00000000000000000000003F800000000000000000006198000000000000000000001861BE37CF0F00000000000000000000001E00000000000000000000C108700000000000000000003061A634C30CC0E00000000000000000001C00000000000000000001811FFC00000000000000000038E1C6608658E0FC00FE0000000000000000000000000",
	mem_init2 => "00000000001023FCE0000000000000000000EE0E4C087F8718C00FE0000000000000000000000000000000000030260E20000000000000000000EE0E4C087FC718C00FE00000000000000000000000000000000000600C07680000000000000000003E0FF808FFE198FF8C6000000000000000000000000000000000004208077A004000000000000000061BF80180F0D8E38C200000000000000000000000000000000000C219C77FE0E00000000000000007881801C0387181CC200000000000000000000000000000000001861BE37CF0F00000000000000000E81001C0183300EC200000000000000000000000000000000003061A634C30CC0E00000000",
	mem_init1 => "0000007810015C0C13006C2000000000000000000000000000000000038E1C6608658E0FC00FE000000000081083718F03386C300000000000000000000000000000000000EE0E4C087F8718C00FE000000000001083E68983786C300000000000000000000000000000000000EE0E4C087FC718C00FE000000000001187C98B83087C3000000000000000000000000000000000003E0FF808FFE198FF8C6000000000001D87871E0308F0100000000000000000000000000000000000061BF80180F0D8E38C2000000000000FFCE0380381C018000000000600000000000000000000000007881801C0387181CC200000000000001C70F003E78C1800000000",
	mem_init0 => "0F00000000000000000000000000E81001C0183300EC20000000000000007FF0037F94180000000009800000000000000000000000007810015C0C13006C20000000000000003E1042032418000000001080000000000000000000000000081083718F03386C3000000000000001C309C307241E000000003080000000000000000000000000001083E68983786C30000000000000018E0FC1071C1E0000000060F0000000000000000000000000001187C98B83087C3000000000000001980EFF070006000000006198000000000000000000000000001D87871E0308F01000000000000000B004FF03000300000000C108700000000000000000000000000F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N6
\data|colour|Mux2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~6_combout\ = ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( \data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0)) # (\data|title|title|altsyncram_component|auto_generated|ram_block1a9~portadataout\) ) ) ) # ( !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ((\data|title|title|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # 
-- (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a3~portadataout\)) ) ) ) # ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- !\data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & \data|title|title|altsyncram_component|auto_generated|ram_block1a9~portadataout\) ) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(1) & ( !\data|title|title|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (!\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\data|title|title|altsyncram_component|auto_generated|ram_block1a0~portadataout\))) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & (\data|title|title|altsyncram_component|auto_generated|ram_block1a3~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datab => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \data|colour|Mux2~6_combout\);

-- Location: M10K_X26_Y11_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|testCount|Equal0~0_combout\,
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\data|title|title|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000002600000000000000000000000000000000000000000000000000000000000000000000000000000042000000000000000000000000000300000000000000000000000000000000000000000000000000C200000000000000000000000",
	mem_init2 => "000078000000000000000000000000000000000000000000000000183C000000000000000000000000004C0000000000000000000000000000000000000000000000001866000000000000000000000000008400000000000000000000000000000000000000000000000030421C000000000000000000000001840000000000000000000000000000000000000000000000006047FF00000000000000000000000307800000000000000000000000000000000000000000000000408FF38000000000000000000000030CC00000000000000000000000000000000000000000000000C098388000000000000000000000060843800000000000000000000060",
	mem_init1 => "000000000000000000000180301DA0000000000000000000000C08FFE000000000000000000000F0000000000000000000000108201DE8010000000000000000000811FE700000000000000000000098000000000000000000000308671DFF838000000000000000001813071000000000000000000001080000000000000000000006186F8DF3C3C00000000000000000300603B40000000000000000000308000000000000000000000C18698D30C3303800000000000000210403BD002000000000000000060F000000000000000000000E3871982196383F003F8000000000610CE3BFF0700000000000000006198000000000000000000003B8393021FE",
	mem_init0 => "1C63003F8000000000C30DF1BE7878000000000000000C108700000000000000000003B8393021FF1C63003F8000000001830D31A61866070000000000001811FFC0000000000000000000F83FE023FF8663FE318000000001C70E330432C707E007F00000001023FCE0000000000000000000186FE00603C3638E308000000000770726043FC38C6007F000000030260E200000000000000000001E20600700E1C607308000000000770726043FE38C6007F0000000600C076800000000000000000003A040070060CC03B080000000001F07FC047FF0CC7FC6300000004208077A00400000000000000001E0400570304C01B08000000000030DFC00C0786C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/draw title/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTitleScreen:title|title320x240:title|altsyncram:altsyncram_component|altsyncram_jts1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|title|title|altsyncram_component|auto_generated|rden_decode|w_anode595w\(3),
	portadatain => \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|title|title|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X23_Y10_N33
\data|colour|Mux2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~5_combout\ = ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ( (\data|colour|Mux0~6_combout\ & \data|title|title|altsyncram_component|auto_generated|ram_block1a27~portadataout\) ) ) # ( 
-- !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(0) & ( (\data|colour|Mux0~6_combout\ & \data|title|title|altsyncram_component|auto_generated|ram_block1a24~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux0~6_combout\,
	datac => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \data|colour|Mux2~5_combout\);

-- Location: LABCELL_X23_Y10_N12
\data|colour|Mux2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~8_combout\ = ( \data|title|title|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\data|colour|Mux2~5_combout\ & ((!\data|colour|Mux2~7_combout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3)))) ) 
-- ) # ( !\data|title|title|altsyncram_component|auto_generated|address_reg_a\(2) & ( (!\data|colour|Mux2~5_combout\ & ((!\data|colour|Mux2~6_combout\) # (\data|title|title|altsyncram_component|auto_generated|address_reg_a\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000101000001111000011000000111100001010000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux2~7_combout\,
	datab => \data|colour|ALT_INV_Mux2~6_combout\,
	datac => \data|colour|ALT_INV_Mux2~5_combout\,
	datad => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \data|title|title|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	combout => \data|colour|Mux2~8_combout\);

-- Location: M10K_X5_Y10_N0
\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000001555550010400000005555555555555010540041000000501555555500155541551455500000555551040551555415555401100055540115111145405115545500055505054000000000000155415015401510000000000000054001014115500000000000000155001040054000000000000000054505101545000000000000000555000515400000000000000400154045550000000000000000045054104500000000000000010400050111500000000000000040000150145000000000000000000000450515000000000000000000004545515040000000000000000011101155550000000000000000011504010050000",
	mem_init1 => "00000000100004151515010000000000014000011515415500000000000400000051455055400000000000000000045550014000000000000000000115141150000000000000000000514101540000000000000000000450515500000000000000500001151155100000000001100400005144054400000000011105000004514151400000000111040000011450145100000001111114000051501501000000011111410001545401544000000551104040155015005514000015551040145401554015410000155510500100555500455500041555400540554415040155400101554000500410150151554001400000000040405015504550014544140000",
	mem_init0 => "14051405541154005115115000004045015401540051505505400005155055045500144000141540000054054045001445514150140001155151154005014001055000004541544550051101001000100001540510540140155505014550015451441400441555504400005554015401000405555401555500541055514001155415415555555400150050011154111555555554051554140100541405551555541041550101555105105105414100015540555500014500414000000145540455000455551050000404555410000400004140100110000154055154001510544001504441551000405555410051455555555555510555555040555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/thundershock pikachu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|volt_tackle:attack_three|drawThunderPikachu:draw_t_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component|altsyncram_mst1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3021,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000002000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFF333FFFFFFFFFFE0FFFFFFFFFFAFFFFFF807FFFFB337FE08FFFFC01DFFFFFFFFFEBF9FFFD92FFFFECCDFE198FFFF60783FFFFFFFFAF19FFF807FFFF800FF001BFFFE01C17FFFFFFFEBD03FFE01FFFFC0001C001FFFFC2683FFFFE1FFAF801FE007FFFCE0050001FFFFF1451FFF8603FEBC000000113FEF800A800FFFFF8A838FFC60EFFAF0000000037F700015401FFFF854FFC1C80F7FEBE000000203FB00002BC03FFFC881FF8A5533FFAF800000180FD00000FF80FFFE5403FEE2AF3FFEBF000000003E800003FF0DFFFAA8EC7D01507FFAF800000",
	mem_init0 => "001F800070FFC77FFF453A6F0829EFFEBE010000007D0003E3FF9DFFFE0A19BC544FDFFAF814002003F4000F9FFE37FFFB15A7E2AC7F7FEBE07A01C04FA0001C7FFC3FFFEAAB1701F9FEFFAFC19803033E80C003FFF0FFFFD42F4E00FBFBFEBF0000040DFA07801FFFC7FFFFBE5EF00477EFFAFC00000077E01E0007FF3FFFFC3D9F28025F7FEBF0000001BF80FC000FFDCFFFF07387A002BDFFAFE0000000FE0BF00003F61FFF80C7FD8000EFFEBF80000007FC4FE00037B03FFE0367F600017C3AFC00000001F0BF80005E803FF806E1B80001ED6A2000000000E57F0000F8007FE01CF9C0000B3EAB0000400003C9FC000BC0007F803C1F0000331CB00016",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|team_menu|testCount|out\(13),
	portadatain => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "90000F93F8006F06C6FE00FFFC00005FB28000BF63006700600078DB07F800FFE20000FF6A8005FDC0058E00400006F037F001FE88FC01FD2C8717F7000E3C10800003E5AFC000D477FFE3FCB800BFAE89F8F8E1000207DA3F0000B3DFFFF7EAF88AFEBB9FC5C38600151F9CFE38050FFFFBEFABF9CFF6EFFF070E100028BFD3F9F80A3FFFFEBDAFFFBFBBBFFC2C100001411C8FEFF010FF1FFB6EBFFEFEDEFFF05080000280883F61E0A7FD1FFD7AFFFDF777FFC0800000040000FD03811FF3FFF3EBFFF7DBDFFF00000000080003E806037F3FF9BFAFFFDF6EFFFC000000C000001FA0181D3BFFE5FEBFFFBE7BFFF800001F8000807C8060747FFFB7FAFFFE",
	mem_init2 => "FBDFFFE00000FF000011E20180D3FFFF5FEBFFFDE6FFFF800001FE000007840C035FFFFEFFAFFFFA97FFFE000007FC00003E086005FFFFFBFEBFFFE93FFFFC00000FF00000F83F00181FFF9FFAFFFFDDFFFFF000009FE00007F000003F9FFEFFEBFFFF57FFFFC00013FF80001BC000007F8FF7FFAFFFFEBFFFFF8000E7FF0000978000007FCFDFFEBFFFFFFFFFFE0003DFFC00020F001804384EBFFAFFFFFFFFFFFC000FFFF000003E00F07F07DB7FEBFFFFFFFFFFF0003FFFE00000FE1FFC001F9EFFAFFFFFFFFFFFE000FFFF860007FFFFFF807FCDFEBFFFFFFFFFFFC001FFFF1A003FFFFFFE00FE17FAFFFFFFFFFFFF8007FFFC7031FFFFFFFC01F85FEBFF",
	mem_init1 => "FFFFFFFFFF001FFFC000FFFFFFFFF003C17FAFFFFFFFFFFFFE003FFC0007FFFFFFFFE0070BFEBFFFFFFFFFFFFE003FE0007FFFFFFFFFC02E6FFAFFFFFFFFFFFFFE037F801FFFFFFFFFFF81CF7FEBFFFFFFFFFFFFFF0DFF10FFFFFFFFFFFF8FC3FFAFFFFFFFFFFFFFFF8FFFE7FFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000020000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000000000000000000000080000000000000000000000000000000000000020",
	mem_init0 => "00000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000800000000000000000000000000000000000000200000000000000000000000000000000000000080000000000000000000000000000000000000020000000000000000000000000000000000000008000000000000000000000000000000000000002000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/team/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|drawTeam:team_menu|team13430x3:team|altsyncram:altsyncram_component|altsyncram_tas1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 13430,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \data|team_menu|testCount|ALT_INV_out\(13),
	portadatain => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y14_N0
\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555540555555555555555555555555555555005555555540555555555015555555550155555555005555555540155555555401555555550155555555405555555540055555555401555555550055555554005555555540055555555001555555400555555554005555",
	mem_init2 => "55550015555555001555555540055555555001555555554015555555001555555540055555555401555555554015555555500555555540055555555401555555550055555554001555555540055555555001555555500005555554001555555500055555555000015555500005555554000155555555000015555000015555540000555555555000555555000015555540000555555555401555555000555555540015555555540155555555401555555550055555554005555555540155555555005555555400155555554005555555500155555550000555555400155555550005555555500001555550000555555400015555555500001555500001555554",
	mem_init1 => "00005555555550005555550000155555400005555555500155555550005555555400155555550055555555500155555554005555555005555555550055555555401555555500155555555005555555540155555554015555555500155555554005555555540155555554015555555500555555554015555555540155555555005555555401555555554015555555500555555540055555555401555555550055555555400555555540055555555001555555554015555555400555555550015555555501555555554015555555500555555550155555555501555555554055555554015555555550155555555405555555400555555554015555555500555555",
	mem_init0 => "55400155555540055555555001555555554005555555400155555550005555555400055555554005555555500155555540000555555400055555550001555554000005555540000555555000015555540000155554000005555500000155555400555555540000155555000005555555005555555400555555550015555555550155555555005555555540155555555015555555550155555555405555555540555555555015555555540555555555005555555540555555555015555555550055555555005555555540155555555501555555550055555555401555555550055555555501555555554055555555005555555550055555555401555555540555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/large thunder/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder63x56x3:largethunder|altsyncram:altsyncram_component|altsyncram_g5t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3528,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005555555555",
	mem_init1 => "55555555555555555555555555555555555500555555555555555555540155555005555540155550015555401555550055554001555500155554005555400015540015555000555550000154000155500005555540000500001554000055555540055400005550000155554005555400155550005555005555540055555001555401555550055555401555500155554015555500555550055555001555540055555401555500555554015555500555554015555500555540155555005555540155550015555401555550055555400555500155554005555550055554005555500155555015555500555554015555405555550155555405555401555554055555",
	mem_init0 => "50155550015555401555550055555400155500155554005555550015554001555500055554000555500155554005555000015540005555000155400000550000155400005550000054000005500000155400555500000554000015554015554005555500155555501555540155555005555540555555015555540555554055555405555550155555401555540555555015555550055554015555500555555405555500555554015555500555554055555501555540155555005555540155554055555401555550055555555555540555555015555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/medium thunder/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder44x47x3:mediumthunder|altsyncram:altsyncram_component|altsyncram_49t1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 2068,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y8_N0
\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000001555550010400000005555555555555010540041000000501555555500155541551455500000555551040551555415555401100055540115111145405115545500055505054000000000000155415015401510000000000000054001014115500000000000000155001040054000000000000000054505101545000000000000000555000515400000000000000400154045550000000000000000045054104500000000000000010400050111500000000000000040000150145000000000000000000000450515000000000000000000004545515040000000000000000011101155550000000000000000011504010050000",
	mem_init1 => "00000000100004151515010000000000014000011515415500000000000400000051455055400000000000000000045550014000000000000000000115141150000000000000000000514101540000000000000000000450515500000000000000500001151155100000000001100400005144054400000000011105000004514151400000000111040000011450145100000001111114000051501501000000011111410001545401544000000551104040155015005514000015551040145401554015410000155510500100555500455500041555400540554415040155400101554000500410150151554001400000000040405015504550014544140000",
	mem_init0 => "14051405541154005115115000004045015401540051505505400005155055045500144000141540000054054045001445514150140001155151154005014001055000004541544550051101001000100001540510540140155505014550015451441400441555504400005554015401000405555401555500541055514001155415415555555400150050011154111555555554051554140100541405551555541041550101555105105105414100015540555500014500414000000145540455000455551050000404555410000400004140100110000154055154001510544001504441551000405555410051455555555555510555555040555555555555",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../FinalProjectFiles/Sprites/thundershock pikachu/image.colour.mif",
	init_file_layout => "port_a",
	logical_ram_name => "datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thpikachu53x57x3:thunderpikachu|altsyncram:altsyncram_component|altsyncram_mst1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 3021,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X6_Y13_N12
\data|colour|Mux2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~3_combout\ = ( \data|x|Mux1~1_combout\ & ( \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( (!\data|x|Mux1~0_combout\ & 
-- (\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(0))) # (\data|x|Mux1~0_combout\ & ((\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( !\data|x|Mux1~1_combout\ & ( 
-- \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( \data|x|Mux1~0_combout\ ) ) ) # ( \data|x|Mux1~1_combout\ & ( !\data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( 
-- (!\data|x|Mux1~0_combout\ & (\data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|q_a\(0))) # (\data|x|Mux1~0_combout\ & ((\data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|q_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100110101001100001111000011110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|L_tb|largethunder|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \data|attack_two|M_tb|mediumthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \data|x|ALT_INV_Mux1~0_combout\,
	datae => \data|x|ALT_INV_Mux1~1_combout\,
	dataf => \data|attack_two|tb_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \data|colour|Mux2~3_combout\);

-- Location: MLABCELL_X25_Y20_N45
\data|colour|Mux2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~4_combout\ = ( \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \data|colour|Mux2~3_combout\ & ( ((!\control|WideOr59~combout\ & 
-- (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(0))) # (\control|WideOr59~combout\ & ((\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) # (\data|colour|Mux0~4_combout\) ) ) ) # ( 
-- !\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \data|colour|Mux2~3_combout\ & ( (!\control|WideOr59~combout\ & (((\data|colour|Mux0~4_combout\)) # 
-- (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(0)))) # (\control|WideOr59~combout\ & (((\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & !\data|colour|Mux0~4_combout\)))) ) ) ) # ( 
-- \data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\data|colour|Mux2~3_combout\ & ( (!\control|WideOr59~combout\ & (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(0) & 
-- ((!\data|colour|Mux0~4_combout\)))) # (\control|WideOr59~combout\ & (((\data|colour|Mux0~4_combout\) # (\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\)))) ) ) ) # ( 
-- !\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\data|colour|Mux2~3_combout\ & ( (!\data|colour|Mux0~4_combout\ & ((!\control|WideOr59~combout\ & 
-- (\data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|q_a\(0))) # (\control|WideOr59~combout\ & ((\data|team_menu|team|altsyncram_component|auto_generated|ram_block1a3~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_two|S_tb|smallthunder|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \control|ALT_INV_WideOr59~combout\,
	datac => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datad => \data|colour|ALT_INV_Mux0~4_combout\,
	datae => \data|team_menu|team|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \data|colour|ALT_INV_Mux2~3_combout\,
	combout => \data|colour|Mux2~4_combout\);

-- Location: MLABCELL_X25_Y29_N0
\data|colour|Mux2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~9_combout\ = ( \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( \data|colour|Mux2~4_combout\ & ( (!\data|colour|Mux0~11_combout\) # ((!\data|colour|Mux0~12_combout\ & 
-- ((!\data|colour|Mux2~8_combout\))) # (\data|colour|Mux0~12_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( 
-- !\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( \data|colour|Mux2~4_combout\ & ( (!\data|colour|Mux0~11_combout\ & (((!\data|colour|Mux0~12_combout\)))) # (\data|colour|Mux0~11_combout\ & 
-- ((!\data|colour|Mux0~12_combout\ & ((!\data|colour|Mux2~8_combout\))) # (\data|colour|Mux0~12_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( 
-- \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( !\data|colour|Mux2~4_combout\ & ( (!\data|colour|Mux0~11_combout\ & (((\data|colour|Mux0~12_combout\)))) # (\data|colour|Mux0~11_combout\ & 
-- ((!\data|colour|Mux0~12_combout\ & ((!\data|colour|Mux2~8_combout\))) # (\data|colour|Mux0~12_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(0))))) ) ) ) # ( 
-- !\data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|q_a\(0) & ( !\data|colour|Mux2~4_combout\ & ( (\data|colour|Mux0~11_combout\ & ((!\data|colour|Mux0~12_combout\ & ((!\data|colour|Mux2~8_combout\))) # 
-- (\data|colour|Mux0~12_combout\ & (\data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|q_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010001001100001101110111111100000100011111110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|attack_three|draw_hurt_meowth|vtmeowth|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \data|colour|ALT_INV_Mux0~11_combout\,
	datac => \data|colour|ALT_INV_Mux2~8_combout\,
	datad => \data|colour|ALT_INV_Mux0~12_combout\,
	datae => \data|attack_three|draw_t_pika|thunderpikachu|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \data|colour|ALT_INV_Mux2~4_combout\,
	combout => \data|colour|Mux2~9_combout\);

-- Location: MLABCELL_X25_Y29_N18
\data|colour|Mux2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \data|colour|Mux2~17_combout\ = ( \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(0) & ( \data|colour|Mux2~9_combout\ & ( ((!\data|colour|Mux0~25_combout\ & (!\data|colour|Mux2~2_combout\)) # (\data|colour|Mux0~25_combout\ & 
-- ((\data|colour|Mux2~16_combout\)))) # (\data|colour|Mux0~24_combout\) ) ) ) # ( !\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(0) & ( \data|colour|Mux2~9_combout\ & ( (!\data|colour|Mux0~24_combout\ & 
-- ((!\data|colour|Mux0~25_combout\ & (!\data|colour|Mux2~2_combout\)) # (\data|colour|Mux0~25_combout\ & ((\data|colour|Mux2~16_combout\))))) # (\data|colour|Mux0~24_combout\ & (((\data|colour|Mux0~25_combout\)))) ) ) ) # ( 
-- \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(0) & ( !\data|colour|Mux2~9_combout\ & ( (!\data|colour|Mux0~24_combout\ & ((!\data|colour|Mux0~25_combout\ & (!\data|colour|Mux2~2_combout\)) # (\data|colour|Mux0~25_combout\ & 
-- ((\data|colour|Mux2~16_combout\))))) # (\data|colour|Mux0~24_combout\ & (((!\data|colour|Mux0~25_combout\)))) ) ) ) # ( !\data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|q_a\(0) & ( !\data|colour|Mux2~9_combout\ & ( 
-- (!\data|colour|Mux0~24_combout\ & ((!\data|colour|Mux0~25_combout\ & (!\data|colour|Mux2~2_combout\)) # (\data|colour|Mux0~25_combout\ & ((\data|colour|Mux2~16_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001100101100001011110010000011100011111011001110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \data|colour|ALT_INV_Mux2~2_combout\,
	datab => \data|colour|ALT_INV_Mux0~24_combout\,
	datac => \data|colour|ALT_INV_Mux0~25_combout\,
	datad => \data|colour|ALT_INV_Mux2~16_combout\,
	datae => \data|attack_one|draw_pika|pika|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	dataf => \data|colour|ALT_INV_Mux2~9_combout\,
	combout => \data|colour|Mux2~17_combout\);

-- Location: M10K_X5_Y32_N0
\VGA|VideoMemory|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\VGA|VideoMemory|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init1 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	mem_init0 => "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout\,
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N6
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ = (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a24~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a27~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y26_N0
\VGA|VideoMemory|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode393w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y33_N0
\VGA|VideoMemory|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode383w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y37_N0
\VGA|VideoMemory|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode403w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\VGA|VideoMemory|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode373w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N30
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\))) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout\)) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout\))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( 
-- (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout\ & \VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a18~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a15~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a21~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a12~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\);

-- Location: M10K_X26_Y30_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode326w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w\(3),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y25_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode353w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X14_Y37_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode343w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\VGA|VideoMemory|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "white.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_g8m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 76800,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 76800,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode363w\(3),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout\,
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus\);

-- Location: LABCELL_X18_Y29_N54
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) 
-- & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ & ( \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ & 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0))))) ) ) ) # ( 
-- \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((\VGA|VideoMemory|auto_generated|out_address_reg_b\(0))) # 
-- (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)))) ) ) ) # ( 
-- !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ & ( !\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout\ & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- (\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\)) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a9~portbdataout\,
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X18_Y29_N36
\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\ = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( 
-- \VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3) & \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout\) ) ) ) # ( 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(3)) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\)) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout\ & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(2) & ( 
-- (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout\ & \VGA|VideoMemory|auto_generated|out_address_reg_b\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111100101111001000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	datab => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~0_combout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(3),
	datad => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~2_combout\,
	datae => \VGA|VideoMemory|auto_generated|mux3|ALT_INV_l4_w0_n0_mux_dataout~1_combout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(2),
	combout => \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


