$date
	Sat Oct 22 20:18:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#310972
b10100 !
1"
#310974
b10100 &
b10100 %
1$
#310975
0"
#310978
b1010 &
b1010 %
#310982
b101 &
b101 %
#310986
b10000 &
b10000 %
#310990
b1000 &
b1000 %
#310994
b100 &
b100 %
#310998
b10 &
b10 %
#311002
b1 &
b1 %
1#
#311006
b0 &
0#
b0 %
0$
#1273859
b10001 !
1"
#1273862
b10001 &
b10001 %
1$
#1273863
0"
#1273866
b110100 &
b110100 %
#1273870
b11010 &
b11010 %
#1273874
b1101 &
b1101 %
#1273878
b101000 &
b101000 %
#1273882
b10100 &
b10100 %
#1273886
b1010 &
b1010 %
#1273890
b101 &
b101 %
#1273894
b10000 &
b10000 %
#1273898
b1000 &
b1000 %
#1273902
b100 &
b100 %
#1273906
b10 &
b10 %
#1273910
b1 &
1#
b1 %
#1273914
b0 &
b0 %
0#
0$
#2274580
b100 !
1"
#2274582
b100 &
b100 %
1$
#2274583
0"
#2274586
b10 &
b10 %
#2274590
b1 &
1#
b1 %
#2274594
b0 &
b0 %
0#
0$
#4500012
