import "primitives/core.futil";
import "primitives/memories.futil";
import "primitives/binary_operators.futil";
component fifo(cmd: 2, value: 32) -> () {
  cells {
    mem = seq_mem_d1(32, 10, 32);
    next_write = std_reg(32);
    next_read = std_reg(32);
    ref ans = std_reg(32);
    ref err = std_reg(1);
    len = std_reg(32);
    eq_1 = std_eq(2);
    eq_2 = std_eq(2);
    eq_3 = std_eq(2);
    eq_4 = std_eq(32);
    eq_5 = std_eq(32);
    eq_6 = std_eq(32);
    eq_7 = std_eq(32);
    next_write_incr = std_add(32);
    next_read_incr = std_add(32);
    len_incr = std_add(32);
    len_decr = std_sub(32);
  }
  wires {
    comb group eq_1_group {
      eq_1.left = cmd;
      eq_1.right = 2'd0;
    }
    comb group eq_2_group {
      eq_2.left = cmd;
      eq_2.right = 2'd1;
    }
    comb group eq_3_group {
      eq_3.left = cmd;
      eq_3.right = 2'd2;
    }
    comb group eq_4_group {
      eq_4.left = next_write.out;
      eq_4.right = 32'd10;
    }
    comb group eq_5_group {
      eq_5.left = next_read.out;
      eq_5.right = 32'd10;
    }
    comb group eq_6_group {
      eq_6.left = len.out;
      eq_6.right = 32'd0;
    }
    comb group eq_7_group {
      eq_7.left = len.out;
      eq_7.right = 32'd10;
    }
    group next_write_incr_group {
      next_write_incr.left = next_write.out;
      next_write_incr.right = 32'd1;
      next_write.write_en = 1'd1;
      next_write.in = next_write_incr.out;
      next_write_incr_group[done] = next_write.done;
    }
    group next_read_incr_group {
      next_read_incr.left = next_read.out;
      next_read_incr.right = 32'd1;
      next_read.write_en = 1'd1;
      next_read.in = next_read_incr.out;
      next_read_incr_group[done] = next_read.done;
    }
    group len_incr_group {
      len_incr.left = len.out;
      len_incr.right = 32'd1;
      len.write_en = 1'd1;
      len.in = len_incr.out;
      len_incr_group[done] = len.done;
    }
    group len_decr_group {
      len_decr.left = len.out;
      len_decr.right = 32'd1;
      len.write_en = 1'd1;
      len.in = len_decr.out;
      len_decr_group[done] = len.done;
    }
    group flash_write {
      next_write.in = 32'd0;
      next_write.write_en = 1'd1;
      flash_write[done] = next_write.done;
    }
    group flash_read {
      next_read.in = 32'd0;
      next_read.write_en = 1'd1;
      flash_read[done] = next_read.done;
    }
    group raise_err {
      err.in = 1'd1;
      err.write_en = 1'd1;
      raise_err[done] = err.done;
    }
    group flash_ans {
      ans.in = 32'd0;
      ans.write_en = 1'd1;
      flash_ans[done] = ans.done;
    }
    group write_payload_to_mem {
      mem.addr0 = next_write.out;
      mem.write_en = 1'd1;
      mem.write_data = value;
      write_payload_to_mem[done] = mem.write_done;
    }
    group read_payload_from_mem_phase1 {
      mem.addr0 = next_read.out;
      mem.read_en = 1'd1;
      read_payload_from_mem_phase1[done] = mem.read_done;
    }
    group read_payload_from_mem_phase2 {
      ans.write_en = 1'd1;
      ans.in = mem.read_data;
      read_payload_from_mem_phase2[done] = ans.done;
    }
  }
  control {
    seq {
      par {
        if eq_1.out with eq_1_group {
          if eq_6.out with eq_6_group {
            seq {
              raise_err;
              flash_ans;
            }
          } else {
            seq {
              read_payload_from_mem_phase1;
              read_payload_from_mem_phase2;
              next_read_incr_group;
              if eq_5.out with eq_5_group {
                flash_read;
              }
              len_decr_group;
            }
          }
        }
        if eq_2.out with eq_2_group {
          if eq_6.out with eq_6_group {
            seq {
              raise_err;
              flash_ans;
            }
          } else {
            seq {
              read_payload_from_mem_phase1;
              read_payload_from_mem_phase2;
            }
          }
        }
        if eq_3.out with eq_3_group {
          if eq_7.out with eq_7_group {
            seq {
              raise_err;
              flash_ans;
            }
          } else {
            seq {
              write_payload_to_mem;
              next_write_incr_group;
              if eq_4.out with eq_4_group {
                flash_write;
              }
              len_incr_group;
            }
          }
        }
      }
    }
  }
}
component main() -> () {
  cells {
    @external commands = seq_mem_d1(2, 20000, 32);
    @external values = seq_mem_d1(32, 20000, 32);
    @external ans_mem = seq_mem_d1(32, 20000, 32);
    myqueue = fifo();
    err = std_reg(1);
    ans = std_reg(32);
    i = std_reg(32);
    j = std_reg(32);
    command = std_reg(2);
    value = std_reg(32);
    i_incr = std_add(32);
    j_incr = std_add(32);
    le_1 = std_le(2);
    lt_2 = std_lt(32);
    not_3 = std_not(1);
  }
  wires {
    group i_incr_group {
      i_incr.left = i.out;
      i_incr.right = 32'd1;
      i.write_en = 1'd1;
      i.in = i_incr.out;
      i_incr_group[done] = i.done;
    }
    group j_incr_group {
      j_incr.left = j.out;
      j_incr.right = 32'd1;
      j.write_en = 1'd1;
      j.in = j_incr.out;
      j_incr_group[done] = j.done;
    }
    group lower_err {
      err.in = 1'd0;
      err.write_en = 1'd1;
      lower_err[done] = err.done;
    }
    comb group le_1_group {
      le_1.left = command.out;
      le_1.right = 2'd1;
    }
    group read_cmd_phase1 {
      commands.addr0 = i.out;
      commands.read_en = 1'd1;
      read_cmd_phase1[done] = commands.read_done;
    }
    group write_cmd_phase2 {
      command.write_en = 1'd1;
      command.in = commands.read_data;
      write_cmd_phase2[done] = command.done;
    }
    group read_value {
      values.addr0 = i.out;
      values.read_en = 1'd1;
      read_value[done] = values.read_done;
    }
    group write_value_to_reg {
      value.write_en = 1'd1;
      value.in = values.read_data;
      write_value_to_reg[done] = value.done;
    }
    group write_ans {
      ans_mem.addr0 = j.out;
      ans_mem.write_en = 1'd1;
      ans_mem.write_data = ans.out;
      write_ans[done] = ans_mem.write_done;
    }
    comb group lt_2_group {
      lt_2.left = i.out;
      lt_2.right = 32'd20000;
    }
    comb group not_3_group {
      not_3.in = err.out;
    }
  }
  control {
    while lt_2.out with lt_2_group {
      seq {
        read_cmd_phase1;
        write_cmd_phase2;
        read_value;
        write_value_to_reg;
        invoke myqueue[ans=ans, err=err](cmd=command.out, value=value.out)();
        if not_3.out with not_3_group {
          if le_1.out with le_1_group {
            seq {
              write_ans;
              j_incr_group;
            }
          }
        }
        lower_err;
        i_incr_group;
      }
    }
  }
}
