
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[3] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.42   -0.08 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.28    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.31    0.35    0.65 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.31    0.03    0.68 v sb_0__8_.mux_bottom_track_13.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.43    1.11 v sb_0__8_.mux_bottom_track_13.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    1.11 v sb_0__8_.mux_bottom_track_13.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.15    0.44    1.55 v sb_0__8_.mux_bottom_track_13.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.15    0.00    1.55 v sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.20    0.33    1.88 v sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.04                           sb_0__8_.mux_bottom_track_13.out (net)
                  0.20    0.00    1.89 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.39    2.27 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.08    0.00    2.27 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.61 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.07    0.00    2.61 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.35    2.95 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.09    0.00    2.95 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.37    3.33 v cby_0__8_.cby_0__1_.mux_right_ipin_0.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.33 v cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.16    3.48 v cby_0__8_.cby_0__1_.mux_right_ipin_0.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_ (net)
                  0.07    0.00    3.48 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.31    3.79 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[3] (net)
                  0.20    0.01    3.80 v gfpga_pad_io_soc_out[3] (out)
                                  3.80   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.80   data arrival time
-----------------------------------------------------------------------------
                                114.10   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[2] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.42   -0.08 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.28    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.30    0.34    0.63 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_1__pin_inpad_0_ (net)
                  0.31    0.03    0.67 v sb_0__8_.mux_bottom_track_9.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.42    1.09 v sb_0__8_.mux_bottom_track_9.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.07    0.00    1.09 v sb_0__8_.mux_bottom_track_9.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.45    1.54 v sb_0__8_.mux_bottom_track_9.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.17    0.00    1.55 v sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.18    0.33    1.87 v sb_0__8_.mux_bottom_track_9.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.04                           sb_0__8_.mux_bottom_track_9.out (net)
                  0.18    0.00    1.88 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l1_in_1_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.37    2.25 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l1_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.07    0.00    2.25 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.33    2.58 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.07    0.00    2.58 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.34    2.92 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.07    0.00    2.92 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.11    0.38    3.30 v cby_0__8_.cby_0__1_.mux_right_ipin_1.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.11    0.00    3.30 v cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.08    0.16    3.46 v cby_0__8_.cby_0__1_.mux_right_ipin_1.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_ (net)
                  0.08    0.00    3.46 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.31    3.77 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__1.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[2] (net)
                  0.20    0.01    3.78 v gfpga_pad_io_soc_out[2] (out)
                                  3.78   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                114.12   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[1] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.42   -0.08 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.28    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.31    0.34    0.64 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_2__pin_inpad_0_ (net)
                  0.32    0.04    0.68 v sb_0__8_.mux_bottom_track_5.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.06    0.42    1.10 v sb_0__8_.mux_bottom_track_5.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.00                           sb_0__8_.mux_bottom_track_5.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.06    0.00    1.10 v sb_0__8_.mux_bottom_track_5.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.17    0.45    1.55 v sb_0__8_.mux_bottom_track_5.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_0__8_.mux_bottom_track_5.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.17    0.00    1.55 v sb_0__8_.mux_bottom_track_5.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.16    0.31    1.86 v sb_0__8_.mux_bottom_track_5.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.03                           sb_0__8_.mux_bottom_track_5.out (net)
                  0.16    0.00    1.86 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.38    2.24 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    2.24 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.59 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_5_X (net)
                  0.08    0.00    2.59 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.94 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    2.94 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.37    3.31 v cby_0__8_.cby_0__1_.mux_right_ipin_2.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.31 v cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.07    0.15    3.46 v cby_0__8_.cby_0__1_.mux_right_ipin_2.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_ (net)
                  0.07    0.00    3.47 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.77 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__2.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[1] (net)
                  0.20    0.01    3.78 v gfpga_pad_io_soc_out[1] (out)
                                  3.78   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                114.12   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: gfpga_pad_io_soc_out[0] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.42   -0.08 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.28    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.29 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.29 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.30    0.34    0.63 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_3__pin_inpad_0_ (net)
                  0.30    0.03    0.66 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.43    1.09 v sb_0__8_.mux_bottom_track_19.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.08    0.00    1.09 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.12    0.40    1.49 v sb_0__8_.mux_bottom_track_19.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.02                           sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.12    0.00    1.49 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.17    0.24    1.73 v sb_0__8_.mux_bottom_track_19.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     4    0.03                           sb_0__8_.mux_bottom_track_19.out (net)
                  0.17    0.00    1.74 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l1_in_2_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.07    0.37    2.10 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l1_in_2_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_2_X (net)
                  0.07    0.00    2.10 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l2_in_1_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.35    2.45 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l2_in_1_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_6_X (net)
                  0.08    0.00    2.45 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.08    0.34    2.79 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l3_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_9_X (net)
                  0.08    0.00    2.79 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.36    3.15 v cby_0__8_.cby_0__1_.mux_right_ipin_3.mux_l4_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__mux2_1_11_X (net)
                  0.09    0.00    3.15 v cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.14    3.30 v cby_0__8_.cby_0__1_.mux_right_ipin_3.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           cby_0__8_.cby_0__1_.left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_ (net)
                  0.06    0.00    3.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/A (sky130_fd_sc_hd__ebufn_8)
                  0.20    0.30    3.60 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_0_.OUT_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
     1    0.13                           gfpga_pad_io_soc_out[0] (net)
                  0.20    0.01    3.60 v gfpga_pad_io_soc_out[0] (out)
                                  3.60   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -3.60   data arrival time
-----------------------------------------------------------------------------
                                114.30   slack (MET)


Startpoint: isol_n (input port clocked by clk0)
Endpoint: chany_bottom_out_0[23] (output port clocked by clk0)
Path Group: clk0
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk0 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         -0.50   -0.50 v input external delay
                  0.50    0.00   -0.50 v isol_n (in)
     2    0.00                           isol_n (net)
                  0.50    0.00   -0.50 v input67/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.14    0.42   -0.08 v input67/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     8    0.03                           net67 (net)
                  0.14    0.00   -0.08 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/B_N (sky130_fd_sc_hd__or2b_2)
                  0.12    0.28    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.ISOL_EN_GATE/X (sky130_fd_sc_hd__or2b_2)
     3    0.02                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.gfpga_pad_io_soc_dir (net)
                  0.12    0.00    0.20 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/A (sky130_fd_sc_hd__inv_1)
                  0.07    0.10    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.INV_SOC_DIR/Y (sky130_fd_sc_hd__inv_1)
     1    0.01                           cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.SOC_DIR_N (net)
                  0.07    0.00    0.30 v cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/TE_B (sky130_fd_sc_hd__ebufn_8)
                  0.84    0.67    0.97 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__0.logical_tile_io_mode_physical__iopad_0.io_0_.IN_PROTECT_GATE/Z (sky130_fd_sc_hd__ebufn_8)
    11    0.14                           right_width_0_height_0_subtile_0__pin_inpad_0_ (net)
                  0.84    0.03    0.99 ^ sb_0__8_.mux_bottom_track_13.mux_l1_in_0_/A0 (sky130_fd_sc_hd__mux2_1)
                  0.09    0.28    1.27 ^ sb_0__8_.mux_bottom_track_13.mux_l1_in_0_/X (sky130_fd_sc_hd__mux2_1)
     1    0.01                           sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__mux2_1_0_X (net)
                  0.09    0.00    1.27 ^ sb_0__8_.mux_bottom_track_13.mux_l2_in_0_/A1 (sky130_fd_sc_hd__mux2_1)
                  0.23    0.29    1.56 ^ sb_0__8_.mux_bottom_track_13.mux_l2_in_0_/X (sky130_fd_sc_hd__mux2_1)
     2    0.03                           sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__mux2_1_1_X (net)
                  0.23    0.00    1.56 ^ sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__buf_4_0_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.41    0.42    1.98 ^ sb_0__8_.mux_bottom_track_13.sky130_fd_sc_hd__buf_4_0_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.04                           sb_0__8_.mux_bottom_track_13.out (net)
                  0.41    0.00    1.98 ^ _157_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.30    0.39    2.37 ^ _157_/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.06                           net124 (net)
                  0.30    0.00    2.37 ^ output124/A (sky130_fd_sc_hd__buf_12)
                  0.15    0.25    2.62 ^ output124/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           chany_bottom_out_0[23] (net)
                  0.15    0.01    2.63 ^ chany_bottom_out_0[23] (out)
                                  2.63   data arrival time

                  0.00  120.00  120.00   clock clk0 (rise edge)
                          0.00  120.00   clock network delay (ideal)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                115.27   slack (MET)


Startpoint: sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.55 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00    0.55 ^ sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.09    0.48    1.03 v sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_2)
     2    0.03                           net77 (net)
                  0.09    0.00    1.03 v output77/A (sky130_fd_sc_hd__buf_12)
                  0.08    0.20    1.23 v output77/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail (net)
                  0.08    0.01    1.24 v ccff_tail (out)
                                  1.24   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.24   data arrival time
-----------------------------------------------------------------------------
                                116.66   slack (MET)


Startpoint: cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: ccff_tail_0 (output port clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_10_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.19    0.54 ^ clkbuf_4_10_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.03                           clknet_4_10_0_prog_clk (net)
                  0.06    0.00    0.54 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.18    0.45    0.99 ^ cby_0__8_.grid_io_left_left_0__1_.logical_tile_io_mode_io__3.logical_tile_io_mode_physical__iopad_0.io_sky130_fd_sc_hd__dfrtp_1_mem.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           net78 (net)
                  0.18    0.00    0.99 ^ output78/A (sky130_fd_sc_hd__buf_12)
                  0.15    0.22    1.21 ^ output78/X (sky130_fd_sc_hd__buf_12)
     1    0.12                           ccff_tail_0 (net)
                  0.15    0.00    1.22 ^ ccff_tail_0 (out)
                                  1.22   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock network delay (propagated)
                         -0.10  119.90   clock uncertainty
                          0.00  119.90   clock reconvergence pessimism
                         -2.00  117.90   output external delay
                                117.90   data required time
-----------------------------------------------------------------------------
                                117.90   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                116.68   slack (MET)


Startpoint: ccff_head_0 (input port clocked by prog_clk)
Endpoint: cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         -1.00   -1.00 ^ input external delay
                  0.50    0.00   -1.00 ^ ccff_head_0 (in)
     2    0.02                           ccff_head_0 (net)
                  0.50    0.00   -1.00 ^ hold338/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.36   -0.64 ^ hold338/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net543 (net)
                  0.05    0.00   -0.64 ^ hold125/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.11    0.54   -0.09 ^ hold125/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net330 (net)
                  0.11    0.00   -0.09 ^ hold339/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.05    0.28    0.19 ^ hold339/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net544 (net)
                  0.05    0.00    0.19 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.07    0.51    0.70 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net206 (net)
                  0.07    0.00    0.70 ^ hold340/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.08    0.29    0.99 ^ hold340/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net545 (net)
                  0.08    0.00    0.99 ^ hold126/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.11    0.32    1.31 ^ hold126/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net331 (net)
                  0.11    0.00    1.31 ^ hold341/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.07    0.53    1.84 ^ hold341/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net546 (net)
                  0.07    0.00    1.84 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.13    0.15    2.00 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.13    0.00    2.00 ^ hold342/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.30    2.30 ^ hold342/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net547 (net)
                  0.07    0.00    2.30 ^ hold127/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.07    0.28    2.59 ^ hold127/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.01                           net332 (net)
                  0.07    0.00    2.59 ^ hold2/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.26    2.85 ^ hold2/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net207 (net)
                  0.04    0.00    2.85 ^ hold128/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.04    0.25    3.10 ^ hold128/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     1    0.00                           net333 (net)
                  0.04    0.00    3.10 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_4)
                                  3.10   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  120.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01  120.32 ^ clkbuf_4_0_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.08    0.19  120.50 ^ clkbuf_4_0_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.04                           clknet_4_0_0_prog_clk (net)
                  0.08    0.00  120.51 ^ cby_0__8_.cby_0__1_.mem_right_ipin_0.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.10  120.41   clock uncertainty
                          0.00  120.41   clock reconvergence pessimism
                         -0.06  120.35   library setup time
                                120.35   data required time
-----------------------------------------------------------------------------
                                120.35   data required time
                                 -3.10   data arrival time
-----------------------------------------------------------------------------
                                117.25   slack (MET)


Startpoint: sb_0__8_.mem_bottom_track_3.sky130_fd_sc_hd__dfrtp_1_1_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__8_.mem_bottom_track_5.sky130_fd_sc_hd__dfrtp_1_0_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.19    0.55 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00    0.55 ^ sb_0__8_.mem_bottom_track_3.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.38    0.60    1.15 ^ sb_0__8_.mem_bottom_track_3.sky130_fd_sc_hd__dfrtp_1_1_/Q (sky130_fd_sc_hd__dfrtp_1)
     4    0.04                           sb_0__8_.mem_bottom_track_3.ccff_tail (net)
                  0.38    0.00    1.15 ^ hold243/A (sky130_fd_sc_hd__clkdlybuf4s25_1)
                  0.39    0.59    1.75 ^ hold243/X (sky130_fd_sc_hd__clkdlybuf4s25_1)
     3    0.04                           net448 (net)
                  0.39    0.00    1.75 ^ hold65/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.37    0.40    2.15 ^ hold65/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     2    0.04                           net270 (net)
                  0.37    0.00    2.16 ^ hold244/A (sky130_fd_sc_hd__dlygate4sd3_1)
                  0.27    0.81    2.97 ^ hold244/X (sky130_fd_sc_hd__dlygate4sd3_1)
     2    0.03                           net449 (net)
                  0.27    0.00    2.97 ^ sb_0__8_.mem_bottom_track_5.sky130_fd_sc_hd__dfrtp_1_0_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.97   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  120.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.00  120.32 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  120.49 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00  120.50 ^ sb_0__8_.mem_bottom_track_5.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.10  120.40   clock uncertainty
                          0.05  120.45   clock reconvergence pessimism
                         -0.11  120.34   library setup time
                                120.34   data required time
-----------------------------------------------------------------------------
                                120.34   data required time
                                 -2.97   data arrival time
-----------------------------------------------------------------------------
                                117.37   slack (MET)


Startpoint: sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_0_
            (rising edge-triggered flip-flop clocked by prog_clk)
Endpoint: sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_1_
          (rising edge-triggered flip-flop clocked by prog_clk)
Path Group: prog_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock prog_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.50    0.00    0.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00    0.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.34    0.35 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.01    0.35 ^ clkbuf_4_12_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.06    0.18    0.54 ^ clkbuf_4_12_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
     6    0.02                           clknet_4_12_0_prog_clk (net)
                  0.06    0.00    0.54 ^ sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.16    0.43    0.97 ^ sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_0_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.02                           sb_0__8_.mem_bottom_track_51.mem_out[0] (net)
                  0.16    0.00    0.97 ^ hold169/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.24    0.68    1.65 ^ hold169/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     3    0.02                           net374 (net)
                  0.24    0.00    1.65 ^ hold21/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.48    0.46    2.12 ^ hold21/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.05                           net226 (net)
                  0.48    0.01    2.12 ^ hold170/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
                  0.13    0.67    2.79 ^ hold170/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.01                           net375 (net)
                  0.13    0.00    2.79 ^ sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_1_/D (sky130_fd_sc_hd__dfrtp_2)
                                  2.79   data arrival time

                        120.00  120.00   clock prog_clk (rise edge)
                          0.00  120.00   clock source latency
                  0.50    0.00  120.00 ^ prog_clk (in)
     2    0.03                           prog_clk (net)
                  0.51    0.00  120.00 ^ clkbuf_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.15    0.31  120.31 ^ clkbuf_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_16)
    32    0.14                           clknet_0_prog_clk (net)
                  0.15    0.00  120.32 ^ clkbuf_4_7_0_prog_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.07    0.18  120.49 ^ clkbuf_4_7_0_prog_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.03                           clknet_4_7_0_prog_clk (net)
                  0.07    0.00  120.50 ^ sb_0__8_.mem_bottom_track_51.sky130_fd_sc_hd__dfrtp_1_1_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.10  120.40   clock uncertainty
                          0.03  120.43   clock reconvergence pessimism
                         -0.08  120.35   library setup time
                                120.35   data required time
-----------------------------------------------------------------------------
                                120.35   data required time
                                 -2.79   data arrival time
-----------------------------------------------------------------------------
                                117.56   slack (MET)


