// Seed: 2379715962
module module_0;
  wire id_1;
  assign id_2 = -1;
  assign id_1 = id_1;
  wor id_3;
  supply0 id_4, id_5;
  wire id_6;
  assign id_3 = id_4;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10 = id_6;
  assign id_3 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  tri0 id_3;
  initial id_2 <= -1 - -1 && id_3;
  wire id_4;
  tri0 id_5;
  assign id_3 = id_1;
  supply0 id_6;
  wire id_7;
  final id_6 = id_5 - -1'b0;
  module_0 modCall_1 ();
  wire id_8;
endmodule
