# compile verilog/system verilog design source files
verilog xil_defaultlib "/home/mariolima/Desktop/vespa_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v" --include "../../../../VeSPA_Pipeline.srcs/sources_1/new" --include "../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/e61c/src" --include "../../../../VeSPA_Pipeline.ip_user_files/ipstatic" -d "BUS_MSB=31" -d "BUS_WIDTH=32" \
"../../../../VeSPA_Pipeline.srcs/sources_1/new/interruptController.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/ip/RAM/sim/RAM.v" \
"../../../../VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/d598/src/CustomInterconnect.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CustomInterconnect_0_0/sim/design_1_CustomInterconnect_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/cee3/src/gpio.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/cee3/src/Gpio_Slave.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_GPIO_Slave_0_0/sim/design_1_GPIO_Slave_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/5d81/src/UartBaudRate.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/5d81/src/UartRx.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/5d81/src/UartTx.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/5d81/src/Uart.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_UartSlave_0_0/sim/design_1_UartSlave_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/5436/src/timer.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/5436/src/timerSlave.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_timerSlave_0_0/sim/design_1_timerSlave_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_interruptController_0_0/sim/design_1_interruptController_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/ps2_new.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/762d/src/custom_ps2_interface.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_PS2_Slave_0_0/sim/design_1_PS2_Slave_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_memory_wrapper_0_0/sim/design_1_memory_wrapper_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/sim/CodeMemory.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/ALU.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/ControlUnit.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/DecodeExecuteReg.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/ExecuteMemoryReg.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/FetchDecodeReg.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/HazardUnit.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/InstructionDecode.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/InstructionExecute.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/InstructionFetch.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/InstructionMemory.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/InstructionWriteBack.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/MemoryWriteBackReg.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/RegisterFile.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/check_branchcond.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/control_hazards.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/forwarding_unit.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ipshared/e61c/src/CPU.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/ip/design_1_CPU_0_0/sim/design_1_CPU_0_0.v" \
"../../../../VeSPA_Pipeline.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../VeSPA_Pipeline.srcs/sim_1/new/SoC_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
