<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.05.01.12:47:39"
 outputDirectory="D:/Mega/Documents/CS/TLoB/quatusExamples2/unnamed/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC7C7F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8_H7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ALTERA_AXI4_MASTER_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_ALTERA_AXI4_MASTER_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLOCK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="altera_axi4_master" kind="axi4" start="1">
   <property name="associatedClock" value="clock" />
   <property name="associatedReset" value="reset_sink" />
   <property name="trustzoneAware" value="true" />
   <property name="maximumOutstandingReads" value="1" />
   <property name="maximumOutstandingWrites" value="1" />
   <property name="maximumOutstandingTransactions" value="1" />
   <property name="readIssuingCapability" value="1" />
   <property name="writeIssuingCapability" value="1" />
   <property name="combinedIssuingCapability" value="1" />
   <port name="araddr" direction="output" role="araddr" width="14" />
   <port name="arburst" direction="output" role="arburst" width="2" />
   <port name="arcache" direction="output" role="arcache" width="4" />
   <port name="arid" direction="output" role="arid" width="1" />
   <port name="arlen" direction="output" role="arlen" width="8" />
   <port name="arlock" direction="output" role="arlock" width="1" />
   <port name="arprot" direction="output" role="arprot" width="3" />
   <port name="arqos" direction="output" role="arqos" width="4" />
   <port name="arready" direction="input" role="arready" width="1" />
   <port name="arregion" direction="output" role="arregion" width="4" />
   <port name="arsize" direction="output" role="arsize" width="3" />
   <port name="arvalid" direction="output" role="arvalid" width="1" />
   <port name="awaddr" direction="output" role="awaddr" width="14" />
   <port name="awburst" direction="output" role="awburst" width="2" />
   <port name="awcache" direction="output" role="awcache" width="4" />
   <port name="awid" direction="output" role="awid" width="1" />
   <port name="awlen" direction="output" role="awlen" width="8" />
   <port name="awlock" direction="output" role="awlock" width="1" />
   <port name="awprot" direction="output" role="awprot" width="3" />
   <port name="awqos" direction="output" role="awqos" width="4" />
   <port name="awready" direction="input" role="awready" width="1" />
   <port name="awregion" direction="output" role="awregion" width="4" />
   <port name="awsize" direction="output" role="awsize" width="3" />
   <port name="awvalid" direction="output" role="awvalid" width="1" />
   <port name="bid" direction="input" role="bid" width="1" />
   <port name="bready" direction="output" role="bready" width="1" />
   <port name="bresp" direction="input" role="bresp" width="2" />
   <port name="bvalid" direction="input" role="bvalid" width="1" />
   <port name="rdata" direction="input" role="rdata" width="128" />
   <port name="rid" direction="input" role="rid" width="1" />
   <port name="rlast" direction="input" role="rlast" width="1" />
   <port name="rready" direction="output" role="rready" width="1" />
   <port name="rresp" direction="input" role="rresp" width="2" />
   <port name="rvalid" direction="input" role="rvalid" width="1" />
   <port name="wdata" direction="output" role="wdata" width="128" />
   <port name="wlast" direction="output" role="wlast" width="1" />
   <port name="wready" direction="input" role="wready" width="1" />
   <port name="wstrb" direction="output" role="wstrb" width="16" />
   <port name="wvalid" direction="output" role="wvalid" width="1" />
  </interface>
  <interface name="clock" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="CLK" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset_sink" kind="reset" start="0">
   <property name="associatedClock" value="clock" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="RST_N" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="unnamed:1.0:AUTO_ALTERA_AXI4_MASTER_ADDRESS_MAP=,AUTO_ALTERA_AXI4_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_CLOCK_CLOCK_DOMAIN=-1,AUTO_CLOCK_CLOCK_RATE=-1,AUTO_CLOCK_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC7C7F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8_H7,AUTO_GENERATION_ID=1651405658,AUTO_UNIQUE_ID=(axiMaster:1.0:)"
   instancePathKey="unnamed"
   kind="unnamed"
   version="1.0"
   name="unnamed">
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLOCK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLOCK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1651405658" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7C7F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_ALTERA_AXI4_MASTER_ADDRESS_MAP" value="" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter
     name="AUTO_ALTERA_AXI4_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/unnamed/synthesis/unnamed.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/unnamed/synthesis/submodules/axiMaster_synth.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/unnamed.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/axiMaster_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="unnamed">queue size: 0 starting:unnamed "unnamed"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="unnamed"><![CDATA["<b>unnamed</b>" reuses <b>axiMaster</b> "<b>submodules/axiMaster_synth</b>"]]></message>
   <message level="Debug" culprit="unnamed">queue size: 0 starting:axiMaster "submodules/axiMaster_synth"</message>
   <message level="Info" culprit="axiMaster_0"><![CDATA["<b>unnamed</b>" instantiated <b>axiMaster</b> "<b>axiMaster_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="axiMaster:1.0:"
   instancePathKey="unnamed:.:axiMaster_0"
   kind="axiMaster"
   version="1.0"
   name="axiMaster_synth">
  <generatedFiles>
   <file
       path="D:/Mega/Documents/CS/TLoB/quatusExamples2/unnamed/synthesis/submodules/axiMaster_synth.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/Mega/Documents/CS/TLoB/quatusExamples2/axiMaster_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="unnamed" as="axiMaster_0" />
  <messages>
   <message level="Debug" culprit="unnamed">queue size: 0 starting:axiMaster "submodules/axiMaster_synth"</message>
   <message level="Info" culprit="axiMaster_0"><![CDATA["<b>unnamed</b>" instantiated <b>axiMaster</b> "<b>axiMaster_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
