// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcache_module.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XCache_module_CfgInitialize(XCache_module *InstancePtr, XCache_module_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Bus_a_BaseAddress = ConfigPtr->Bus_a_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XCache_module_Start(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL) & 0x80;
    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL, Data | 0x01);
}

u32 XCache_module_IsDone(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XCache_module_IsIdle(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XCache_module_IsReady(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XCache_module_EnableAutoRestart(XCache_module *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL, 0x80);
}

void XCache_module_DisableAutoRestart(XCache_module *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_AP_CTRL, 0);
}

void XCache_module_SetApplist_base_addr(XCache_module *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_APPLIST_BASE_ADDR_DATA, Data);
}

u32 XCache_module_GetApplist_base_addr(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_APPLIST_BASE_ADDR_DATA);
    return Data;
}

u32 XCache_module_GetOutappid(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_OUTAPPID_DATA);
    return Data;
}

u32 XCache_module_GetOuthwsw(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_OUTHWSW_DATA);
    return Data;
}

u32 XCache_module_GetOutstateaddr(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_OUTSTATEADDR_DATA);
    return Data;
}

u32 XCache_module_GetOutlogaddr(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_OUTLOGADDR_DATA);
    return Data;
}

u32 XCache_module_GetOutreadindex(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_OUTREADINDEX_DATA);
    return Data;
}

void XCache_module_SetInappid(XCache_module *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_INAPPID_DATA, Data);
}

u32 XCache_module_GetInappid(XCache_module *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_INAPPID_DATA);
    return Data;
}

void XCache_module_InterruptGlobalEnable(XCache_module *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_GIE, 1);
}

void XCache_module_InterruptGlobalDisable(XCache_module *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_GIE, 0);
}

void XCache_module_InterruptEnable(XCache_module *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_IER);
    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_IER, Register | Mask);
}

void XCache_module_InterruptDisable(XCache_module *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_IER);
    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_IER, Register & (~Mask));
}

void XCache_module_InterruptClear(XCache_module *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XCache_module_WriteReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_ISR, Mask);
}

u32 XCache_module_InterruptGetEnabled(XCache_module *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_IER);
}

u32 XCache_module_InterruptGetStatus(XCache_module *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XCache_module_ReadReg(InstancePtr->Bus_a_BaseAddress, XCACHE_MODULE_BUS_A_ADDR_ISR);
}

