#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Feb 18 16:32:53 2015
# Process ID: 5880
# Log file: C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/planAhead.log
# Journal file: C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source pa_build.tcl
# open_project pa_prj.ppr
Scanning sources...
Finished scanning sources
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1
INFO: [Edk 24-181] Generating synthesized netlists for the XPS sub-design source 'system'...
Qt: Untested Windows version 6.2 detected!

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Evaluating file
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\__xps\pa\_system_synth.tcl
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 31 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 
WARNING:EDK - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 31 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) basicquadrotorcontrol_hdl_dut_pcore_0	axi4_lite

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) basicquadrotorcontrol_hdl_dut_pcore_0	axi4_lite

Checking platform address map ...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle pa -toplevel no
-ti system_i -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 31 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: ps7_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 31 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) basicquadrotorcontrol_hdl_dut_pcore_0	axi4_lite

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4_lite - 1 master(s) : 1 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_FCLK_CLK1_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 351 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4_lite.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi4_lite.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:ps7_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 31 -
Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4_lite -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 118 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:reset_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 126 -
Copying cache implementation netlist
IPNAME:basicquadrotorcontrol_hdl_dut_pcore
INSTANCE:basicquadrotorcontrol_hdl_dut_pcore_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 149 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 -
Running XST synthesis
INSTANCE:basicquadrotorcontrol_hdl_dut_pcore_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 149 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Projects\Quadcopter\BasicQuadrotor\hdl_prj\edk_prj\system.mhs line 137 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/clock_gene
rator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 64.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK - IPNAME: processing_system7, INSTANCE:ps7_0 - tcl is overriding
   PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 319 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi4_lite - tcl is overriding
   PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor ps7_0
  (0x400d0000-0x400dffff) basicquadrotorcontrol_hdl_dut_pcore_0	axi4_lite

Checking platform address map ...

INFO: [Edk 24-137] Netlists generated
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/system.xmp'
[Wed Feb 18 16:34:29 2015] Launched synth_1...
Run output will be captured here: C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.runs/synth_1/runme.log
launch_runs: Time (s): elapsed = 00:01:35 . Memory (MB): peak = 138.363 ; gain = 2.156
# wait_on_run synth_1
[Wed Feb 18 16:34:29 2015] Waiting for synth_1 to finish...

*** Running xst
    with args -ifn "system_stub.xst" -ofn "system_stub.srp" -intstyle ise

Reading design: system_stub.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.
Parsing VHDL file "C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.srcs/sources_1/imports/edk_prj/system_stub.vhd" into library work
Parsing entity <system_stub>.
Parsing architecture <STRUCTURE> of entity <system_stub>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system_stub> (architecture <STRUCTURE>) from library <work>.

Elaborating entity <system> (architecture <>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_stub>.
    Related source file is "C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.srcs/sources_1/imports/edk_prj/system_stub.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <system_i>.
    Summary:
	no macro.
Unit <system_stub> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <..\..\..\edk_prj\implementation/system.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_ps7_0_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_axi4_lite_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <..\..\..\edk_prj\implementation/system_reset_0_wrapper.ngc>.
Loading core <system_ps7_0_wrapper> for timing and area information for instance <ps7_0>.
Loading core <system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper> for timing and area information for instance <basicquadrotorcontrol_hdl_dut_pcore_0>.
Loading core <system_axi4_lite_wrapper> for timing and area information for instance <axi4_lite>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_reset_0_wrapper> for timing and area information for instance <reset_0>.
Loading core <system> for timing and area information for instance <system_i>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <ps7_0> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <system_i/ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <ps7_0> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <system_i/ps7_0/ps7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <ps7_0> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <system_i/ps7_0/ps7_0/PS7_i>

Optimizing unit <system_stub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_stub, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4_lite> is equivalent to the following FF/Latch : <axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
--------------------------------------------------------------+------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)  | Load  |
--------------------------------------------------------------+------------------------+-------+
system_i/clock_generator_0/clock_generator_0/SIG_MMCM1_CLKOUT0| BUFG                   | 570   |
--------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.161ns (Maximum Frequency: 193.761MHz)
   Minimum input arrival time before clock: 2.086ns
   Maximum output required time after clock: 3.049ns
   Maximum combinational path delay: 0.472ns

=========================================================================
[Wed Feb 18 16:34:49 2015] synth_1 finished
wait_on_run: Time (s): elapsed = 00:00:20 . Memory (MB): peak = 138.363 ; gain = 0.000
# launch_runs impl_1 -to_step Bitgen
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_stub.ngc ...
WARNING:NetListWriters:298 - No output is written to system_stub.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_stub.edif ...
ngc2edif: Total memory usage is 76356 kilobytes

Parsing EDIF File [./pa_prj.data/cache/system_stub_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_stub_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system.ngc ...
WARNING:NetListWriters:298 - No output is written to system.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system.edif ...
ngc2edif: Total memory usage is 78404 kilobytes

Reading core file 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system.ngc' for (cell view 'system', library 'system_stub_lib', file 'system_stub.ngc')
Parsing EDIF File [./pa_prj.data/cache/system_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_ps7_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to system_ps7_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_ps7_0_wrapper.edif ...
ngc2edif: Total memory usage is 80004 kilobytes

Reading core file 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ngc' for (cell view 'system_ps7_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./pa_prj.data/cache/system_ps7_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_ps7_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_a
   xi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/AXI4_
   Lite_RDATA_tmp[31 : 0] on block
   system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_a
   xi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_addr_decoder_inst/write_re
   g_CMD[15 : 0] on block system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   basicquadrotorcontrol_hdl_dut_pcore_0/u_basicquadrotorcontrol_hdl_dut_pcore_a
   xi_lite_inst/u_basicquadrotorcontrol_hdl_dut_pcore_axi_lite_module_inst/wdata
   [15 : 0] on block system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file
system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper.edif ...
ngc2edif: Total memory usage is 81476 kilobytes

Reading core file 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper.ngc' for (cell view 'system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./pa_prj.data/cache/system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_basicquadrotorcontrol_hdl_dut_pcore_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_axi4_lite_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_axi4_lite_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_in
   st/m_amesg_i<65 : 0> on block system_axi4_lite_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi4_lite/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_in
   st/s_amesg<65 : 0> on block system_axi4_lite_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file system_axi4_lite_wrapper.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Reading core file 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_axi4_lite_wrapper.ngc' for (cell view 'system_axi4_lite_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./pa_prj.data/cache/system_axi4_lite_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_axi4_lite_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file system_clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 75332 kilobytes

Reading core file 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_clock_generator_0_wrapper.ngc' for (cell view 'system_clock_generator_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./pa_prj.data/cache/system_clock_generator_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_clock_generator_0_wrapper_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design system_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   system_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus reset_0/SEQ/pr_dec<2 : 0> on block
   system_reset_0_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus reset_0/SEQ/bsr_dec<2 : 0> on block
   system_reset_0_wrapper is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file system_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 76356 kilobytes

Reading core file 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_reset_0_wrapper.ngc' for (cell view 'system_reset_0_wrapper', library 'system_lib', file 'system.ngc')
Parsing EDIF File [./pa_prj.data/cache/system_reset_0_wrapper_ngc_zx.edif]
Finished Parsing EDIF File [./pa_prj.data/cache/system_reset_0_wrapper_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Implementation'. Expected 'Generated', got 'Stale' for source 'C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/system.xmp'
Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_constraint.ucf]
Finished Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_constraint.ucf]
Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net system_i/ps7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net system_i/ps7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net system_i/ps7_0/PS_PORB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:157]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_PORB_IBUF' at site B5, Site location is not valid [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:157]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net system_i/ps7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net system_i/ps7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net system_i/ps7_0/PS_SRSTB will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:158]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_SRSTB_IBUF' at site C9, Site location is not valid [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:158]
INFO: [Constraints 18-98] IO constraint IOSTANDARD with a setting of LVCMOS33 for net system_i/ps7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint DRIVE with a setting of 8 for net system_i/ps7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:159]
INFO: [Constraints 18-98] IO constraint SLEW with a setting of slow for net system_i/ps7_0/PS_CLK will not be propagated through the buffer. The constraint should be associated with the net that is connected to the top level port. [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:159]
CRITICAL WARNING: [Constraints 18-5] Cannot loc instance 'processing_system7_0_PS_CLK_IBUF' at site F7, Site location is not valid [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf:159]
Finished Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_ps7_0_wrapper.ncf]
Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_axi4_lite_wrapper.ncf]
Finished Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_axi4_lite_wrapper.ncf]
Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_clock_generator_0_wrapper.ncf]
Finished Parsing UCF File [C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/edk_prj/implementation/system_clock_generator_0_wrapper.ncf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
[Wed Feb 18 16:35:10 2015] Launched impl_1...
Run output will be captured here: C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:21 . Memory (MB): peak = 462.230 ; gain = 323.867
# wait_on_run impl_1
[Wed Feb 18 16:35:10 2015] Waiting for impl_1 to finish...

*** Running ngdbuild
    with args -intstyle ise -p xc7z020clg484-1 -dd _ngo -uc "system_stub.ucf" "system_stub.edf"


Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -p xc7z020clg484-1 -dd _ngo -uc system_stub.ucf system_stub.edf

Executing edif2ngd -quiet "system_stub.edf" "_ngo\system_stub.ngo"
Release 14.7 - edif2ngd P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/Projects/Quadcopter/BasicQuadrotor/hdl_prj/pa_prj/pa_prj.runs/impl_1/_ngo/sy
stem_stub.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system_stub.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4_lite_reset_source =   FFS
    PADS  CPUS;> [system_stub.ucf(544)]: CPUS "*" does not match any design
   objects.


Done...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "system_stub.ngd" ...
Total REAL time to NGDBUILD completion:  23 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "system_stub.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w "system_stub.ngd"

Using target part "7z020clg484-1".
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 32 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:37dc8ee6) REAL time: 34 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:37dc8ee6) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:37dc8ee6) REAL time: 34 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:1af99dd5) REAL time: 38 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:1af99dd5) REAL time: 38 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:1af99dd5) REAL time: 38 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:1af99dd5) REAL time: 38 secs 

Phase 8.8  Global Placement
........................................
..........
...................................
..........................................................................................................................................................
........................
Phase 8.8  Global Placement (Checksum:cc5e65ee) REAL time: 1 mins 6 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:cc5e65ee) REAL time: 1 mins 6 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:d313a71d) REAL time: 1 mins 9 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:d313a71d) REAL time: 1 mins 9 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:d313a71d) REAL time: 1 mins 9 secs 

Total REAL time to Placer completion: 1 mins 9 secs 
Total CPU  time to Placer completion: 1 mins 9 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:
  Number of Slice Registers:                   500 out of 106,400    1%
    Number used as Flip Flops:                 496
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                        747 out of  53,200    1%
    Number used as logic:                      741 out of  53,200    1%
      Number using O6 output only:             460
      Number using O5 output only:              64
      Number using O5 and O6:                  217
      Number used as ROM:                        0
    Number used as Memory:                       2 out of  17,400    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:             2
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:      4
      Number with same-slice register load:      4
      Number with same-slice carry load:         0
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   366 out of  13,300    2%
  Number of LUT Flip Flop pairs used:          941
    Number with an unused Flip Flop:           458 out of     941   48%
    Number with an unused LUT:                 194 out of     941   20%
    Number of fully used LUT-FF pairs:         289 out of     941   30%
    Number of unique control sets:              39
    Number of slice register sites lost
      to control set restrictions:             126 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        12 out of     200    6%
    Number of LOCed IOBs:                       12 out of      12  100%
  Number of bonded IOPAD:                      130 out of     130  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  0 out of     140    0%
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0%
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6%
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                           16 out of     220    7%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         1 out of       4   25%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.07

Peak Memory Usage:  853 MB
Total REAL time to MAP completion:  1 mins 11 secs 
Total CPU time to MAP completion:   1 mins 11 secs 

Mapping completed.
See MAP report file "system_stub.mrp" for details.

*** Running par
    with args -intstyle pa "system_stub.ncd" -w "system_stub_routed.ncd"




Constraints file: system_stub.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "system_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6%
   Number of DSP48E1s                       16 out of 220     7%
   Number of External IOB33s                12 out of 200     6%
      Number of LOCed IOB33s                12 out of 12    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of MMCME2_ADVs                     1 out of 4      25%
   Number of PS7s                            1 out of 1     100%
   Number of Slices                        366 out of 13300   2%
   Number of Slice Registers               500 out of 106400  1%
      Number used as Flip Flops            500
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                    747 out of 53200   1%
   Number of Slice LUT-Flip Flop pairs     920 out of 53200   1%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 19 secs 
Finished initial Timing Analysis.  REAL time: 19 secs 

Starting Router


Phase  1  : 8497 unrouted;      REAL time: 21 secs 

Phase  2  : 3637 unrouted;      REAL time: 21 secs 

Phase  3  : 1218 unrouted;      REAL time: 23 secs 

Phase  4  : 1218 unrouted; (Setup:0, Hold:2311, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system_stub_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:2201, Component Switching Limit:0)     REAL time: 28 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:2201, Component Switching Limit:0)     REAL time: 28 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:2201, Component Switching Limit:0)     REAL time: 28 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:2201, Component Switching Limit:0)     REAL time: 28 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 
Total REAL time to Router completion: 29 secs 
Total CPU time to Router completion: 29 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|   system_i/FPGA_CLK | BUFGCTRL_X0Y0| No   |  179 |  0.287     |  1.918      |
+---------------------+--------------+------+------+------------+-------------+
|system_i/PROCESSOR_C |              |      |      |            |             |
|                 LK0 |BUFGCTRL_X0Y31| No   |    1 |  0.000     |  1.762      |
+---------------------+--------------+------+------+------------+-------------+
|system_i/clock_gener |              |      |      |            |             |
|ator_0/clock_generat |              |      |      |            |             |
|or_0/SIG_MMCM1_CLKFB |              |      |      |            |             |
|                 OUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_system_i_clock_generator_0_clock_gener | SETUP       |     2.748ns|    17.252ns|       0|           0
  ator_0_SIG_MMCM1_CLKOUT0 = PERIOD         | HOLD        |     0.009ns|            |       0|           0
   TIMEGRP         "system_i_clock_generato |             |            |            |        |            
  r_0_clock_generator_0_SIG_MMCM1_CLKOUT0"  |             |            |            |        |            
          TS_clk_fpga_0 * 0.5 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  0" 100 MHz HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4_lite_reset_resync_path" TIG | SETUP       |         N/A|     3.087ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_0                  |     10.000ns|      4.000ns|      8.626ns|            0|            0|            0|      8835142|
| TS_system_i_clock_generator_0_|     20.000ns|     17.252ns|          N/A|            0|            0|      8835142|            0|
| clock_generator_0_SIG_MMCM1_CL|             |             |             |             |             |             |             |
| KOUT0                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 30 secs 
Total CPU time to PAR completion: 30 secs 

Peak Memory Usage:  691 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 1

Writing design to file system_stub_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "system_stub.twr" -v 30 -l 30 "system_stub_routed.ncd" "system_stub.pcf"

Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "system_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed
-1

Analysis completed Wed Feb 18 16:37:42 2015
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 21 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "system_stub_routed.ncd" "system_stub_routed.xdl"

Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "system_stub" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Successfully converted design 'system_stub_routed.ncd' to 'system_stub_routed.xdl'.

*** Running bitgen
    with args "system_stub_routed.ncd" "system_stub.bit" "system_stub.pcf" -w -intstyle pa

[Wed Feb 18 16:38:36 2015] impl_1 finished
wait_on_run: Time (s): elapsed = 00:03:26 . Memory (MB): peak = 462.230 ; gain = 0.000
# close_project
# puts "------------------------------------"
------------------------------------
# puts "Embedded system build completed."
Embedded system build completed.
# puts "You may close this shell."
You may close this shell.
# puts "------------------------------------"
------------------------------------
# exit
INFO: [Common 17-206] Exiting PlanAhead at Wed Feb 18 16:38:36 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
