   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "main.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.XMC_USIC_CH_SetFrameLength,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	XMC_USIC_CH_SetFrameLength:
  79              	.LFB261:
  80              	 .file 2 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2016-04-10
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** */
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   };
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** /**
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  *
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****  */
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** {
  81              	 .loc 2 1023 0
  82              	 .cfi_startproc
  83              	 
  84              	 
  85              	 
  86 0000 80B4     	 push {r7}
  87              	.LCFI6:
  88              	 .cfi_def_cfa_offset 4
  89              	 .cfi_offset 7,-4
  90 0002 83B0     	 sub sp,sp,#12
  91              	.LCFI7:
  92              	 .cfi_def_cfa_offset 16
  93 0004 00AF     	 add r7,sp,#0
  94              	.LCFI8:
  95              	 .cfi_def_cfa_register 7
  96 0006 7860     	 str r0,[r7,#4]
  97 0008 0B46     	 mov r3,r1
  98 000a FB70     	 strb r3,[r7,#3]
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
  99              	 .loc 2 1024 0
 100 000c 7B68     	 ldr r3,[r7,#4]
 101 000e 5B6B     	 ldr r3,[r3,#52]
 102 0010 23F47C12 	 bic r2,r3,#4128768
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
 103              	 .loc 2 1025 0
 104 0014 FB78     	 ldrb r3,[r7,#3]
 105 0016 013B     	 subs r3,r3,#1
 106 0018 1B04     	 lsls r3,r3,#16
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
 107              	 .loc 2 1024 0
 108 001a 1A43     	 orrs r2,r2,r3
 109 001c 7B68     	 ldr r3,[r7,#4]
 110 001e 5A63     	 str r2,[r3,#52]
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_usic.h **** }
 111              	 .loc 2 1026 0
 112 0020 0C37     	 adds r7,r7,#12
 113              	.LCFI9:
 114              	 .cfi_def_cfa_offset 4
 115 0022 BD46     	 mov sp,r7
 116              	.LCFI10:
 117              	 .cfi_def_cfa_register 13
 118              	 
 119 0024 5DF8047B 	 ldr r7,[sp],#4
 120              	.LCFI11:
 121              	 .cfi_restore 7
 122              	 .cfi_def_cfa_offset 0
 123 0028 7047     	 bx lr
 124              	 .cfi_endproc
 125              	.LFE261:
 127 002a 00BF     	 .section .text.XMC_SPI_CH_SetFrameLength,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	XMC_SPI_CH_SetFrameLength:
 133              	.LFB319:
 134              	 .file 3 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_spi.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2016-05-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   *************************************************************************************************
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.                        
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                             
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * following conditions are met:   
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer.                        
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *   
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module. 
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */ 
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */ 
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, /**< SPI standard half duplex mode */ 
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL= 6UL,                 /**< SPI half duplex mode with dual data lines */ 
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD= 7UL                  /**< SPI half duplex mode with quad data lines */
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** */
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							  /**< Module baud rate for communication */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                   (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.      
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init(). 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent(). 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication. 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel,uint32_t tinterword_delay_ns);
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_pe
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                          (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_peri
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** /**
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  *
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****  */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** {
 135              	 .loc 3 911 0
 136              	 .cfi_startproc
 137              	 
 138              	 
 139 0000 80B5     	 push {r7,lr}
 140              	.LCFI12:
 141              	 .cfi_def_cfa_offset 8
 142              	 .cfi_offset 7,-8
 143              	 .cfi_offset 14,-4
 144 0002 82B0     	 sub sp,sp,#8
 145              	.LCFI13:
 146              	 .cfi_def_cfa_offset 16
 147 0004 00AF     	 add r7,sp,#0
 148              	.LCFI14:
 149              	 .cfi_def_cfa_register 7
 150 0006 7860     	 str r0,[r7,#4]
 151 0008 0B46     	 mov r3,r1
 152 000a FB70     	 strb r3,[r7,#3]
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 153              	 .loc 3 912 0
 154 000c FB78     	 ldrb r3,[r7,#3]
 155 000e 7868     	 ldr r0,[r7,#4]
 156 0010 1946     	 mov r1,r3
 157 0012 FFF7FEFF 	 bl XMC_USIC_CH_SetFrameLength
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc\xmc_spi.h **** }
 158              	 .loc 3 913 0
 159 0016 0837     	 adds r7,r7,#8
 160              	.LCFI15:
 161              	 .cfi_def_cfa_offset 8
 162 0018 BD46     	 mov sp,r7
 163              	.LCFI16:
 164              	 .cfi_def_cfa_register 13
 165              	 
 166 001a 80BD     	 pop {r7,pc}
 167              	 .cfi_endproc
 168              	.LFE319:
 170              	 .section .text.SPI_MASTER_IsRxBusy,"ax",%progbits
 171              	 .align 2
 172              	 .thumb
 173              	 .thumb_func
 175              	SPI_MASTER_IsRxBusy:
 176              	.LFB341:
 177              	 .file 4 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER/spi_master.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @file spi_master.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @date 2016-06-20
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @cond
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPI_MASTER v4.3.30 - Configures the properties of USIC channel to support SPI mode of communicat
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * All rights reserved.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * following conditions are met:
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   disclaimer.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   products derived from this software without specific prior written permission.
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * with Infineon Technologies AG (dave@infineon.com).
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Change History
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * --------------
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-02-16:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Initial version<br>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-02-20:
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Added 'SPI_MASTER_INPUT_INVALID' in SPI_MASTER_INPUT_t to support dynamic mode change from
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       as well<br>
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-05-08:
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_SetBaudRate() and SPI_MASTER_Transfer() are added<br>
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - C++ guard applied to API section only<br>
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - File guard updated according to the guidelines<br>
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "SPI_MASTER_STATUS_BUFFER_INVALID" is added in SPI_MASTER_STATUS_t enum<br>
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "leading_trailing_delay" is added in APP config structure<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - "tx_data_dummy" is added in Dynamic config structure to support SPI_MASTER_Transfer() API<
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - XMC_ASSERT() are for NULL handle check in inline APIs<br>
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_lTransmitHandler(), SPI_MASTER_lReceiveHandler(), SPI_MASTER_lProtocolHandler()
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       spi_master_conf.c file<br>
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-06-20:
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - For SPI_MASTER_Transfer(), SPI_MASTER_Receive(), SPI_MASTER_Transmit() APIs, the input dat
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       from 16-bit to 8-bit.
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - word_length fields is added in SPI_MASTER_DYNAMIC_CONFIG_t, to support runtime change.
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Abort API are updated to return the status.
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-07-07:
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-09-30:
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - New SPI_MASTER_STATUS_MODE_MISMATCH item is added in SPI_MASTER_STATUS_t
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-10-08:
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_DMA_MAXCOUNT is exposed to the user.
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - dx0_input_half_duplex is added to support while changing the mode to half duplex mode.
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - SPI_MASTER_IsTxBusy() and SPI_MASTER_IsRxBusy() APIs are added to return the current state
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Documentation update.
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2015-10-14:
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2016-04-07:
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - runtime variable are made as volatile.
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 2021-01-08:
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     - Modified check for minimum XMCLib version
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcond
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #ifndef SPI_MASTER_H
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_H
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * HEADER FILES
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_gpio.h"
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_scu.h"
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "xmc_spi.h"
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "DAVE_Common.h"
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "spi_master_conf.h"
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if((SPI_MASTER_DMA_TRANSMIT_MODE == 1U) || (SPI_MASTER_DMA_RECEIVE_MODE == 1U))
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #include "GLOBAL_DMA/global_dma.h"
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * MACROS
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_MAJOR_VERSION 2
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_MINOR_VERSION 1
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_XMC_LIB_PATCH_VERSION 6
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if !((XMC_LIB_MAJOR_VERSION > SPI_MASTER_XMC_LIB_MAJOR_VERSION) ||\
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****       ((XMC_LIB_MAJOR_VERSION == SPI_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > SPI_
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****       ((XMC_LIB_MAJOR_VERSION == SPI_MASTER_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == SPI
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #error "SPI_MASTER requires XMC Peripheral Library v2.1.6 or higher"
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /*
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Represents the maximum data size for DMA transaction*/
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #define SPI_MASTER_DMA_MAXCOUNT (4095U)
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * ENUMS
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  **************************************************************************************************
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @ingroup SPI_MASTER_enumerations
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @{
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Return status of the SPI_MASTER APP
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_STATUS
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_SUCCESS = 0U,   /**< Status success */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_FAILURE,        /**< Status failure */
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_BUSY,           /**< Busy state */
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_BUFFER_INVALID,  /**< If input buffer and length is invalid */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_STATUS_MODE_MISMATCH   /**< API invoked by a handle configured with different mode.
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          e.g, If SPI_MASTER_StartTransmitDMA is invoked for an inst
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          which has transmit mode configured as "Interrupt", will
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                          return this status.*/
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_STATUS_t;
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Service ID for Transmit, Receive and Parity events
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_SR_ID
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_0 = 0U, /**< SR-0 */
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_1,      /**< SR-1 */
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_2,      /**< SR-2 */
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_3,      /**< SR-3 */
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_4,      /**< SR-4 */
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_5       /**< SR-5 */
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_SR_ID_t;
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Slave select signals
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_SS_SIGNAL
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_0 = 0U, /**< Slave select 0 */
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_1,      /**< Slave select 1 */
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_2,      /**< Slave select 2 */
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_3,      /**< Slave select 3 */
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_4,      /**< Slave select 4 */
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_5,      /**< Slave select 5 */
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_6,      /**< Slave select 6 */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SS_SIGNAL_7       /**< Slave select 7 */
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_SS_SIGNAL_t;
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enum type which defines Receive input list
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_INPUT
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_A = 0U, /**< Input-A */
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_B,      /**< Input-B */
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_C,      /**< Input-C */
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_D,      /**< Input-D */
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_E,      /**< Input-E */
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_F,      /**< Input-F */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_G,      /**< Input-G */
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_INVALID /**< This is to check during mode switch */
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_INPUT_t;
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enum used to identify the transfer type used for either transmit or receive function.
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef enum SPI_MASTER_TRANSFER_MODE
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_INTERRUPT,  /**< Implement data transmit or receive using interrupts */
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_DMA,        /**< Implement data transmit or receive using DMA */
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_DIRECT      /**< This configuration exposes signals for external APP con
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_TRANSFER_MODE_t;
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @}
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef void (*SPI_MASTER_functionhandler)(void);
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef SPI_MASTER_STATUS_t (*SPI_MASTER_lInit_functionhandler)(void);
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * DATA STRUCTURES
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** ***************************************************************************************************
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * @ingroup SPI_MASTER_datastructures
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * @{
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** */
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Port pin selection for communication
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_GPIO
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_PORT_t* port;  /**< Reference to the port configuration */
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t pin;  /**< Selected pin */
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_GPIO_t;
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Pin configuration for the selected pins
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_GPIO_CONFIG
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_CONFIG_t port_config;  /**< Properties of the port pin */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_GPIO_HWCTRL_t hw_control;  /**<  hardware control characteristics of the pin */
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_SLAVE_SELECT_t slave_select_ch;  /**<  Indicates the mapped slave select line  */
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_GPIO_CONFIG_t;
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Configuration parameters of SPI_MASTER APP
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  typedef struct SPI_MASTER_CONFIG
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_CONFIG_t * const channel_config;         /**< Reference to SPI configuration structure
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_lInit_functionhandler fptr_spi_master_config;  /**< Function pointer to configure the 
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* Port configuration */
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_0_pin;               /**< Reference to mosi 0 pin */
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_0_pin_config; /**< Reference to mosi 0 pin configurati
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_1_pin;               /**< Reference to mosi 1 pin */
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_1_pin_config; /**< Reference to mosi 1 pin configurati
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_2_pin;               /**< Reference to mosi 2 pin */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_2_pin_config; /**< Reference to mosi 2 pin configurati
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const mosi_3_pin;               /**< Reference to mosi 3 pin */
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const mosi_3_pin_config; /**< Reference to mosi 3 pin configurati
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const sclk_out_pin;             /**< Reference to sclk out pin */
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const sclk_out_pin_config;/**< Reference to shift clock pin confi
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_t* const slave_select_pin[8];      /**< Reference to slave select pin */
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_GPIO_CONFIG_t* const slave_select_pin_config[8]; /**< Reference to slave select 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler tx_cbhandler;            /**< callback handler for end of transmission
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler rx_cbhandler;            /**< callback handler for end of reception */
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_functionhandler parity_cbhandler;        /**< callback handler for end of parity error
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* FIFO configuration */
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_FIFO_SIZE_t tx_fifo_size;               /**< Number of FIFO entries assigned to the t
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_FIFO_SIZE_t rx_fifo_size;               /**< Number of FIFO entries assigned to the r
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   /* Clock Settings */
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t shift_clk_passive_level; /**< Baudrate Generator shift
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_t transmit_mode;           /**< Indicates how the transmit mode is being
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_TRANSFER_MODE_t receive_mode;            /**< Indicates how the receive mode is being 
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_SPI_CH_MODE_t  spi_master_config_mode;          /**< Defines the SPI transmit mode being used
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t slave_select_lines;                         /**< Number of slave select lines being used 
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t leading_trailing_delay;                     /**< Delay before and after each frame in ter
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t tx_sr;                           /**< Service request number assigned to trans
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t rx_sr;                           /**< Service request number assigned to recei
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_SR_ID_t parity_sr;                       /**< Service request number assigned to recei
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_CONFIG_t;
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Structure to hold the dynamic variables for the SPI_MASTER communication.
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER_RUNTIME
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t word_length;                              /**< Indicates the length of the data word */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t tx_data_count;                            /**< Number of bytes of data to be transmitted
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile uint32_t tx_data_index;                   /**< Index to the byte to be transmitted next 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           buffer */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint32_t rx_data_count;                            /**< Number of bytes of data to be received*/
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile uint32_t rx_data_index;                   /**< Indicates the number of bytes currently a
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           rx_data buffer */
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t* rx_data;                                  /**< Pointer to the receive data buffer*/
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   uint8_t* tx_data;                                  /**< Pointer to the transmit data buffer*/
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile XMC_SPI_CH_MODE_t  spi_master_mode;       /**< Defines the SPI transmit mode being used 
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_t dx0_input;                      /**< DX0 input channel used for Rx input, This
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           mode is changed to full duplex mode */
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_INPUT_t dx0_input_half_duplex;          /**< DX0 input channel used for Rx input, This
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           mode is changed to half duplex mode */
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  rx_busy;                            /**< Status flag to indicate busy when a recep
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  tx_busy;                            /**< Status flag to indicate busy when a trans
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  tx_data_dummy;                      /**< Status flag to indicate, dummy data is be
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   volatile bool  rx_data_dummy;                      /**< Status flag to indicate, receive data has
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                           not */
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  } SPI_MASTER_RUNTIME_t;
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Initialization parameters of SPI_MASTER APP
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** typedef struct SPI_MASTER
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_USIC_CH_t* const channel; /**< Reference to SPI channel */
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const SPI_MASTER_CONFIG_t * const config; /**< Reference to the SPI_MASTER configuration structur
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   SPI_MASTER_RUNTIME_t * const runtime;  /**< Reference to SPI_MASTER dynamic configuration structu
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if ((SPI_MASTER_DMA_TRANSMIT_MODE == 1U) || (SPI_MASTER_DMA_RECEIVE_MODE == 1U))
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const GLOBAL_DMA_t * const global_dma;
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const XMC_DMA_CH_CONFIG_t * const dma_ch_tx_config; /**< Reference to the DMA configuration struc
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const XMC_DMA_CH_CONFIG_t * const dma_ch_rx_config; /**< Reference to the DMA configuration struc
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const GLOBAL_DMA_t * const global_dma_rx;
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const uint8_t dma_ch_rx_number;
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   const uint8_t dma_ch_tx_number;
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** } SPI_MASTER_t;
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @}
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**************************************************************************************************
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * API Prototypes
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** ***************************************************************************************************
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #ifdef __cplusplus
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** extern "C" {
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @ingroup SPI_MASTER_apidoc
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @{
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Get SPI_MASTER APP version
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The function can be used to check application software compatibility with a
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * specific version of the APP.
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_APP_VERSION_t app_version;
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   app_version = SPI_MASTER_GetAppVersion();
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if (app_version.major != 4U)
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     // Probably, not the right version.
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   while(1U)
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   return 1;
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** DAVE_APP_VERSION_t SPI_MASTER_GetAppVersion(void);
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Initialize the SPI channel as per the configuration made in GUI.
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return SPI_MASTER_STATUS_t: Status of SPI_MASTER driver initialization.\n
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                    SPI_MASTER_STATUS_SUCCESS - on successful initialization.\n
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                    SPI_MASTER_STATUS_FAILURE - if initialization fails.\n
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Initializes IO pins used for the SPI_MASTER communication and configures USIC registers based on
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * provided in the GUI. Calculates divider values PDIV and STEP for a precise baudrate. It also ena
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * interrupt flags and service request values.
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  int main(void)
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  {
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    DAVE_STATUS_t status;
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    if(status == DAVE_STATUS_SUCCESS)
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        while(1U)
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        {
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        }
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    else
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     XMC_DEBUG("main: Application initialization failed");
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(1U)
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     return 1U;
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  @endcode
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Init(SPI_MASTER_t* const handle);
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Set the communication mode along with required port configuration.
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle handle Pointer to static and dynamic content of APP configuration.
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param mode SPI working mode
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS  : if updation of settings are successful\n
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE  : if mode is not supported by the selected pins\n
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY     : if SPI channel is busy with transmit or receive operation\
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * To change the mode of communication, it is advised to generate the code in Quad/Dual mode initia
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the mode will be taken care by the APP.
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <ul>
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for Quad mode, it is possible to change to other modes like Dual, Half 
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for Dual mode, it is possible to change to other modes like Half Duplex
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <li>If code is generated for full-duplex mode, it is possible to change to Half Duplex only </li
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * </ul>
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * 
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Precondition:
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Configure the SPI_MASTER APP operation mode as 'Quad SPI'.
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Description:
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //The following code changes the SPI master device mode to Full duplex mode and starts sending 
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //the buffer.
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   SPI_MASTER_STATUS_t spi_status;
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon DAVE application.";
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    spi_status = SPI_MASTER_SetMode(&SPI_MASTER_0, XMC_SPI_CH_MODE_STANDARD);
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    if(spi_status == SPI_MASTER_STATUS_SUCCESS)
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_SetMode(SPI_MASTER_t* const handle, const XMC_SPI_CH_MODE_t mode);
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Set the required baud rate during runtime.
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle handle Pointer to static and dynamic content of APP configuration.
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param baud_rate required baud rate
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS  : if updation of baud rate is successful\n
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE  : if updation is failed\n
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY     : if SPI channel is busy with other operation\n
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * While setting the baud rate to avoid noise of the port pins, all the pins are changed to input. 
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * required baud again ports are initialised with the configured settings.
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //Description:
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //The following code changes the SPI master baud rate to 9600 and starts sending the data store
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  //the buffer.
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   SPI_MASTER_STATUS_t spi_status;
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon DAVE application.";
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint32_t baud_rate;
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     baud_rate = 9600U;
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     spi_status = SPI_MASTER_SetBaudRate(&SPI_MASTER_0, baud_rate);
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(spi_status == SPI_MASTER_STATUS_SUCCESS)
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_SetBaudRate(SPI_MASTER_t* const handle, const uint32_t baud_rate);
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits the specified number of data words and execute the callback defined in GUI, if 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be transmitted
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if transmit is successful\n
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** * Transmits data using the SPI channel as a master device. Transmission is accomplished using the t
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * as configured in the UI.<br>
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Interrupt:</b><br>
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using transmit interrupt. User can configure
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * a callback function in the APP UI. When the data is fully transmitted, the callback
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed. If transmit FIFO is enabled, the trigger limit is set to 1.
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * So the transmit interrupt will be generated when all the data in FIFO is moved out of FIFO.
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The APP handle's runtime structure is used to store the data pointer, count, data index
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * and status of transmission. This function only registers a data transmission request if
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * there is no active transmission in progress. Actual data transmission happens in the transmit
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * interrupt service routine. A trigger is generated for the transmit interrupt to start loading
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the data to the transmit buffer. If transmit FIFO is configured, the data is filled into the FIF
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Transmit interrupt will be generated subsequently when the transmit FIFO is empty. At this
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * point of time, if there is some more data to be transmitted, it is loaded to the FIFO again.
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When FIFO is not enabled, data is transmitted one byte at a time. On transmission of each byte
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Callback function is executed when all the data bytes are transmitted.
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the completion of data transmission or use SPI_MASTER_IsTxBusy() API.<br>
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>DMA:</b><br>
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DMA mode is available only in XMC4x family of microcontrollers. A DMA channel is configured to p
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data to the SPI channel transmit buffer. This removes the load off the CPU. This API will only c
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * and enable the DMA channel by specifying the data buffer and count of bytes to transmit. Rest is
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * care without the CPU's intervention. User can configure a callback function in the APP UI. When 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * transmission is complete, the callback function will be executed. FIFO will not be used in DMA m
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Receive start interrupt is configured for triggering the DMA channel. So each byte is transmitte
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the background through the DMA channel.
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If the callback function is not configured, \a handle->runtime->tx_busy flag can be checked to
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * verify if the transmission is complete.
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Direct:</b><br>
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be transmitted using polling method. Status flags are used to check if data can be tra
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is tr
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" to the slave device.
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_STATUS_SUC
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->tx_busy)
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Transmit(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Receives the specified number of data words and execute the callback defined in GUI, if e
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data in which value is written
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if read is successful\n
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be received from the SPI slave synchronously. After the requested number of data bytes
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * optionally, the user configured callback function will be executed.
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data reception is accomplished using the receive mode selected in the UI.
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Interrupt:</b><br>
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Based on the UI configuration, either standard receive buffer(RBUF) or receive FIFO(OUT) is used
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * for data reception. An interrupt is configured for reading received data from the bus. This func
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * only registers a request to receive a number of data bytes from a USIC channel. If FIFO is
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured for reception, the FIFO limit is dynamically configured to optimally utilize the
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * CPU load. Before starting data reception, the receive buffers are flushed. So only those data, r
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <br>
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>DMA:</b><br>
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * DMA mode is available only in XMC4x family of microcontrollers. In this mode, a DMA channel is
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured for receiving data from standard receive buffer(RBUF) to the user buffer. By calling
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * this API, the DMA channel destination address is configured to the user buffer and the channel i
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * enabled. Receive FIFO will not be used when the receive mode is DMA.
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Before starting data reception, the receive buffers are flushed. So only those data, received
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <br>
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <b>Direct</b><br>
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * In Direct receive mode, neither interrupt nor DMA is used. The API polls
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the receive flag to read the received data and waits for all the requested number of bytes to
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * be received. Based on FIFO configuration, either RBUF or OUT register is used for reading receiv
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data. Before starting data reception, the receive buffers are flushed. So only those data, recei
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * after calling the API, will be placed in the user buffer.
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i><b> Note:</b> In Direct mode, the API blocks the CPU until the count of bytes requested is re
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Receives 10 bytes of data from slave.
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 10U))
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->rx_busy)
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Receive(const SPI_MASTER_t *const handle, uint8_t* dataptr, uint32_t
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits and Receives the specified number of data words and execute the receive callbac
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *        in GUI.
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param tx_dataptr Pointer to data buffer which has to be send
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param rx_dataptr Pointer to data buffer where the received data has to be stored.
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read and write
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS   : if transfer of data is successful\n
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_FAILURE   : if transfer of data is failed (or) in other than standard
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUFFER_INVALID : if passed buffers are NULL pointers (or) length of d
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Transmits and receives data simultaneously using the SPI channel as a master device. API is appl
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i>Full duplex</> operation mode. Data transfer happens based on the individual modes configured
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * reception.<br>
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Two data pins MOSI and MISO will be used for receiving and transmitting data respectively. A cal
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured to execute after completing the transfer when 'Interrupt' or 'DMA' mode is used. The 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * should be configured for <i>End of receive/transfer callback</i> in the 'Interrupt Settings' tab
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed when the last word of data is received.
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Precondition: Operation mode should be 'Full Duplex"
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits and Receives 10 bytes of data from slave in parallel.
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t SendData[10] = {0x1, 0x2, 0x3, 0x4, 0x5, 0x6, 0x7, 0x8, 0x9, 0xA};
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transfer(&SPI_MASTER_0, SendData, ReadData, 10);
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     XMC_DEBUG("main: Application initialization failed");
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(1U)
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_Transfer(const SPI_MASTER_t *const handle,
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint8_t* tx_dataptr,
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint8_t* rx_dataptr,
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                         uint32_t count);
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Receives the specified number of data words and execute the callback defined in GUI, if e
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data in which value is written
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be read
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if read is successful\n
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_MODE_MISMATCH if receive mode is DMA.
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * After receiving the specified number of words (word length configured), the user configured call
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is executed, if it is enabled. If a callback function is not configured on the APP UI, the user 
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the status of rx_busy variable of the APP handle structure. Based on the UI configuration, eithe
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * buffer or receive FIFO is used for data reception. An interrupt is configured for received data 
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function only registers a request to receive a number of data bytes from a SPI channel. If FIFO 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * reception, the FIFO limit is dynamically configured to optimally utilize the CPU load.
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_receive_irq_flow_chart">Click her
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_StartReceiveIRQ(&SPI_MASTER_0, ReadData, 10U))
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->rx_busy)
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       SPI_MASTER_Transmit(&SPI_MASTER_0, ReadData, 10U);
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveIRQ(const SPI_MASTER_t *const handle, uint8_t* dataptr, 
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Transmits the specified number of data words and execute the callback defined in GUI, if 
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param dataptr Pointer to data
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param count number of data words (word length configured) to be transmitted
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_SUCCESS : if transmit is successful\n
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUSY : if SPI channel is busy with other operation
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_BUFFER_INVALID : if the data_ptr is NULL or count is 0. \n
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *          SPI_MASTER_STATUS_MODE_MISMATCH : if transmit mode is DMA.
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using transmit interrupt. After transmitting the total dat
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function is executed. If transmit FIFO is enabled, the trigger limit is set to 1. So the transmi
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * generated when all the data in FIFO is moved from FIFO. The function uses APP handle's dynamic s
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the data pointer, count, data index and status of transmission. This function only registers a d
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * request if there is no active transmission in progress. Actual data transmission happens in the 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * service routine. A trigger is generated for the transmit interrupt to start loading the data. If
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * configured, the data is filled into the FIFO with trigger limit set to 1. Transmit interrupt wil
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * when the transmit FIFO is empty. At this point of time, if there is some more data to be transmi
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * to the FIFO again. When FIFO is not enabled, data is transmitted one byte at a time. On transmis
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * an interrupt is generated and the next byte is transmitted in the interrupt service routine.
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_transmit_irq_flow_chart">Click he
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Pre-condition:
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmit mode should be configured as "Interrupt".
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" data to slave.
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_StartTransmitIRQ(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_ST
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_0.runtime->tx_busy)
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitIRQ(const SPI_MASTER_t *const handle, uint8_t *addr, ui
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_DMA_RECEIVE_MODE == 1U)
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Registers a request for receiving data over SPI_MASTER channel using DMA.
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  handle  Pointer to SPI_MASTER_t handle structure
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param data_ptr  Pointer to data of type uint8_t.
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  count  Total no of bytes to be received.\n
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                \b Range: minimum= 1, maximum= 4096.
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t: Status for receive request.\n
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_SUCCESS if the request is accepted.\n
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUSY if a reception is in progress.\n
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUFFER_INVALID if the data_ptr is NULL or count is
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_MODE_MISMATCH : if receive mode is Interrupt \n
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Data will be received asynchronously. When the requested number of data bytes are received,
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * optionally, the user configured callback function will be executed.
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This function only registers a request to receive a number of data bytes from a USIC channel.
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * When all the requested number of data bytes are received, the configured callback
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * function will be executed.
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, the user has to poll for the value of the
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * variable, \a handle->runtime->rx_busy to be false. The value is updated to \a false when all the
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * requested number of data bytes are received.
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * A maximum of 4096 bytes can be received in one API call. This limit is because of the DMA single
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_receive_dma_flow_chart">Click her
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Pre condition:
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Receive mode should be configured to "DMA"
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Description: Receive 10 bytes from slave.
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   int main(void)
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_STATUS_t init_status;
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     uint8_t ReadData[10];
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     init_status = (SPI_MASTER_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0);
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(init_status == SPI_MASTER_STATUS_SUCCESS)
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       if(SPI_MASTER_StartReceiveDMA(&SPI_MASTER_0, ReadData, 10) == SPI_MASTER_STATUS_SUCCESS)
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         while(SPI_MASTER_0.runtime->rx_busy)
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         {
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         }
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     else
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      while(1U)
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      {
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      }
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      return 1U;
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  }
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  @endcode
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartReceiveDMA(const SPI_MASTER_t  *const handle, uint8_t *addr, ui
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #if(SPI_MASTER_DMA_TRANSMIT_MODE == 1U)
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Registers a request for transmitting data over SPI_MASTER channel using DMA.
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  handle  SPI_MASTER APP handle pointer of type @ref SPI_MASTER_t
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  data_ptr Pointer to data of type uint8_t.
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param  count Total number of words to be transmitted.\n
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \b Range: minimum= 1, maximum= 4096.
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  SPI_MASTER_STATUS_t: Status of transmit request.\n
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_SUCCESS if the request is accepted.\n
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_BUSY if a transmission is in progress.\n
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER__STATUS_BUFFER_INVALID if the data_ptr is NULL or count i
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *                        @ref SPI_MASTER_STATUS_MODE_MISMATCH : if transmit mode is Interrupt \n
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <i>Imp Note:</i> Return value should be validated by user to ensure that the
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * request is registered.
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The data transmission is accomplished using DMA. User can configure a callback function in the A
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is fully transmitted, the callback function will be executed.
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * The function uses APP handle's runtime structure to store the status of transmission.
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This function only registers a data transmission request, if there is no active transmission in 
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * data transmission happens through DMA channel. A maximum of 4095 bytes can be transmitted in one
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * is because of the DMA single block size. Callback function is executed when all the data bytes a
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If a callback function is not configured, user has to poll for the value of \a tx_busy flag of
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the APP handle structure( \a handle->runtime->tx_busy ) to check for the completion of data tran
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * If data more than the block size of 4095 have to be transmitted, user will have to transmit them
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * multiple calls to this API.
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <a href="..\group___architecture___description.html#spi_master_transmit_dma_flow_chart">Click he
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   #include "DAVE.h"         //Declarations from DAVE Code Generation (includes SFR declaration)
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Pre-condition:
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Transmit mode should be configured as "DMA".
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   //Description: Transmits "Infineon" data to the slave
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   int main(void)
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_STATUS_t init_status;
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     uint8_t Send_Data[] = "Infineon";
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     init_status = (SPI_MASTER_STATUS_t)SPI_MASTER_Init(&SPI_MASTER_0);
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(init_status == SPI_MASTER_STATUS_SUCCESS)
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       if(SPI_MASTER_StartTransmitDMA(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         while(SPI_MASTER_0.runtime->tx_busy)
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         {
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *         }
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     else
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      XMC_DEBUG("main: Application initialization failed");
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      while(1U)
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      {
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      }
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *      return 1U;
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *  }
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** SPI_MASTER_STATUS_t SPI_MASTER_StartTransmitDMA(const SPI_MASTER_t *const handle, uint8_t *addr, ui
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** #endif
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Returns the state of the specified interrupt flag.
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param flag Interrupt for which status is required
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *             Use type @ref XMC_SPI_CH_STATUS_FLAG_t for the bitmask of events.
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return  uint32_t status of the interrupt
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Returns the status of the events, by reading PSR register. This indicates the status of the all 
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * SPI communication.
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //It transmits "Infineon" to the SPI slave. After calling the transmit API, it will poll for the
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //indication flag to know the data has shifted out or not.
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(SPI_MASTER_GetFlagStatus(&SPI_MASTER_0, XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATI
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE uint32_t SPI_MASTER_GetFlagStatus(const SPI_MASTER_t* handle, const uint32_t flag)
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_GetFlagStatus:handle NULL" , (handle != NULL));
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (XMC_SPI_CH_GetStatusFlag(handle->channel) & flag);
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Clears the status of the specified interrupt flags.
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param flag_mask Interrupt for which status has to be cleared
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *             Use type @ref XMC_SPI_CH_STATUS_FLAG_t for the bitmask of events.
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * During communication the events occurred has to be cleared to get the successive events.\n
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * to be cleared after transmission of each data word. Otherwise next event is not considered as va
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //It transmits "Infineon" to the SPI slave. After calling the transmit API, it will poll for the
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //indication flag to know the data has shifted out or not, and clears the flag.
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     while(SPI_MASTER_GetFlagStatus(&SPI_MASTER_0, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_ClearFlag(&SPI_MASTER_0, (uint32_t)XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATI
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE void SPI_MASTER_ClearFlag(const SPI_MASTER_t* handle, const uint32_t flag_mask)
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_ClearFlag:handle NULL" , (handle != NULL));
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_SPI_CH_ClearStatusFlag(handle->channel, flag_mask);
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief return the txbusy flag state
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return bool : status of txbusy flag
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This is used to check whether any transmit process is going or not. If no process is going then 
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the new request is accepted. SPI_MASTER_AbortTransmit() can be used to stop the current process 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * start the new request.
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits "Infineon" to the slave device.
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data)) == SPI_MASTER_STATUS_SUC
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_IsTxBusy(&SPI_MASTER_0))
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR> </p>
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE bool SPI_MASTER_IsTxBusy(const SPI_MASTER_t* const handle)
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (handle->runtime->tx_busy);
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief return the rxbusy flag state
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @return bool : status of rxbusy flag
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * This is used to check whether any receive process is going or not. If no process is going then o
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * the new request is accepted. SPI_MASTER_AbortReceive() can be used to stop the current process a
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * start the new request.
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Receives 10 bytes of data from slave.
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t ReadData[10];
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status =  DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     if(SPI_MASTER_Receive(&SPI_MASTER_0, ReadData, 10U))
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     {
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       while(SPI_MASTER_IsRxBusy(&SPI_MASTER_0))
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       {
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *       }
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     }
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE bool SPI_MASTER_IsRxBusy(const SPI_MASTER_t* const handle)
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 178              	 .loc 4 1238 0
 179              	 .cfi_startproc
 180              	 
 181              	 
 182              	 
 183 0000 80B4     	 push {r7}
 184              	.LCFI17:
 185              	 .cfi_def_cfa_offset 4
 186              	 .cfi_offset 7,-4
 187 0002 83B0     	 sub sp,sp,#12
 188              	.LCFI18:
 189              	 .cfi_def_cfa_offset 16
 190 0004 00AF     	 add r7,sp,#0
 191              	.LCFI19:
 192              	 .cfi_def_cfa_register 7
 193 0006 7860     	 str r0,[r7,#4]
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   XMC_ASSERT("SPI_MASTER_IsTxBusy:handle NULL", (handle != NULL))
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****   return (handle->runtime->rx_busy);
 194              	 .loc 4 1240 0
 195 0008 7B68     	 ldr r3,[r7,#4]
 196 000a 9B68     	 ldr r3,[r3,#8]
 197 000c DB7F     	 ldrb r3,[r3,#31]
 198 000e DBB2     	 uxtb r3,r3
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 199              	 .loc 4 1241 0
 200 0010 1846     	 mov r0,r3
 201 0012 0C37     	 adds r7,r7,#12
 202              	.LCFI20:
 203              	 .cfi_def_cfa_offset 4
 204 0014 BD46     	 mov sp,r7
 205              	.LCFI21:
 206              	 .cfi_def_cfa_register 13
 207              	 
 208 0016 5DF8047B 	 ldr r7,[sp],#4
 209              	.LCFI22:
 210              	 .cfi_restore 7
 211              	 .cfi_def_cfa_offset 0
 212 001a 7047     	 bx lr
 213              	 .cfi_endproc
 214              	.LFE341:
 216              	 .section .text.SPI_MASTER_EnableSlaveSelectSignal,"ax",%progbits
 217              	 .align 2
 218              	 .thumb
 219              	 .thumb_func
 221              	SPI_MASTER_EnableSlaveSelectSignal:
 222              	.LFB342:
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** /**
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @brief Enables the specified slave select line
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param handle Pointer to static and dynamic content of APP configuration.
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @param slave which slave signal has to be enabled
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * \par<b>Description:</b><br>
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Each slave is connected with one slave select signal. At a time only one slave can be communicat
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * required slave to start the communication.
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * <BR>
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Example Usage:
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * Generate code for multiple slave by configuring in "Advanced settings tab". Transmit the data to
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @code
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * #include "DAVE.h"
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Precondition:
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Configure to use two slaves".
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Description:
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * //Transmits 10 bytes of data to slave-0 and disables the slave-o. Then enable the slave-1 and tr
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * int main(void)
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * {
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   DAVE_STATUS_t status;
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   uint8_t Send_Data[] = "Infineon";
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   status = DAVE_Init();    // SPI_MASTER_Init() is called from DAVE_Init()
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   if(status == DAVE_STATUS_SUCCESS)
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_DisableSlaveSelectSignal(&SPI_MASTER_0);
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_0, SPI_MASTER_SS_SIGNAL_1);
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *     SPI_MASTER_Transmit(&SPI_MASTER_0, Send_Data, sizeof(Send_Data));
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   else
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   {
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    XMC_DEBUG("main: Application initialization failed");
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    while(1U)
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    {
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    }
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *   }
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *    return 1U;
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * }
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  * @endcode<BR>
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  *
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****  */
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** __STATIC_INLINE void SPI_MASTER_EnableSlaveSelectSignal(const SPI_MASTER_t* handle, const SPI_MASTE
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** {
 223              	 .loc 4 1292 0
 224              	 .cfi_startproc
 225              	 
 226              	 
 227 0000 80B5     	 push {r7,lr}
 228              	.LCFI23:
 229              	 .cfi_def_cfa_offset 8
 230              	 .cfi_offset 7,-8
 231              	 .cfi_offset 14,-4
 232 0002 82B0     	 sub sp,sp,#8
 233              	.LCFI24:
 234              	 .cfi_def_cfa_offset 16
 235 0004 00AF     	 add r7,sp,#0
 236              	.LCFI25:
 237              	 .cfi_def_cfa_register 7
 238 0006 7860     	 str r0,[r7,#4]
 239 0008 0B46     	 mov r3,r1
 240 000a FB70     	 strb r3,[r7,#3]
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_EnableSlaveSelectSignal:handle NULL" , (handle != NULL));
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_ASSERT("SPI_MASTER_EnableSlaveSelectSignal:Invalid Slave selection" , ((slave == SPI_MASTER
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                                (slave == SPI_MASTER
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****                                                                               );
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h ****     XMC_SPI_CH_EnableSlaveSelect(handle->channel, handle->config->slave_select_pin_config[slave]->s
 241              	 .loc 4 1303 0
 242 000c 7B68     	 ldr r3,[r7,#4]
 243 000e 1968     	 ldr r1,[r3]
 244 0010 7B68     	 ldr r3,[r7,#4]
 245 0012 5B68     	 ldr r3,[r3,#4]
 246 0014 FA78     	 ldrb r2,[r7,#3]
 247 0016 1432     	 adds r2,r2,#20
 248 0018 53F82230 	 ldr r3,[r3,r2,lsl#2]
 249 001c 1B69     	 ldr r3,[r3,#16]
 250 001e 0846     	 mov r0,r1
 251 0020 1946     	 mov r1,r3
 252 0022 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER\spi_master.h **** }
 253              	 .loc 4 1304 0
 254 0026 0837     	 adds r7,r7,#8
 255              	.LCFI26:
 256              	 .cfi_def_cfa_offset 8
 257 0028 BD46     	 mov sp,r7
 258              	.LCFI27:
 259              	 .cfi_def_cfa_register 13
 260              	 
 261 002a 80BD     	 pop {r7,pc}
 262              	 .cfi_endproc
 263              	.LFE342:
 265              	 .section .text.PIN_INTERRUPT_Enable,"ax",%progbits
 266              	 .align 2
 267              	 .thumb
 268              	 .thumb_func
 270              	PIN_INTERRUPT_Enable:
 271              	.LFB407:
 272              	 .file 5 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT/pin_interrupt.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @file pin_interrupt.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @date 2021-01-08
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @cond
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT v4.0.4 - The PIN_INTERRUPT APP invokes user interrupt handler in a response to ris
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                        edge event signal on a pin.
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Copyright (c) 2016-2020, Infineon Technologies AG
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * All rights reserved.                        
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * following conditions are met:   
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer.                        
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.     
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                         
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   products derived from this software without specific prior written permission. 
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                             
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.    
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *                                                                              
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).         
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Change History
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * --------------
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2015-12-03:
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Initial version for DAVEv4. <BR>
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * 2021-01-08:
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     - Modified check for minimum XMCLib version
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcond 
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifndef PIN_INTERRUPT_H
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_H
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * HEADER FILES                                                                                    
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_scu.h"
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_gpio.h"
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "xmc_eru.h"
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "DAVE_Common.h"
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #include "pin_interrupt_conf.h"
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * MACROS                                                                                          
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_MINOR_VERSION 1
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #define PIN_INTERRUPT_XMC_LIB_PATCH_VERSION 6
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > P
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == PIN_INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == 
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #error "PIN_INTERRUPT requires XMC Peripheral Library v2.1.6 or higher"
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup App_publicparam
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  @brief Initialization data structure for PIN_INTERRUPT APP
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  /*************************************************************************************************
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ENUMS
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_enumerations
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /*
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief enumeration for PIN_INTERRUPT APP
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_STATUS
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_SUCCESS = 0U,        /**<APP initialization is success */
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_STATUS_FAILURE = 1U         /**<APP initialization is failure */
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_STATUS_t;
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * Defines trigger edge for the event generation by ETLx (Event Trigger Logic, x = [0 to 3]) unit, 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * from ERSx(Event request source, x = [0 to 3]) unit.
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef enum PIN_INTERRUPT_EDGE
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_NONE = 0U, /**< no event enabled */
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_RISING = 1U,   /**< detection of rising edge generates the event */
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_FALLING = 2U,  /**< detection of falling edge generates the event */
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   PIN_INTERRUPT_EDGE_BOTH = 3U      /**< detection of either edges generates the event */
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_EDGE_t;
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** * DATA STRUCTURES
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** ***************************************************************************************************
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_datastructures
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Configuration structure for PIN_INTERRUPT APP
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** typedef struct PIN_INTERRUPT
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_t *eru;  /**< Mapped ERU module */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_PORT_t *port;  /**< Mapped port number */
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_GPIO_CONFIG_t gpio_config;   /**< Initializes the input pin characteristics */
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ERU_ETL_CONFIG_t etl_config;  /**< reference to ERUx_ETLy (x = [0..1], y = [0..4])
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****                                                       module configuration */
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_SERIES == XMC14)
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   IRQn_Type IRQn;       /**< Mapped NVIC Node */
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_priority; 	  /**< Node Interrupt Priority */
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #if (UC_FAMILY == XMC4)
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t irq_subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t etl; /*< ETLx channel (x = [0..3])*/
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t ogu; /*< OGUy channel (y = [0..3])*/
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   uint8_t pin; /*< Mapped pin number */
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   bool enable_at_init;  /**< Interrupt enable for Node at initialization*/
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** } PIN_INTERRUPT_t;
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @}
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #ifdef __cplusplus
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** extern "C" {
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** #endif
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**************************************************************************************************
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * API Prototypes
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  **************************************************************************************************
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @ingroup PIN_INTERRUPT_apidoc
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @{
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Get PIN_INTERRUPT APP version
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return DAVE_APP_VERSION_t APP version information (major, minor and patch number)
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description: </b><br>
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * The function can be used to check application software compatibility with a
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * specific version of the APP.
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void) 
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t init_status;
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_APP_VERSION_t version;
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // Initialize PIN_INTERRUPT APP:
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // PIN_INTERRUPT_Init() is called from within DAVE_Init().
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   init_status = DAVE_Init();
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == init_status)
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     version = PIN_INTERRUPT_GetAppVersion();
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     if (version.major != 4U) {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *       // Probably, not the right version.
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   // More code here
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   while(1)
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** DAVE_APP_VERSION_t PIN_INTERRUPT_GetAppVersion(void);
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Initializes a PIN_INTERRUPT APP instance
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_SUCCESS             : if initialization is successful\n
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *            PIN_INTERRUPT_STATUS_FAILURE             : if initialization is failed
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Description:</b><br>
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * PIN_INTERRUPT_Init API is called during initialization of DAVE APPS. This API Initializes input 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * ERU and OGU hardware module initialization, Configures NVIC node and its priority in order to ge
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * \par<b>Example Usage:</b><br>
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * #include "DAVE.h"
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * int main(void)
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   DAVE_STATUS_t status;
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APPS
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   if (DAVE_STATUS_SUCCESS == status)
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   {
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     // user code
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     while(1)
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     {
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *     }
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   }
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *   return (1);
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * }
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR>
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle);
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** /**
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @brief Enables the IRQ.
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @param handle Pointer pointing to APP data structure. Refer @ref PIN_INTERRUPT_t for details.
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @return None
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @code
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  #include "DAVE.h"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  int main(void)
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  {
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    DAVE_STATUS_t status;
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    status = DAVE_Init();  //  PIN_INTERRUPT_Init API is called during initialization of DAVE APP
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    if (DAVE_STATUS_SUCCESS == status)
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    {
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      // user code
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      PIN_INTERRUPT_Enable(&PIN_INTERRUPT_0);
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      while(1)
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *      {}
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    }
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *    return (1);
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  *  }
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  * @endcode<BR> </p>
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****  */
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** __STATIC_INLINE void PIN_INTERRUPT_Enable(const PIN_INTERRUPT_t *const handle)
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** {
 273              	 .loc 5 274 0
 274              	 .cfi_startproc
 275              	 
 276              	 
 277 0000 80B5     	 push {r7,lr}
 278              	.LCFI28:
 279              	 .cfi_def_cfa_offset 8
 280              	 .cfi_offset 7,-8
 281              	 .cfi_offset 14,-4
 282 0002 82B0     	 sub sp,sp,#8
 283              	.LCFI29:
 284              	 .cfi_def_cfa_offset 16
 285 0004 00AF     	 add r7,sp,#0
 286              	.LCFI30:
 287              	 .cfi_def_cfa_register 7
 288 0006 7860     	 str r0,[r7,#4]
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   XMC_ASSERT("PIN_INTERRUPT_Enable: Handler null pointer", handle != NULL);
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h ****   NVIC_EnableIRQ(handle->IRQn);
 289              	 .loc 5 276 0
 290 0008 7B68     	 ldr r3,[r7,#4]
 291 000a 1B7F     	 ldrb r3,[r3,#28]
 292 000c 5BB2     	 sxtb r3,r3
 293 000e 1846     	 mov r0,r3
 294 0010 FFF7FEFF 	 bl NVIC_EnableIRQ
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT\pin_interrupt.h **** }
 295              	 .loc 5 277 0
 296 0014 0837     	 adds r7,r7,#8
 297              	.LCFI31:
 298              	 .cfi_def_cfa_offset 8
 299 0016 BD46     	 mov sp,r7
 300              	.LCFI32:
 301              	 .cfi_def_cfa_register 13
 302              	 
 303 0018 80BD     	 pop {r7,pc}
 304              	 .cfi_endproc
 305              	.LFE407:
 307 001a 00BF     	 .section .text.INTERRUPT_Enable,"ax",%progbits
 308              	 .align 2
 309              	 .thumb
 310              	 .thumb_func
 312              	INTERRUPT_Enable:
 313              	.LFB410:
 314              	 .file 6 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT/interrupt.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @file interrupt.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @date 2021-01-08
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * NOTE:
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * regenerated.
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @cond
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * INTERRUPT v4.0.10 Helps the user to overwrite the provided ISR in system file
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * All rights reserved.
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * following conditions are met:
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   disclaimer.
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   products derived from this software without specific prior written permission.
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * with Infineon Technologies AG (dave@infineon.com).
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Change History
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * --------------
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-02-16:
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Initial version<br>
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-05-08:
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - subpriority field is biased based on family<br>
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-07-30:
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Added a field named "irqctrl" for XMC1400 devices
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2015-10-05:
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Merged config elements into the APP structure
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 2021-01-08:
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *     - Added check for minimum XMCLib version
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcond
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #ifndef INTERRUPT_H
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_H
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * HEADER FILES
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "xmc_common.h"
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "DAVE_Common.h"
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if (UC_SERIES == XMC14)
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "xmc_scu.h"
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #include "interrupt_conf.h"
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @addtogroup INTERRUPT
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * MACROS
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_MAJOR_VERSION 2
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_MINOR_VERSION 0
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #define INTERRUPT_XMC_LIB_PATCH_VERSION 0
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if !((XMC_LIB_MAJOR_VERSION > INTERRUPT_XMC_LIB_MAJOR_VERSION) ||\
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION > INTER
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****       ((XMC_LIB_MAJOR_VERSION == INTERRUPT_XMC_LIB_MAJOR_VERSION) && (XMC_LIB_MINOR_VERSION == INTE
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #error "INTERRUPT requires XMC Peripheral Library v2.0.0 or higher"
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * ENUMS
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_enumerations
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Initialization status.
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** typedef enum INTERRUPT_STATUS
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   INTERRUPT_STATUS_SUCCESS = 0U,  /**< APP initialization success */
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   INTERRUPT_STATUS_FAILURE = 1U   /**< APP initialization failure */
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** } INTERRUPT_STATUS_t;
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @}
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * DATA STRUCTURES
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_datastructures
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief This structure holds run-time configurations of INTERRUPT APP.
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** typedef struct INTERRUPT
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if(UC_SERIES == XMC14)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const XMC_SCU_IRQCTRL_t irqctrl;  /**< selects the interrupt source for a NVIC interrupt node*/
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif	
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const IRQn_Type node;       /**< Mapped NVIC Node */
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const uint8_t priority; 	  /**< Node Interrupt Priority */
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #if(UC_FAMILY == XMC4)
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const uint8_t subpriority;  /**< Node Interrupt SubPriority only valid for XMC4x */
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif  
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   const bool enable_at_init;  /**< Interrupt enable for Node */
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** } INTERRUPT_t;
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @}
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**************************************************************************************************
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * API PROTOTYPES
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  **************************************************************************************************
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #ifdef __cplusplus
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** extern "C" {
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** #endif
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @ingroup INTERRUPT_apidoc
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @{
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Get INTERRUPT APP version.
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return @ref DAVE_APP_VERSION_t APP version information (major, minor and
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *                                 patch number)
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * \par<b>Description: </b><br>
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * The function can be used to check application software compatibility with a
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * specific version of the APP.
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * #include "DAVE.h"
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * int main(void)
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * {
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   DAVE_APP_VERSION_t version;
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   DAVE_Init();
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   version = INTERRUPT_GetAppVersion();
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   if(version.major != 4U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   {
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   }
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   while(1)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   {}
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *   return 0;
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * }
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** DAVE_APP_VERSION_t INTERRUPT_GetAppVersion(void);
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Initializes INTERRUPT APP instance.
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return @ref INTERRUPT_STATUS_t
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  #include "DAVE.h"
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  int main(void)
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  {
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    DAVE_Init();  // INTERRUPT_Init(&INTERRUPT_0) is called within DAVE_Init()
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    while(1)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    {}
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    return 0;
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  }
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler);
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** 
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** /**
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @brief Enables the IRQ.
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @param handle Constant pointer to constant structure of type @ref INTERRUPT_t
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @return None
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * <BR><P ALIGN="LEFT"><B>Example:</B>
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * Pre-requisite: Instantiate one instance of INTERRUPT APP
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @code
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  #include "DAVE.h"
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  int main(void)
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  {
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    DAVE_Init(); // INTERRUPT_Init() is called within DAVE_Init()
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * 
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    INTERRUPT_Enable(&INTERRUPT_0);
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    while(1)
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    {}
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *    return 0;
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  *  }
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  * @endcode<BR> </p>
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****  */
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** __STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** {
 315              	 .loc 6 227 0
 316              	 .cfi_startproc
 317              	 
 318              	 
 319 0000 80B5     	 push {r7,lr}
 320              	.LCFI33:
 321              	 .cfi_def_cfa_offset 8
 322              	 .cfi_offset 7,-8
 323              	 .cfi_offset 14,-4
 324 0002 82B0     	 sub sp,sp,#8
 325              	.LCFI34:
 326              	 .cfi_def_cfa_offset 16
 327 0004 00AF     	 add r7,sp,#0
 328              	.LCFI35:
 329              	 .cfi_def_cfa_register 7
 330 0006 7860     	 str r0,[r7,#4]
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   XMC_ASSERT("Handler NULL", (handler != NULL));
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h ****   NVIC_EnableIRQ(handler->node);
 331              	 .loc 6 229 0
 332 0008 7B68     	 ldr r3,[r7,#4]
 333 000a 1B78     	 ldrb r3,[r3]
 334 000c 5BB2     	 sxtb r3,r3
 335 000e 1846     	 mov r0,r3
 336 0010 FFF7FEFF 	 bl NVIC_EnableIRQ
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT\interrupt.h **** }
 337              	 .loc 6 230 0
 338 0014 0837     	 adds r7,r7,#8
 339              	.LCFI36:
 340              	 .cfi_def_cfa_offset 8
 341 0016 BD46     	 mov sp,r7
 342              	.LCFI37:
 343              	 .cfi_def_cfa_register 13
 344              	 
 345 0018 80BD     	 pop {r7,pc}
 346              	 .cfi_endproc
 347              	.LFE410:
 349              	 .global sequence_number
 350 001a 00BF     	 .section .bss.sequence_number,"aw",%nobits
 351              	 .align 2
 354              	sequence_number:
 355 0000 00000000 	 .space 4
 356              	 .global millisec
 357              	 .section .bss.millisec,"aw",%nobits
 358              	 .align 2
 361              	millisec:
 362 0000 00000000 	 .space 4
 363              	 .comm ADC0_buff,30,4
 364              	 .comm ADC1_buff,30,4
 365              	 .comm TC_buff,28,4
 366              	 .global read_tc
 367              	 .section .bss.read_tc,"aw",%nobits
 370              	read_tc:
 371 0000 00       	 .space 1
 372              	 .global read_adc0
 373              	 .section .bss.read_adc0,"aw",%nobits
 376              	read_adc0:
 377 0000 00       	 .space 1
 378              	 .global read_adc1
 379              	 .section .bss.read_adc1,"aw",%nobits
 382              	read_adc1:
 383 0000 00       	 .space 1
 384              	 .global configArray
 385              	 .section .bss.configArray,"aw",%nobits
 386              	 .align 2
 389              	configArray:
 390 0000 00000000 	 .space 56
 390      00000000 
 390      00000000 
 390      00000000 
 390      00000000 
 391              	 .comm flash,24,4
 392              	 .comm pcb,4,4
 393              	 .comm p,4,4
 394              	 .comm netif,4,4
 395              	 .comm tftp_pcb,4,4
 396              	 .comm tftp_p,4,4
 397              	 .global curr_block
 398              	 .section .bss.curr_block,"aw",%nobits
 399              	 .align 1
 402              	curr_block:
 403 0000 0000     	 .space 2
 404              	 .global help_msg
 405              	 .section .rodata
 406              	 .align 2
 407              	.LC7:
 408 0000 77726974 	 .ascii "write requests are files made up of zero or more co"
 408      65207265 
 408      71756573 
 408      74732061 
 408      72652066 
 409 0033 6D6D616E 	 .ascii "mmands\012each command must be newline terminated\012"
 409      64730A65 
 409      61636820 
 409      636F6D6D 
 409      616E6420 
 410 0062 74686520 	 .ascii "the only supported TFTP mode is octet\012any write "
 410      6F6E6C79 
 410      20737570 
 410      706F7274 
 410      65642054 
 411 0092 72657175 	 .ascii "request will be interpreted as commands, and any re"
 411      65737420 
 411      77696C6C 
 411      20626520 
 411      696E7465 
 412 00c5 61642072 	 .ascii "ad request will send this menu\012possible commands"
 412      65717565 
 412      73742077 
 412      696C6C20 
 412      73656E64 
 413 00f5 20617265 	 .ascii " are:\012    ip.src=[source IP address, e.g. 10.10."
 413      3A0A2020 
 413      20206970 
 413      2E737263 
 413      3D5B736F 
 414 0125 31302E32 	 .ascii "10.25]\012    ip.dst=[destination IP address]\012  "
 414      355D0A20 
 414      20202069 
 414      702E6473 
 414      743D5B64 
 415 0152 20206970 	 .ascii "  ip.gw=[default gateway IP address]\012    ip.subn"
 415      2E67773D 
 415      5B646566 
 415      61756C74 
 415      20676174 
 416 0182 65743D5B 	 .ascii "et=[subnet mask IP address]\012    udp.src=[source "
 416      7375626E 
 416      6574206D 
 416      61736B20 
 416      49502061 
 417 01b2 55445020 	 .ascii "UDP port]\012    udp.adc0=[destination port for ADC"
 417      706F7274 
 417      5D0A2020 
 417      20207564 
 417      702E6164 
 418 01e2 30207061 	 .ascii "0 packets]\012    udp.adc1=[destination port for AD"
 418      636B6574 
 418      735D0A20 
 418      20202075 
 418      64702E61 
 419 0212 43312070 	 .ascii "C1 packets]\012    udp.tc=[destination port for the"
 419      61636B65 
 419      74735D0A 
 419      20202020 
 419      7564702E 
 420 0242 726D6F63 	 .ascii "rmocouple packets]\012\000"
 420      6F75706C 
 420      65207061 
 420      636B6574 
 420      735D0A00 
 421              	 .section .data.help_msg,"aw",%progbits
 422              	 .align 2
 425              	help_msg:
 426 0000 00000000 	 .word .LC7
 427              	 .section .text.tftp_send_data,"ax",%progbits
 428              	 .align 2
 429              	 .global tftp_send_data
 430              	 .thumb
 431              	 .thumb_func
 433              	tftp_send_data:
 434              	.LFB446:
 435              	 .file 7 "../main.c"
   1:../main.c     **** #include <DAVE.h>
   2:../main.c     **** 
   3:../main.c     **** // packet data types
   4:../main.c     **** 
   5:../main.c     **** typedef struct {
   6:../main.c     **** 	uint32_t ms;
   7:../main.c     **** 	uint32_t us;
   8:../main.c     **** 	uint32_t seq_num;
   9:../main.c     **** } header_t;
  10:../main.c     **** 
  11:../main.c     **** typedef struct {
  12:../main.c     **** 	uint8_t status[3];
  13:../main.c     **** 	uint8_t ch1[3];
  14:../main.c     **** 	uint8_t ch2[3];
  15:../main.c     **** 	uint8_t ch3[3];
  16:../main.c     **** 	uint8_t ch4[3];
  17:../main.c     **** }__attribute__((packed)) ADC_data_t;
  18:../main.c     **** 
  19:../main.c     **** typedef struct {
  20:../main.c     **** 	header_t header;
  21:../main.c     **** 	ADC_data_t data;
  22:../main.c     **** 	uint8_t zeros[3]; // 3 zeros at the end of a read
  23:../main.c     **** }__attribute__((packed)) ADC_packet_t;
  24:../main.c     **** 
  25:../main.c     **** #define NUM_TC 4
  26:../main.c     **** 
  27:../main.c     **** typedef struct {
  28:../main.c     **** 	header_t header;
  29:../main.c     **** 	uint32_t data[NUM_TC];
  30:../main.c     **** } thermocouple_packet_t;
  31:../main.c     **** 
  32:../main.c     **** // counters
  33:../main.c     **** uint32_t sequence_number = 0;
  34:../main.c     **** uint32_t millisec = 0;		// Value to capture the amount of milliseconds that have passed since progr
  35:../main.c     **** 
  36:../main.c     **** // data buffers
  37:../main.c     **** ADC_packet_t ADC0_buff;
  38:../main.c     **** ADC_packet_t ADC1_buff;
  39:../main.c     **** thermocouple_packet_t TC_buff;
  40:../main.c     **** 
  41:../main.c     **** // read flags
  42:../main.c     **** uint8_t read_tc = 0;	// Flag for Thermocouple read
  43:../main.c     **** uint8_t read_adc0 = 0;	// Flag for ADC0 Read -- Interrupt
  44:../main.c     **** uint8_t read_adc1 = 0;	// Flag for ADC1 Read -- Interrupt
  45:../main.c     **** 
  46:../main.c     **** // config array for ADCs
  47:../main.c     **** uint8_t configArray[56] = {0x00}; // Note: overwritten by each ADC, so put a breakpoint after each 
  48:../main.c     **** 
  49:../main.c     **** 
  50:../main.c     **** // Networking //
  51:../main.c     **** 
  52:../main.c     **** // holds persistent configuration information stored in flash
  53:../main.c     **** // NOTE: size must be smaller than emulated EEPROM size in DAVE app
  54:../main.c     **** typedef struct {
  55:../main.c     **** 	ip_addr_t src_ip;
  56:../main.c     **** 	ip_addr_t dst_ip;
  57:../main.c     **** 	ip_addr_t default_gw;
  58:../main.c     **** 	ip_addr_t subnet;
  59:../main.c     **** 	uint16_t src_port;
  60:../main.c     **** 	uint16_t adc0_port;
  61:../main.c     **** 	uint16_t adc1_port;
  62:../main.c     **** 	uint16_t tc_port;
  63:../main.c     **** } config_t;
  64:../main.c     **** 
  65:../main.c     **** config_t flash;
  66:../main.c     **** 
  67:../main.c     **** // default values
  68:../main.c     **** // NOTE: the IP addresses specified in the ETH_LWIP_0 DAVE app will
  69:../main.c     **** //		 be overwritten by either these defaults or data set in persistent flash storage
  70:../main.c     **** #define DEF_SRC_IP 		"10.10.10.75"
  71:../main.c     **** #define DEF_DST_IP 		"10.10.10.25"
  72:../main.c     **** #define DEF_DEF_GW 		"10.10.10.25"
  73:../main.c     **** #define DEF_SUBNET		"255.255.255.0"
  74:../main.c     **** #define DEF_SRC_PORT 	8080
  75:../main.c     **** #define DEF_ADC0_PORT	8080
  76:../main.c     **** #define DEF_ADC1_PORT 	8081
  77:../main.c     **** #define DEF_TC_PORT 	8082
  78:../main.c     **** 
  79:../main.c     **** struct udp_pcb* pcb;
  80:../main.c     **** struct pbuf* p;
  81:../main.c     **** struct netif* netif;
  82:../main.c     **** 
  83:../main.c     **** // TFTP server
  84:../main.c     **** struct udp_pcb* tftp_pcb;
  85:../main.c     **** struct pbuf* tftp_p;
  86:../main.c     **** 
  87:../main.c     **** #define TFTP_PORT 69
  88:../main.c     **** #define TFTP_RRQ 1
  89:../main.c     **** #define TFTP_WRQ 2
  90:../main.c     **** #define TFTP_DATA 3
  91:../main.c     **** #define TFTP_ACK 4
  92:../main.c     **** #define TFTP_ERR 5
  93:../main.c     **** #define TFTP_MAX_ERR_MSG_LEN 511 // one NULL-terminated data block
  94:../main.c     **** 
  95:../main.c     **** typedef struct {
  96:../main.c     **** 	uint16_t opcode;
  97:../main.c     **** 	uint16_t block_num;
  98:../main.c     **** } tftp_ack_t;
  99:../main.c     **** 
 100:../main.c     **** typedef struct {
 101:../main.c     **** 	uint16_t opcode;
 102:../main.c     **** 	uint16_t error_code;
 103:../main.c     **** 	// followed by a NULL terminated string
 104:../main.c     **** } tftp_err_t;
 105:../main.c     **** 
 106:../main.c     **** typedef struct {
 107:../main.c     **** 	uint16_t opcode;
 108:../main.c     **** 	uint16_t block_num;
 109:../main.c     **** 	// followed by up to 512 bytes of data
 110:../main.c     **** } tftp_data_t;
 111:../main.c     **** 
 112:../main.c     **** uint16_t curr_block = 0;
 113:../main.c     **** 
 114:../main.c     **** const char* help_msg = "write requests are files made up of zero or more commands\n" \
 115:../main.c     **** 					   "each command must be newline terminated\n" \
 116:../main.c     **** 					   "the only supported TFTP mode is octet\n"
 117:../main.c     **** 					   "any write request will be interpreted as commands, and any read request will send this men
 118:../main.c     **** 					   "possible commands are:\n"
 119:../main.c     **** 						"    ip.src=[source IP address, e.g. 10.10.10.25]\n" \
 120:../main.c     **** 						"    ip.dst=[destination IP address]\n" \
 121:../main.c     **** 						"    ip.gw=[default gateway IP address]\n" \
 122:../main.c     **** 						"    ip.subnet=[subnet mask IP address]\n" \
 123:../main.c     **** 						"    udp.src=[source UDP port]\n" \
 124:../main.c     **** 						"    udp.adc0=[destination port for ADC0 packets]\n" \
 125:../main.c     **** 						"    udp.adc1=[destination port for ADC1 packets]\n" \
 126:../main.c     **** 						"    udp.tc=[destination port for thermocouple packets]\n";
 127:../main.c     **** 
 128:../main.c     **** // send TFTP data blocks in response to a read request
 129:../main.c     **** // assumes 'str' is a NULL-terminated string
 130:../main.c     **** // NOTE: does not wait for ACKs, just sends all data immediately
 131:../main.c     **** void tftp_send_data(const char* str, ip_addr_t* addr, uint16_t port) {
 436              	 .loc 7 131 0
 437              	 .cfi_startproc
 438              	 
 439              	 
 440 0000 90B5     	 push {r4,r7,lr}
 441              	.LCFI38:
 442              	 .cfi_def_cfa_offset 12
 443              	 .cfi_offset 4,-12
 444              	 .cfi_offset 7,-8
 445              	 .cfi_offset 14,-4
 446 0002 8BB0     	 sub sp,sp,#44
 447              	.LCFI39:
 448              	 .cfi_def_cfa_offset 56
 449 0004 02AF     	 add r7,sp,#8
 450              	.LCFI40:
 451              	 .cfi_def_cfa 7,48
 452 0006 F860     	 str r0,[r7,#12]
 453 0008 B960     	 str r1,[r7,#8]
 454 000a 1346     	 mov r3,r2
 455 000c FB80     	 strh r3,[r7,#6]
 132:../main.c     **** 	uint16_t block_num = 1;
 456              	 .loc 7 132 0
 457 000e 0123     	 movs r3,#1
 458 0010 FB83     	 strh r3,[r7,#30]
 133:../main.c     **** 
 134:../main.c     **** 	tftp_data_t header;
 135:../main.c     **** 	header.opcode = htons(TFTP_DATA);
 459              	 .loc 7 135 0
 460 0012 0320     	 movs r0,#3
 461 0014 FFF7FEFF 	 bl lwip_htons
 462 0018 0346     	 mov r3,r0
 463 001a BB82     	 strh r3,[r7,#20]
 136:../main.c     **** 
 137:../main.c     **** 	ssize_t len = strlen(str);
 464              	 .loc 7 137 0
 465 001c F868     	 ldr r0,[r7,#12]
 466 001e FFF7FEFF 	 bl strlen
 467 0022 0346     	 mov r3,r0
 468 0024 BB61     	 str r3,[r7,#24]
 469              	.L16:
 138:../main.c     **** 
 139:../main.c     **** 	while(1) {
 140:../main.c     **** 		header.block_num = htons(block_num);
 470              	 .loc 7 140 0
 471 0026 FB8B     	 ldrh r3,[r7,#30]
 472 0028 1846     	 mov r0,r3
 473 002a FFF7FEFF 	 bl lwip_htons
 474 002e 0346     	 mov r3,r0
 475 0030 FB82     	 strh r3,[r7,#22]
 141:../main.c     **** 		block_num++;
 476              	 .loc 7 141 0
 477 0032 FB8B     	 ldrh r3,[r7,#30]
 478 0034 0133     	 adds r3,r3,#1
 479 0036 FB83     	 strh r3,[r7,#30]
 142:../main.c     **** 		memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_data_t));
 480              	 .loc 7 142 0
 481 0038 3C4B     	 ldr r3,.L18
 482 003a 1B68     	 ldr r3,[r3]
 483 003c 5A68     	 ldr r2,[r3,#4]
 484 003e 07F11403 	 add r3,r7,#20
 485 0042 1046     	 mov r0,r2
 486 0044 1946     	 mov r1,r3
 487 0046 0422     	 movs r2,#4
 488 0048 FFF7FEFF 	 bl memcpy
 143:../main.c     **** 
 144:../main.c     **** 		if(len > 511) {
 489              	 .loc 7 144 0
 490 004c BB69     	 ldr r3,[r7,#24]
 491 004e B3F5007F 	 cmp r3,#512
 492 0052 28DB     	 blt .L12
 145:../main.c     **** 			// send 512 bytes in this packet then send another one
 146:../main.c     **** 			memcpy(tftp_p->payload + sizeof(tftp_data_t), (void*)str, 512);
 493              	 .loc 7 146 0
 494 0054 354B     	 ldr r3,.L18
 495 0056 1B68     	 ldr r3,[r3]
 496 0058 5B68     	 ldr r3,[r3,#4]
 497 005a 0433     	 adds r3,r3,#4
 498 005c 1846     	 mov r0,r3
 499 005e F968     	 ldr r1,[r7,#12]
 500 0060 4FF40072 	 mov r2,#512
 501 0064 FFF7FEFF 	 bl memcpy
 147:../main.c     **** 
 148:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t) + 512;
 502              	 .loc 7 148 0
 503 0068 304B     	 ldr r3,.L18
 504 006a 1A68     	 ldr r2,[r3]
 505 006c 2F4B     	 ldr r3,.L18
 506 006e 1B68     	 ldr r3,[r3]
 507 0070 4FF40171 	 mov r1,#516
 508 0074 1981     	 strh r1,[r3,#8]
 509 0076 1B89     	 ldrh r3,[r3,#8]
 510 0078 5381     	 strh r3,[r2,#10]
 149:../main.c     **** 
 150:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 511              	 .loc 7 150 0
 512 007a 2D4B     	 ldr r3,.L18+4
 513 007c 1968     	 ldr r1,[r3]
 514 007e 2B4B     	 ldr r3,.L18
 515 0080 1A68     	 ldr r2,[r3]
 516 0082 2C4B     	 ldr r3,.L18+8
 517 0084 1B68     	 ldr r3,[r3]
 518 0086 FC88     	 ldrh r4,[r7,#6]
 519 0088 0093     	 str r3,[sp]
 520 008a 0846     	 mov r0,r1
 521 008c 1146     	 mov r1,r2
 522 008e BA68     	 ldr r2,[r7,#8]
 523 0090 2346     	 mov r3,r4
 524 0092 FFF7FEFF 	 bl udp_sendto_if
 151:../main.c     **** 
 152:../main.c     **** 			block_num++;
 525              	 .loc 7 152 0
 526 0096 FB8B     	 ldrh r3,[r7,#30]
 527 0098 0133     	 adds r3,r3,#1
 528 009a FB83     	 strh r3,[r7,#30]
 153:../main.c     **** 			len -= 512;
 529              	 .loc 7 153 0
 530 009c BB69     	 ldr r3,[r7,#24]
 531 009e A3F50073 	 sub r3,r3,#512
 532 00a2 BB61     	 str r3,[r7,#24]
 533 00a4 3DE0     	 b .L17
 534              	.L12:
 154:../main.c     **** 		} else if(len == 0) {
 535              	 .loc 7 154 0
 536 00a6 BB69     	 ldr r3,[r7,#24]
 537 00a8 002B     	 cmp r3,#0
 538 00aa 16D1     	 bne .L14
 155:../main.c     **** 			// special case where we send just the header
 156:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t);
 539              	 .loc 7 156 0
 540 00ac 1F4B     	 ldr r3,.L18
 541 00ae 1A68     	 ldr r2,[r3]
 542 00b0 1E4B     	 ldr r3,.L18
 543 00b2 1B68     	 ldr r3,[r3]
 544 00b4 0421     	 movs r1,#4
 545 00b6 1981     	 strh r1,[r3,#8]
 546 00b8 1B89     	 ldrh r3,[r3,#8]
 547 00ba 5381     	 strh r3,[r2,#10]
 157:../main.c     **** 
 158:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 548              	 .loc 7 158 0
 549 00bc 1C4B     	 ldr r3,.L18+4
 550 00be 1968     	 ldr r1,[r3]
 551 00c0 1A4B     	 ldr r3,.L18
 552 00c2 1A68     	 ldr r2,[r3]
 553 00c4 1B4B     	 ldr r3,.L18+8
 554 00c6 1B68     	 ldr r3,[r3]
 555 00c8 FC88     	 ldrh r4,[r7,#6]
 556 00ca 0093     	 str r3,[sp]
 557 00cc 0846     	 mov r0,r1
 558 00ce 1146     	 mov r1,r2
 559 00d0 BA68     	 ldr r2,[r7,#8]
 560 00d2 2346     	 mov r3,r4
 561 00d4 FFF7FEFF 	 bl udp_sendto_if
 159:../main.c     **** 
 160:../main.c     **** 			// we're done sending at this point
 161:../main.c     **** 			break;
 562              	 .loc 7 161 0
 563 00d8 24E0     	 b .L11
 564              	.L14:
 162:../main.c     **** 		} else {
 163:../main.c     **** 			// we can send this all in one packet (511 bytes or less)
 164:../main.c     **** 			memcpy(tftp_p->payload + sizeof(tftp_data_t), (void*)str, len);
 565              	 .loc 7 164 0
 566 00da 144B     	 ldr r3,.L18
 567 00dc 1B68     	 ldr r3,[r3]
 568 00de 5B68     	 ldr r3,[r3,#4]
 569 00e0 1A1D     	 adds r2,r3,#4
 570 00e2 BB69     	 ldr r3,[r7,#24]
 571 00e4 1046     	 mov r0,r2
 572 00e6 F968     	 ldr r1,[r7,#12]
 573 00e8 1A46     	 mov r2,r3
 574 00ea FFF7FEFF 	 bl memcpy
 165:../main.c     **** 
 166:../main.c     **** 			tftp_p->len = tftp_p->tot_len = sizeof(tftp_data_t) + len;
 575              	 .loc 7 166 0
 576 00ee 0F4B     	 ldr r3,.L18
 577 00f0 1A68     	 ldr r2,[r3]
 578 00f2 0E4B     	 ldr r3,.L18
 579 00f4 1B68     	 ldr r3,[r3]
 580 00f6 B969     	 ldr r1,[r7,#24]
 581 00f8 89B2     	 uxth r1,r1
 582 00fa 0431     	 adds r1,r1,#4
 583 00fc 89B2     	 uxth r1,r1
 584 00fe 1981     	 strh r1,[r3,#8]
 585 0100 1B89     	 ldrh r3,[r3,#8]
 586 0102 5381     	 strh r3,[r2,#10]
 167:../main.c     **** 
 168:../main.c     **** 			udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 587              	 .loc 7 168 0
 588 0104 0A4B     	 ldr r3,.L18+4
 589 0106 1968     	 ldr r1,[r3]
 590 0108 084B     	 ldr r3,.L18
 591 010a 1A68     	 ldr r2,[r3]
 592 010c 094B     	 ldr r3,.L18+8
 593 010e 1B68     	 ldr r3,[r3]
 594 0110 FC88     	 ldrh r4,[r7,#6]
 595 0112 0093     	 str r3,[sp]
 596 0114 0846     	 mov r0,r1
 597 0116 1146     	 mov r1,r2
 598 0118 BA68     	 ldr r2,[r7,#8]
 599 011a 2346     	 mov r3,r4
 600 011c FFF7FEFF 	 bl udp_sendto_if
 169:../main.c     **** 
 170:../main.c     **** 			// we're done sending at this point
 171:../main.c     **** 			break;
 601              	 .loc 7 171 0
 602 0120 00E0     	 b .L11
 603              	.L17:
 172:../main.c     **** 		}
 173:../main.c     **** 	}
 604              	 .loc 7 173 0
 605 0122 80E7     	 b .L16
 606              	.L11:
 174:../main.c     **** }
 607              	 .loc 7 174 0
 608 0124 2437     	 adds r7,r7,#36
 609              	.LCFI41:
 610              	 .cfi_def_cfa_offset 12
 611 0126 BD46     	 mov sp,r7
 612              	.LCFI42:
 613              	 .cfi_def_cfa_register 13
 614              	 
 615 0128 90BD     	 pop {r4,r7,pc}
 616              	.L19:
 617 012a 00BF     	 .align 2
 618              	.L18:
 619 012c 00000000 	 .word tftp_p
 620 0130 00000000 	 .word tftp_pcb
 621 0134 00000000 	 .word netif
 622              	 .cfi_endproc
 623              	.LFE446:
 625              	 .section .text.tftp_err,"ax",%progbits
 626              	 .align 2
 627              	 .global tftp_err
 628              	 .thumb
 629              	 .thumb_func
 631              	tftp_err:
 632              	.LFB447:
 175:../main.c     **** 
 176:../main.c     **** // send TFTP error message
 177:../main.c     **** void tftp_err(const char* msg, ip_addr_t* addr, uint16_t port) {
 633              	 .loc 7 177 0
 634              	 .cfi_startproc
 635              	 
 636              	 
 637 0000 90B5     	 push {r4,r7,lr}
 638              	.LCFI43:
 639              	 .cfi_def_cfa_offset 12
 640              	 .cfi_offset 4,-12
 641              	 .cfi_offset 7,-8
 642              	 .cfi_offset 14,-4
 643 0002 89B0     	 sub sp,sp,#36
 644              	.LCFI44:
 645              	 .cfi_def_cfa_offset 48
 646 0004 02AF     	 add r7,sp,#8
 647              	.LCFI45:
 648              	 .cfi_def_cfa 7,40
 649 0006 F860     	 str r0,[r7,#12]
 650 0008 B960     	 str r1,[r7,#8]
 651 000a 1346     	 mov r3,r2
 652 000c FB80     	 strh r3,[r7,#6]
 178:../main.c     **** 	tftp_err_t header;
 179:../main.c     **** 	header.opcode = htons(TFTP_ERR); // ERROR opcode
 653              	 .loc 7 179 0
 654 000e 0520     	 movs r0,#5
 655 0010 FFF7FEFF 	 bl lwip_htons
 656 0014 0346     	 mov r3,r0
 657 0016 3B82     	 strh r3,[r7,#16]
 180:../main.c     **** 	header.error_code = htons(4); // Illegal TFTP operation error code
 658              	 .loc 7 180 0
 659 0018 0420     	 movs r0,#4
 660 001a FFF7FEFF 	 bl lwip_htons
 661 001e 0346     	 mov r3,r0
 662 0020 7B82     	 strh r3,[r7,#18]
 181:../main.c     **** 
 182:../main.c     **** 	memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_err_t));
 663              	 .loc 7 182 0
 664 0022 214B     	 ldr r3,.L22
 665 0024 1B68     	 ldr r3,[r3]
 666 0026 5A68     	 ldr r2,[r3,#4]
 667 0028 07F11003 	 add r3,r7,#16
 668 002c 1046     	 mov r0,r2
 669 002e 1946     	 mov r1,r3
 670 0030 0422     	 movs r2,#4
 671 0032 FFF7FEFF 	 bl memcpy
 183:../main.c     **** 
 184:../main.c     **** 	size_t len = strlen(msg);
 672              	 .loc 7 184 0
 673 0036 F868     	 ldr r0,[r7,#12]
 674 0038 FFF7FEFF 	 bl strlen
 675 003c 7861     	 str r0,[r7,#20]
 185:../main.c     **** 	if(len > TFTP_MAX_ERR_MSG_LEN - 1) {
 676              	 .loc 7 185 0
 677 003e 7B69     	 ldr r3,[r7,#20]
 678 0040 B3F5FF7F 	 cmp r3,#510
 679 0044 02D9     	 bls .L21
 186:../main.c     **** 		len = TFTP_MAX_ERR_MSG_LEN - 1;
 680              	 .loc 7 186 0
 681 0046 4FF4FF73 	 mov r3,#510
 682 004a 7B61     	 str r3,[r7,#20]
 683              	.L21:
 187:../main.c     **** 	}
 188:../main.c     **** 	memcpy(tftp_p->payload + sizeof(tftp_err_t), (void*)msg, len);
 684              	 .loc 7 188 0
 685 004c 164B     	 ldr r3,.L22
 686 004e 1B68     	 ldr r3,[r3]
 687 0050 5B68     	 ldr r3,[r3,#4]
 688 0052 0433     	 adds r3,r3,#4
 689 0054 1846     	 mov r0,r3
 690 0056 F968     	 ldr r1,[r7,#12]
 691 0058 7A69     	 ldr r2,[r7,#20]
 692 005a FFF7FEFF 	 bl memcpy
 189:../main.c     **** 	((char*)tftp_p->payload)[len + sizeof(tftp_err_t)] = '\0';
 693              	 .loc 7 189 0
 694 005e 124B     	 ldr r3,.L22
 695 0060 1B68     	 ldr r3,[r3]
 696 0062 5A68     	 ldr r2,[r3,#4]
 697 0064 7B69     	 ldr r3,[r7,#20]
 698 0066 0433     	 adds r3,r3,#4
 699 0068 1344     	 add r3,r3,r2
 700 006a 0022     	 movs r2,#0
 701 006c 1A70     	 strb r2,[r3]
 190:../main.c     **** 
 191:../main.c     **** 	tftp_p->len = tftp_p->tot_len = sizeof(tftp_err_t) + len + 1;
 702              	 .loc 7 191 0
 703 006e 0E4B     	 ldr r3,.L22
 704 0070 1A68     	 ldr r2,[r3]
 705 0072 0D4B     	 ldr r3,.L22
 706 0074 1B68     	 ldr r3,[r3]
 707 0076 7969     	 ldr r1,[r7,#20]
 708 0078 89B2     	 uxth r1,r1
 709 007a 0531     	 adds r1,r1,#5
 710 007c 89B2     	 uxth r1,r1
 711 007e 1981     	 strh r1,[r3,#8]
 712 0080 1B89     	 ldrh r3,[r3,#8]
 713 0082 5381     	 strh r3,[r2,#10]
 192:../main.c     **** 
 193:../main.c     **** 	udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 714              	 .loc 7 193 0
 715 0084 094B     	 ldr r3,.L22+4
 716 0086 1968     	 ldr r1,[r3]
 717 0088 074B     	 ldr r3,.L22
 718 008a 1A68     	 ldr r2,[r3]
 719 008c 084B     	 ldr r3,.L22+8
 720 008e 1B68     	 ldr r3,[r3]
 721 0090 FC88     	 ldrh r4,[r7,#6]
 722 0092 0093     	 str r3,[sp]
 723 0094 0846     	 mov r0,r1
 724 0096 1146     	 mov r1,r2
 725 0098 BA68     	 ldr r2,[r7,#8]
 726 009a 2346     	 mov r3,r4
 727 009c FFF7FEFF 	 bl udp_sendto_if
 194:../main.c     **** }
 728              	 .loc 7 194 0
 729 00a0 1C37     	 adds r7,r7,#28
 730              	.LCFI46:
 731              	 .cfi_def_cfa_offset 12
 732 00a2 BD46     	 mov sp,r7
 733              	.LCFI47:
 734              	 .cfi_def_cfa_register 13
 735              	 
 736 00a4 90BD     	 pop {r4,r7,pc}
 737              	.L23:
 738 00a6 00BF     	 .align 2
 739              	.L22:
 740 00a8 00000000 	 .word tftp_p
 741 00ac 00000000 	 .word tftp_pcb
 742 00b0 00000000 	 .word netif
 743              	 .cfi_endproc
 744              	.LFE447:
 746              	 .section .text.tftp_ack,"ax",%progbits
 747              	 .align 2
 748              	 .global tftp_ack
 749              	 .thumb
 750              	 .thumb_func
 752              	tftp_ack:
 753              	.LFB448:
 195:../main.c     **** 
 196:../main.c     **** // send TFTP ack for a block number
 197:../main.c     **** void tftp_ack(uint16_t block, ip_addr_t* addr, uint16_t port) {
 754              	 .loc 7 197 0
 755              	 .cfi_startproc
 756              	 
 757              	 
 758 0000 90B5     	 push {r4,r7,lr}
 759              	.LCFI48:
 760              	 .cfi_def_cfa_offset 12
 761              	 .cfi_offset 4,-12
 762              	 .cfi_offset 7,-8
 763              	 .cfi_offset 14,-4
 764 0002 87B0     	 sub sp,sp,#28
 765              	.LCFI49:
 766              	 .cfi_def_cfa_offset 40
 767 0004 02AF     	 add r7,sp,#8
 768              	.LCFI50:
 769              	 .cfi_def_cfa 7,32
 770 0006 0346     	 mov r3,r0
 771 0008 3960     	 str r1,[r7]
 772 000a FB80     	 strh r3,[r7,#6]
 773 000c 1346     	 mov r3,r2
 774 000e BB80     	 strh r3,[r7,#4]
 198:../main.c     **** 	tftp_ack_t header;
 199:../main.c     **** 	header.opcode = htons(TFTP_ACK); // ACK opcode
 775              	 .loc 7 199 0
 776 0010 0420     	 movs r0,#4
 777 0012 FFF7FEFF 	 bl lwip_htons
 778 0016 0346     	 mov r3,r0
 779 0018 BB81     	 strh r3,[r7,#12]
 200:../main.c     **** 	header.block_num = htons(block);
 780              	 .loc 7 200 0
 781 001a FB88     	 ldrh r3,[r7,#6]
 782 001c 1846     	 mov r0,r3
 783 001e FFF7FEFF 	 bl lwip_htons
 784 0022 0346     	 mov r3,r0
 785 0024 FB81     	 strh r3,[r7,#14]
 201:../main.c     **** 
 202:../main.c     **** 	memcpy(tftp_p->payload, (void*)&header, sizeof(tftp_ack_t));
 786              	 .loc 7 202 0
 787 0026 114B     	 ldr r3,.L25
 788 0028 1B68     	 ldr r3,[r3]
 789 002a 5A68     	 ldr r2,[r3,#4]
 790 002c 07F10C03 	 add r3,r7,#12
 791 0030 1046     	 mov r0,r2
 792 0032 1946     	 mov r1,r3
 793 0034 0422     	 movs r2,#4
 794 0036 FFF7FEFF 	 bl memcpy
 203:../main.c     **** 
 204:../main.c     **** 	tftp_p->len = tftp_p->tot_len = sizeof(tftp_ack_t);
 795              	 .loc 7 204 0
 796 003a 0C4B     	 ldr r3,.L25
 797 003c 1A68     	 ldr r2,[r3]
 798 003e 0B4B     	 ldr r3,.L25
 799 0040 1B68     	 ldr r3,[r3]
 800 0042 0421     	 movs r1,#4
 801 0044 1981     	 strh r1,[r3,#8]
 802 0046 1B89     	 ldrh r3,[r3,#8]
 803 0048 5381     	 strh r3,[r2,#10]
 205:../main.c     **** 
 206:../main.c     **** 	udp_sendto_if(tftp_pcb, tftp_p, addr, port, netif);
 804              	 .loc 7 206 0
 805 004a 094B     	 ldr r3,.L25+4
 806 004c 1968     	 ldr r1,[r3]
 807 004e 074B     	 ldr r3,.L25
 808 0050 1A68     	 ldr r2,[r3]
 809 0052 084B     	 ldr r3,.L25+8
 810 0054 1B68     	 ldr r3,[r3]
 811 0056 BC88     	 ldrh r4,[r7,#4]
 812 0058 0093     	 str r3,[sp]
 813 005a 0846     	 mov r0,r1
 814 005c 1146     	 mov r1,r2
 815 005e 3A68     	 ldr r2,[r7]
 816 0060 2346     	 mov r3,r4
 817 0062 FFF7FEFF 	 bl udp_sendto_if
 207:../main.c     **** }
 818              	 .loc 7 207 0
 819 0066 1437     	 adds r7,r7,#20
 820              	.LCFI51:
 821              	 .cfi_def_cfa_offset 12
 822 0068 BD46     	 mov sp,r7
 823              	.LCFI52:
 824              	 .cfi_def_cfa_register 13
 825              	 
 826 006a 90BD     	 pop {r4,r7,pc}
 827              	.L26:
 828              	 .align 2
 829              	.L25:
 830 006c 00000000 	 .word tftp_p
 831 0070 00000000 	 .word tftp_pcb
 832 0074 00000000 	 .word netif
 833              	 .cfi_endproc
 834              	.LFE448:
 836              	 .section .text.my_tolower,"ax",%progbits
 837              	 .align 2
 838              	 .global my_tolower
 839              	 .thumb
 840              	 .thumb_func
 842              	my_tolower:
 843              	.LFB449:
 208:../main.c     **** 
 209:../main.c     **** // convert a character to lower case
 210:../main.c     **** // NOTE: only converts basic alphabet
 211:../main.c     **** char my_tolower(char c) {
 844              	 .loc 7 211 0
 845              	 .cfi_startproc
 846              	 
 847              	 
 848              	 
 849 0000 80B4     	 push {r7}
 850              	.LCFI53:
 851              	 .cfi_def_cfa_offset 4
 852              	 .cfi_offset 7,-4
 853 0002 83B0     	 sub sp,sp,#12
 854              	.LCFI54:
 855              	 .cfi_def_cfa_offset 16
 856 0004 00AF     	 add r7,sp,#0
 857              	.LCFI55:
 858              	 .cfi_def_cfa_register 7
 859 0006 0346     	 mov r3,r0
 860 0008 FB71     	 strb r3,[r7,#7]
 212:../main.c     **** 	if(c >= 'A' && c <= 'Z') {
 861              	 .loc 7 212 0
 862 000a FB79     	 ldrb r3,[r7,#7]
 863 000c 402B     	 cmp r3,#64
 864 000e 06D9     	 bls .L28
 865              	 .loc 7 212 0 is_stmt 0 discriminator 1
 866 0010 FB79     	 ldrb r3,[r7,#7]
 867 0012 5A2B     	 cmp r3,#90
 868 0014 03D8     	 bhi .L28
 213:../main.c     **** 		return c + ('a' - 'A');
 869              	 .loc 7 213 0 is_stmt 1
 870 0016 FB79     	 ldrb r3,[r7,#7]
 871 0018 2033     	 adds r3,r3,#32
 872 001a DBB2     	 uxtb r3,r3
 873 001c 00E0     	 b .L29
 874              	.L28:
 214:../main.c     **** 	}
 215:../main.c     **** 
 216:../main.c     **** 	return c;
 875              	 .loc 7 216 0
 876 001e FB79     	 ldrb r3,[r7,#7]
 877              	.L29:
 217:../main.c     **** }
 878              	 .loc 7 217 0
 879 0020 1846     	 mov r0,r3
 880 0022 0C37     	 adds r7,r7,#12
 881              	.LCFI56:
 882              	 .cfi_def_cfa_offset 4
 883 0024 BD46     	 mov sp,r7
 884              	.LCFI57:
 885              	 .cfi_def_cfa_register 13
 886              	 
 887 0026 5DF8047B 	 ldr r7,[sp],#4
 888              	.LCFI58:
 889              	 .cfi_restore 7
 890              	 .cfi_def_cfa_offset 0
 891 002a 7047     	 bx lr
 892              	 .cfi_endproc
 893              	.LFE449:
 895              	 .section .rodata
 896 0256 0000     	 .align 2
 897              	.LC8:
 898 0258 6E6F2066 	 .ascii "no filename given\000"
 898      696C656E 
 898      616D6520 
 898      67697665 
 898      6E00
 899 026a 0000     	 .align 2
 900              	.LC9:
 901 026c 6D6F6465 	 .ascii "mode string not null-terminated\000"
 901      20737472 
 901      696E6720 
 901      6E6F7420 
 901      6E756C6C 
 902              	 .align 2
 903              	.LC10:
 904 028c 6F637465 	 .ascii "octet\000"
 904      7400
 905 0292 0000     	 .align 2
 906              	.LC11:
 907 0294 6F6E6C79 	 .ascii "only supported mode is octet\000"
 907      20737570 
 907      706F7274 
 907      6564206D 
 907      6F646520 
 908              	 .section .text.tftp_check_octet_mode,"ax",%progbits
 909              	 .align 2
 910              	 .global tftp_check_octet_mode
 911              	 .thumb
 912              	 .thumb_func
 914              	tftp_check_octet_mode:
 915              	.LFB450:
 218:../main.c     **** 
 219:../main.c     **** // checks that a TFTP RRQ/WRQ packet has a mode of 'octet'
 220:../main.c     **** // ignores the filename
 221:../main.c     **** // assumes the packet at 'data' is a WRQ/RRQ packet at least 4 bytes long
 222:../main.c     **** // returns 0 on failure, 1 on success
 223:../main.c     **** uint8_t tftp_check_octet_mode(char* data, size_t len, ip_addr_t* addr, uint16_t port) {
 916              	 .loc 7 223 0
 917              	 .cfi_startproc
 918              	 
 919              	 
 920 0000 90B5     	 push {r4,r7,lr}
 921              	.LCFI59:
 922              	 .cfi_def_cfa_offset 12
 923              	 .cfi_offset 4,-12
 924              	 .cfi_offset 7,-8
 925              	 .cfi_offset 14,-4
 926 0002 89B0     	 sub sp,sp,#36
 927              	.LCFI60:
 928              	 .cfi_def_cfa_offset 48
 929 0004 00AF     	 add r7,sp,#0
 930              	.LCFI61:
 931              	 .cfi_def_cfa_register 7
 932 0006 F860     	 str r0,[r7,#12]
 933 0008 B960     	 str r1,[r7,#8]
 934 000a 7A60     	 str r2,[r7,#4]
 935 000c 7B80     	 strh r3,[r7,#2]
 224:../main.c     **** 	if(len < 4) {
 936              	 .loc 7 224 0
 937 000e BB68     	 ldr r3,[r7,#8]
 938 0010 032B     	 cmp r3,#3
 939 0012 01D8     	 bhi .L31
 225:../main.c     **** 		return 0;
 940              	 .loc 7 225 0
 941 0014 0023     	 movs r3,#0
 942 0016 60E0     	 b .L32
 943              	.L31:
 226:../main.c     **** 	}
 227:../main.c     **** 
 228:../main.c     **** 	// we don't care what the filename is, always change our config info
 229:../main.c     **** 	char* mode = NULL;
 944              	 .loc 7 229 0
 945 0018 0023     	 movs r3,#0
 946 001a FB61     	 str r3,[r7,#28]
 230:../main.c     **** 	size_t i = 2; // start reading at filename
 947              	 .loc 7 230 0
 948 001c 0223     	 movs r3,#2
 949 001e BB61     	 str r3,[r7,#24]
 231:../main.c     **** 	for(; i < len; i++) {
 950              	 .loc 7 231 0
 951 0020 10E0     	 b .L33
 952              	.L36:
 232:../main.c     **** 		if(data[i] == '\0') {
 953              	 .loc 7 232 0
 954 0022 FA68     	 ldr r2,[r7,#12]
 955 0024 BB69     	 ldr r3,[r7,#24]
 956 0026 1344     	 add r3,r3,r2
 957 0028 1B78     	 ldrb r3,[r3]
 958 002a 002B     	 cmp r3,#0
 959 002c 07D1     	 bne .L34
 233:../main.c     **** 			mode = &data[++i];
 960              	 .loc 7 233 0
 961 002e BB69     	 ldr r3,[r7,#24]
 962 0030 0133     	 adds r3,r3,#1
 963 0032 BB61     	 str r3,[r7,#24]
 964 0034 FA68     	 ldr r2,[r7,#12]
 965 0036 BB69     	 ldr r3,[r7,#24]
 966 0038 1344     	 add r3,r3,r2
 967 003a FB61     	 str r3,[r7,#28]
 234:../main.c     **** 			break;
 968              	 .loc 7 234 0
 969 003c 06E0     	 b .L35
 970              	.L34:
 231:../main.c     **** 		if(data[i] == '\0') {
 971              	 .loc 7 231 0
 972 003e BB69     	 ldr r3,[r7,#24]
 973 0040 0133     	 adds r3,r3,#1
 974 0042 BB61     	 str r3,[r7,#24]
 975              	.L33:
 231:../main.c     **** 		if(data[i] == '\0') {
 976              	 .loc 7 231 0 is_stmt 0 discriminator 1
 977 0044 BA69     	 ldr r2,[r7,#24]
 978 0046 BB68     	 ldr r3,[r7,#8]
 979 0048 9A42     	 cmp r2,r3
 980 004a EAD3     	 bcc .L36
 981              	.L35:
 235:../main.c     **** 		}
 236:../main.c     **** 	}
 237:../main.c     **** 
 238:../main.c     **** 	if(mode == NULL) {
 982              	 .loc 7 238 0 is_stmt 1
 983 004c FB69     	 ldr r3,[r7,#28]
 984 004e 002B     	 cmp r3,#0
 985 0050 07D1     	 bne .L37
 239:../main.c     **** 		tftp_err("no filename given", addr, port);
 986              	 .loc 7 239 0
 987 0052 7B88     	 ldrh r3,[r7,#2]
 988 0054 2348     	 ldr r0,.L42
 989 0056 7968     	 ldr r1,[r7,#4]
 990 0058 1A46     	 mov r2,r3
 991 005a FFF7FEFF 	 bl tftp_err
 240:../main.c     **** 		return 0;
 992              	 .loc 7 240 0
 993 005e 0023     	 movs r3,#0
 994 0060 3BE0     	 b .L32
 995              	.L37:
 241:../main.c     **** 	}
 242:../main.c     **** 
 243:../main.c     **** 	if(((char*)p->payload)[p->len - 1] != '\0') {
 996              	 .loc 7 243 0
 997 0062 214B     	 ldr r3,.L42+4
 998 0064 1B68     	 ldr r3,[r3]
 999 0066 5A68     	 ldr r2,[r3,#4]
 1000 0068 1F4B     	 ldr r3,.L42+4
 1001 006a 1B68     	 ldr r3,[r3]
 1002 006c 5B89     	 ldrh r3,[r3,#10]
 1003 006e 013B     	 subs r3,r3,#1
 1004 0070 1344     	 add r3,r3,r2
 1005 0072 1B78     	 ldrb r3,[r3]
 1006 0074 002B     	 cmp r3,#0
 1007 0076 07D0     	 beq .L38
 244:../main.c     **** 		tftp_err("mode string not null-terminated", addr, port);
 1008              	 .loc 7 244 0
 1009 0078 7B88     	 ldrh r3,[r7,#2]
 1010 007a 1C48     	 ldr r0,.L42+8
 1011 007c 7968     	 ldr r1,[r7,#4]
 1012 007e 1A46     	 mov r2,r3
 1013 0080 FFF7FEFF 	 bl tftp_err
 245:../main.c     **** 		return 0;
 1014              	 .loc 7 245 0
 1015 0084 0023     	 movs r3,#0
 1016 0086 28E0     	 b .L32
 1017              	.L38:
 1018              	.LBB2:
 246:../main.c     **** 	}
 247:../main.c     **** 
 248:../main.c     **** 	// convert to lower case
 249:../main.c     **** 	for(size_t j = 0; j < strlen(mode); j++) {
 1019              	 .loc 7 249 0
 1020 0088 0023     	 movs r3,#0
 1021 008a 7B61     	 str r3,[r7,#20]
 1022 008c 0EE0     	 b .L39
 1023              	.L40:
 250:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1024              	 .loc 7 250 0 discriminator 3
 1025 008e FA69     	 ldr r2,[r7,#28]
 1026 0090 7B69     	 ldr r3,[r7,#20]
 1027 0092 D418     	 adds r4,r2,r3
 1028 0094 FA69     	 ldr r2,[r7,#28]
 1029 0096 7B69     	 ldr r3,[r7,#20]
 1030 0098 1344     	 add r3,r3,r2
 1031 009a 1B78     	 ldrb r3,[r3]
 1032 009c 1846     	 mov r0,r3
 1033 009e FFF7FEFF 	 bl my_tolower
 1034 00a2 0346     	 mov r3,r0
 1035 00a4 2370     	 strb r3,[r4]
 249:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1036              	 .loc 7 249 0 discriminator 3
 1037 00a6 7B69     	 ldr r3,[r7,#20]
 1038 00a8 0133     	 adds r3,r3,#1
 1039 00aa 7B61     	 str r3,[r7,#20]
 1040              	.L39:
 249:../main.c     **** 		mode[j] = my_tolower(mode[j]);
 1041              	 .loc 7 249 0 is_stmt 0 discriminator 1
 1042 00ac F869     	 ldr r0,[r7,#28]
 1043 00ae FFF7FEFF 	 bl strlen
 1044 00b2 0246     	 mov r2,r0
 1045 00b4 7B69     	 ldr r3,[r7,#20]
 1046 00b6 9A42     	 cmp r2,r3
 1047 00b8 E9D8     	 bhi .L40
 1048              	.LBE2:
 251:../main.c     **** 	}
 252:../main.c     **** 
 253:../main.c     **** 	if(strcmp(mode, "octet") != 0) {
 1049              	 .loc 7 253 0 is_stmt 1
 1050 00ba F869     	 ldr r0,[r7,#28]
 1051 00bc 0C49     	 ldr r1,.L42+12
 1052 00be FFF7FEFF 	 bl strcmp
 1053 00c2 0346     	 mov r3,r0
 1054 00c4 002B     	 cmp r3,#0
 1055 00c6 07D0     	 beq .L41
 254:../main.c     **** 		tftp_err("only supported mode is octet", addr, port);
 1056              	 .loc 7 254 0
 1057 00c8 7B88     	 ldrh r3,[r7,#2]
 1058 00ca 0A48     	 ldr r0,.L42+16
 1059 00cc 7968     	 ldr r1,[r7,#4]
 1060 00ce 1A46     	 mov r2,r3
 1061 00d0 FFF7FEFF 	 bl tftp_err
 255:../main.c     **** 		return 0;
 1062              	 .loc 7 255 0
 1063 00d4 0023     	 movs r3,#0
 1064 00d6 00E0     	 b .L32
 1065              	.L41:
 256:../main.c     **** 	}
 257:../main.c     **** 
 258:../main.c     **** 	return 1;
 1066              	 .loc 7 258 0
 1067 00d8 0123     	 movs r3,#1
 1068              	.L32:
 259:../main.c     **** }
 1069              	 .loc 7 259 0
 1070 00da 1846     	 mov r0,r3
 1071 00dc 2437     	 adds r7,r7,#36
 1072              	.LCFI62:
 1073              	 .cfi_def_cfa_offset 12
 1074 00de BD46     	 mov sp,r7
 1075              	.LCFI63:
 1076              	 .cfi_def_cfa_register 13
 1077              	 
 1078 00e0 90BD     	 pop {r4,r7,pc}
 1079              	.L43:
 1080 00e2 00BF     	 .align 2
 1081              	.L42:
 1082 00e4 58020000 	 .word .LC8
 1083 00e8 00000000 	 .word p
 1084 00ec 6C020000 	 .word .LC9
 1085 00f0 8C020000 	 .word .LC10
 1086 00f4 94020000 	 .word .LC11
 1087              	 .cfi_endproc
 1088              	.LFE450:
 1090              	 .section .rodata
 1091 02b1 000000   	 .align 2
 1092              	.LC12:
 1093 02b4 63616E6E 	 .ascii "cannot fragment packets\000"
 1093      6F742066 
 1093      7261676D 
 1093      656E7420 
 1093      7061636B 
 1094              	 .align 2
 1095              	.LC13:
 1096 02cc 7061636B 	 .ascii "packet too small\000"
 1096      65742074 
 1096      6F6F2073 
 1096      6D616C6C 
 1096      00
 1097 02dd 000000   	 .align 2
 1098              	.LC14:
 1099 02e0 77726974 	 .ascii "write request already in progress, abandoning\000"
 1099      65207265 
 1099      71756573 
 1099      7420616C 
 1099      72656164 
 1100 030e 0000     	 .align 2
 1101              	.LC15:
 1102 0310 6E6F2077 	 .ascii "no write request in progress\000"
 1102      72697465 
 1102      20726571 
 1102      75657374 
 1102      20696E20 
 1103 032d 000000   	 .align 2
 1104              	.LC16:
 1105 0330 746F6F20 	 .ascii "too much data\000"
 1105      6D756368 
 1105      20646174 
 1105      6100
 1106 033e 0000     	 .align 2
 1107              	.LC17:
 1108 0340 756E6578 	 .ascii "unexpected block number\000"
 1108      70656374 
 1108      65642062 
 1108      6C6F636B 
 1108      206E756D 
 1109              	 .align 2
 1110              	.LC18:
 1111 0358 756E7375 	 .ascii "unsupported opcode\000"
 1111      70706F72 
 1111      74656420 
 1111      6F70636F 
 1111      646500
 1112              	 .section .text.tftp_recv,"ax",%progbits
 1113              	 .align 2
 1114              	 .global tftp_recv
 1115              	 .thumb
 1116              	 .thumb_func
 1118              	tftp_recv:
 1119              	.LFB451:
 260:../main.c     **** 
 261:../main.c     **** // TFTP UDP interface receive callback
 262:../main.c     **** void tftp_recv(void* arg, struct udp_pcb* pcb, struct pbuf* p, ip_addr_t* addr, uint16_t port) {
 1120              	 .loc 7 262 0
 1121              	 .cfi_startproc
 1122              	 
 1123              	 
 1124 0000 80B5     	 push {r7,lr}
 1125              	.LCFI64:
 1126              	 .cfi_def_cfa_offset 8
 1127              	 .cfi_offset 7,-8
 1128              	 .cfi_offset 14,-4
 1129 0002 86B0     	 sub sp,sp,#24
 1130              	.LCFI65:
 1131              	 .cfi_def_cfa_offset 32
 1132 0004 00AF     	 add r7,sp,#0
 1133              	.LCFI66:
 1134              	 .cfi_def_cfa_register 7
 1135 0006 F860     	 str r0,[r7,#12]
 1136 0008 B960     	 str r1,[r7,#8]
 1137 000a 7A60     	 str r2,[r7,#4]
 1138 000c 3B60     	 str r3,[r7]
 263:../main.c     **** 	if(p->len != p->tot_len) {
 1139              	 .loc 7 263 0
 1140 000e 7B68     	 ldr r3,[r7,#4]
 1141 0010 5A89     	 ldrh r2,[r3,#10]
 1142 0012 7B68     	 ldr r3,[r7,#4]
 1143 0014 1B89     	 ldrh r3,[r3,#8]
 1144 0016 9A42     	 cmp r2,r3
 1145 0018 06D0     	 beq .L45
 264:../main.c     **** 		tftp_err("cannot fragment packets", addr, port);
 1146              	 .loc 7 264 0
 1147 001a 3B8C     	 ldrh r3,[r7,#32]
 1148 001c 5C48     	 ldr r0,.L60
 1149 001e 3968     	 ldr r1,[r7]
 1150 0020 1A46     	 mov r2,r3
 1151 0022 FFF7FEFF 	 bl tftp_err
 265:../main.c     **** 		return;
 1152              	 .loc 7 265 0
 1153 0026 B0E0     	 b .L44
 1154              	.L45:
 266:../main.c     **** 	}
 267:../main.c     **** 
 268:../main.c     **** 	if(p->len < 4) {
 1155              	 .loc 7 268 0
 1156 0028 7B68     	 ldr r3,[r7,#4]
 1157 002a 5B89     	 ldrh r3,[r3,#10]
 1158 002c 032B     	 cmp r3,#3
 1159 002e 05D8     	 bhi .L47
 269:../main.c     **** 		// need at least an opcode, and two zeros / a block number
 270:../main.c     **** 		tftp_err("packet too small", addr, port);
 1160              	 .loc 7 270 0
 1161 0030 3B8C     	 ldrh r3,[r7,#32]
 1162 0032 5848     	 ldr r0,.L60+4
 1163 0034 3968     	 ldr r1,[r7]
 1164 0036 1A46     	 mov r2,r3
 1165 0038 FFF7FEFF 	 bl tftp_err
 1166              	.L47:
 271:../main.c     **** 	}
 272:../main.c     **** 
 273:../main.c     **** 	uint16_t opcode = ntohs(*((uint16_t*)p->payload));
 1167              	 .loc 7 273 0
 1168 003c 7B68     	 ldr r3,[r7,#4]
 1169 003e 5B68     	 ldr r3,[r3,#4]
 1170 0040 1B88     	 ldrh r3,[r3]
 1171 0042 1846     	 mov r0,r3
 1172 0044 FFF7FEFF 	 bl lwip_ntohs
 1173 0048 0346     	 mov r3,r0
 1174 004a FB82     	 strh r3,[r7,#22]
 274:../main.c     **** 
 275:../main.c     **** 	if(opcode == TFTP_WRQ) {
 1175              	 .loc 7 275 0
 1176 004c FB8A     	 ldrh r3,[r7,#22]
 1177 004e 022B     	 cmp r3,#2
 1178 0050 2AD1     	 bne .L48
 276:../main.c     **** 		if(curr_block == 0) {
 1179              	 .loc 7 276 0
 1180 0052 514B     	 ldr r3,.L60+8
 1181 0054 1B88     	 ldrh r3,[r3]
 1182 0056 002B     	 cmp r3,#0
 1183 0058 1CD1     	 bne .L49
 277:../main.c     **** 			// we don't care what the filename is, always change our config info
 278:../main.c     **** 			// we just care that the data is in octet mode
 279:../main.c     **** 			if(!tftp_check_octet_mode((char*)p->payload, p->len, addr, port)) {
 1184              	 .loc 7 279 0
 1185 005a 7B68     	 ldr r3,[r7,#4]
 1186 005c 5A68     	 ldr r2,[r3,#4]
 1187 005e 7B68     	 ldr r3,[r7,#4]
 1188 0060 5B89     	 ldrh r3,[r3,#10]
 1189 0062 1946     	 mov r1,r3
 1190 0064 3B8C     	 ldrh r3,[r7,#32]
 1191 0066 1046     	 mov r0,r2
 1192 0068 3A68     	 ldr r2,[r7]
 1193 006a FFF7FEFF 	 bl tftp_check_octet_mode
 1194 006e 0346     	 mov r3,r0
 1195 0070 002B     	 cmp r3,#0
 1196 0072 00D1     	 bne .L50
 280:../main.c     **** 				return;
 1197              	 .loc 7 280 0
 1198 0074 89E0     	 b .L44
 1199              	.L50:
 281:../main.c     **** 			}
 282:../main.c     **** 
 283:../main.c     **** 			tftp_ack(curr_block, addr, port);
 1200              	 .loc 7 283 0
 1201 0076 484B     	 ldr r3,.L60+8
 1202 0078 1A88     	 ldrh r2,[r3]
 1203 007a 3B8C     	 ldrh r3,[r7,#32]
 1204 007c 1046     	 mov r0,r2
 1205 007e 3968     	 ldr r1,[r7]
 1206 0080 1A46     	 mov r2,r3
 1207 0082 FFF7FEFF 	 bl tftp_ack
 284:../main.c     **** 			curr_block++;
 1208              	 .loc 7 284 0
 1209 0086 444B     	 ldr r3,.L60+8
 1210 0088 1B88     	 ldrh r3,[r3]
 1211 008a 0133     	 adds r3,r3,#1
 1212 008c 9AB2     	 uxth r2,r3
 1213 008e 424B     	 ldr r3,.L60+8
 1214 0090 1A80     	 strh r2,[r3]
 1215 0092 7AE0     	 b .L44
 1216              	.L49:
 285:../main.c     **** 		} else {
 286:../main.c     **** 			tftp_err("write request already in progress, abandoning", addr, port);
 1217              	 .loc 7 286 0
 1218 0094 3B8C     	 ldrh r3,[r7,#32]
 1219 0096 4148     	 ldr r0,.L60+12
 1220 0098 3968     	 ldr r1,[r7]
 1221 009a 1A46     	 mov r2,r3
 1222 009c FFF7FEFF 	 bl tftp_err
 287:../main.c     **** 			curr_block = 0; // reset and abandon the current WRQ
 1223              	 .loc 7 287 0
 1224 00a0 3D4B     	 ldr r3,.L60+8
 1225 00a2 0022     	 movs r2,#0
 1226 00a4 1A80     	 strh r2,[r3]
 288:../main.c     **** 
 289:../main.c     **** 			return;
 1227              	 .loc 7 289 0
 1228 00a6 70E0     	 b .L44
 1229              	.L48:
 290:../main.c     **** 		}
 291:../main.c     **** 	} else if(opcode == TFTP_DATA) {
 1230              	 .loc 7 291 0
 1231 00a8 FB8A     	 ldrh r3,[r7,#22]
 1232 00aa 032B     	 cmp r3,#3
 1233 00ac 49D1     	 bne .L51
 1234              	.LBB3:
 292:../main.c     **** 		if(curr_block == 0) {
 1235              	 .loc 7 292 0
 1236 00ae 3A4B     	 ldr r3,.L60+8
 1237 00b0 1B88     	 ldrh r3,[r3]
 1238 00b2 002B     	 cmp r3,#0
 1239 00b4 06D1     	 bne .L52
 293:../main.c     **** 			tftp_err("no write request in progress", addr, port);
 1240              	 .loc 7 293 0
 1241 00b6 3B8C     	 ldrh r3,[r7,#32]
 1242 00b8 3948     	 ldr r0,.L60+16
 1243 00ba 3968     	 ldr r1,[r7]
 1244 00bc 1A46     	 mov r2,r3
 1245 00be FFF7FEFF 	 bl tftp_err
 294:../main.c     **** 			return;
 1246              	 .loc 7 294 0
 1247 00c2 62E0     	 b .L44
 1248              	.L52:
 295:../main.c     **** 		}
 296:../main.c     **** 
 297:../main.c     **** 		if(p->len - 4 > 512) {
 1249              	 .loc 7 297 0
 1250 00c4 7B68     	 ldr r3,[r7,#4]
 1251 00c6 5B89     	 ldrh r3,[r3,#10]
 1252 00c8 043B     	 subs r3,r3,#4
 1253 00ca B3F5007F 	 cmp r3,#512
 1254 00ce 06DD     	 ble .L53
 298:../main.c     **** 			tftp_err("too much data", addr, port);
 1255              	 .loc 7 298 0
 1256 00d0 3B8C     	 ldrh r3,[r7,#32]
 1257 00d2 3448     	 ldr r0,.L60+20
 1258 00d4 3968     	 ldr r1,[r7]
 1259 00d6 1A46     	 mov r2,r3
 1260 00d8 FFF7FEFF 	 bl tftp_err
 299:../main.c     **** 			return;
 1261              	 .loc 7 299 0
 1262 00dc 55E0     	 b .L44
 1263              	.L53:
 300:../main.c     **** 		}
 301:../main.c     **** 
 302:../main.c     **** 		uint16_t block_num = ntohs(*((uint16_t*)p->payload + 2));
 1264              	 .loc 7 302 0
 1265 00de 7B68     	 ldr r3,[r7,#4]
 1266 00e0 5B68     	 ldr r3,[r3,#4]
 1267 00e2 0433     	 adds r3,r3,#4
 1268 00e4 1B88     	 ldrh r3,[r3]
 1269 00e6 1846     	 mov r0,r3
 1270 00e8 FFF7FEFF 	 bl lwip_ntohs
 1271 00ec 0346     	 mov r3,r0
 1272 00ee BB82     	 strh r3,[r7,#20]
 303:../main.c     **** 
 304:../main.c     **** 		if(block_num != curr_block) {
 1273              	 .loc 7 304 0
 1274 00f0 294B     	 ldr r3,.L60+8
 1275 00f2 1B88     	 ldrh r3,[r3]
 1276 00f4 BA8A     	 ldrh r2,[r7,#20]
 1277 00f6 9A42     	 cmp r2,r3
 1278 00f8 06D0     	 beq .L54
 305:../main.c     **** 			tftp_err("unexpected block number", addr, port);
 1279              	 .loc 7 305 0
 1280 00fa 3B8C     	 ldrh r3,[r7,#32]
 1281 00fc 2A48     	 ldr r0,.L60+24
 1282 00fe 3968     	 ldr r1,[r7]
 1283 0100 1A46     	 mov r2,r3
 1284 0102 FFF7FEFF 	 bl tftp_err
 306:../main.c     **** 			return;
 1285              	 .loc 7 306 0
 1286 0106 40E0     	 b .L44
 1287              	.L54:
 307:../main.c     **** 		}
 308:../main.c     **** 
 309:../main.c     **** 		// parse the data
 310:../main.c     **** 		uint8_t* data = (uint8_t*)(p->payload + 4);
 1288              	 .loc 7 310 0
 1289 0108 7B68     	 ldr r3,[r7,#4]
 1290 010a 5B68     	 ldr r3,[r3,#4]
 1291 010c 0433     	 adds r3,r3,#4
 1292 010e 3B61     	 str r3,[r7,#16]
 311:../main.c     **** 
 312:../main.c     **** 		// TODO do something with the commands
 313:../main.c     **** 
 314:../main.c     **** 		// send the ACK
 315:../main.c     **** 		tftp_ack(curr_block, addr, port);
 1293              	 .loc 7 315 0
 1294 0110 214B     	 ldr r3,.L60+8
 1295 0112 1A88     	 ldrh r2,[r3]
 1296 0114 3B8C     	 ldrh r3,[r7,#32]
 1297 0116 1046     	 mov r0,r2
 1298 0118 3968     	 ldr r1,[r7]
 1299 011a 1A46     	 mov r2,r3
 1300 011c FFF7FEFF 	 bl tftp_ack
 316:../main.c     **** 
 317:../main.c     **** 		if(p->len - 4 < 512) {
 1301              	 .loc 7 317 0
 1302 0120 7B68     	 ldr r3,[r7,#4]
 1303 0122 5B89     	 ldrh r3,[r3,#10]
 1304 0124 043B     	 subs r3,r3,#4
 1305 0126 B3F5007F 	 cmp r3,#512
 1306 012a 03DA     	 bge .L55
 318:../main.c     **** 			// last data packet, end of transfer
 319:../main.c     **** 			curr_block = 0;
 1307              	 .loc 7 319 0
 1308 012c 1A4B     	 ldr r3,.L60+8
 1309 012e 0022     	 movs r2,#0
 1310 0130 1A80     	 strh r2,[r3]
 1311 0132 2AE0     	 b .L44
 1312              	.L55:
 320:../main.c     **** 		} else {
 321:../main.c     **** 			// otherwise we have more data to receive and expect the next block
 322:../main.c     **** 			curr_block++;
 1313              	 .loc 7 322 0
 1314 0134 184B     	 ldr r3,.L60+8
 1315 0136 1B88     	 ldrh r3,[r3]
 1316 0138 0133     	 adds r3,r3,#1
 1317 013a 9AB2     	 uxth r2,r3
 1318 013c 164B     	 ldr r3,.L60+8
 1319 013e 1A80     	 strh r2,[r3]
 1320              	.LBE3:
 1321 0140 23E0     	 b .L44
 1322              	.L51:
 323:../main.c     **** 		}
 324:../main.c     **** 	} else if(opcode == TFTP_RRQ) {
 1323              	 .loc 7 324 0
 1324 0142 FB8A     	 ldrh r3,[r7,#22]
 1325 0144 012B     	 cmp r3,#1
 1326 0146 16D1     	 bne .L57
 325:../main.c     **** 		// we don't care what the filename is as long as the mode is octet
 326:../main.c     **** 		if(!tftp_check_octet_mode((char*)p->payload, p->len, addr, port)) {
 1327              	 .loc 7 326 0
 1328 0148 7B68     	 ldr r3,[r7,#4]
 1329 014a 5A68     	 ldr r2,[r3,#4]
 1330 014c 7B68     	 ldr r3,[r7,#4]
 1331 014e 5B89     	 ldrh r3,[r3,#10]
 1332 0150 1946     	 mov r1,r3
 1333 0152 3B8C     	 ldrh r3,[r7,#32]
 1334 0154 1046     	 mov r0,r2
 1335 0156 3A68     	 ldr r2,[r7]
 1336 0158 FFF7FEFF 	 bl tftp_check_octet_mode
 1337 015c 0346     	 mov r3,r0
 1338 015e 002B     	 cmp r3,#0
 1339 0160 00D1     	 bne .L58
 327:../main.c     **** 			return;
 1340              	 .loc 7 327 0 discriminator 4
 1341 0162 12E0     	 b .L44
 1342              	.L58:
 328:../main.c     **** 		}
 329:../main.c     **** 
 330:../main.c     **** 		// always just send out the help message
 331:../main.c     **** 		tftp_send_data(help_msg, addr, port);
 1343              	 .loc 7 331 0
 1344 0164 114B     	 ldr r3,.L60+28
 1345 0166 1A68     	 ldr r2,[r3]
 1346 0168 3B8C     	 ldrh r3,[r7,#32]
 1347 016a 1046     	 mov r0,r2
 1348 016c 3968     	 ldr r1,[r7]
 1349 016e 1A46     	 mov r2,r3
 1350 0170 FFF7FEFF 	 bl tftp_send_data
 1351 0174 09E0     	 b .L44
 1352              	.L57:
 332:../main.c     **** 	} else if(opcode == TFTP_ACK) {
 1353              	 .loc 7 332 0
 1354 0176 FB8A     	 ldrh r3,[r7,#22]
 1355 0178 042B     	 cmp r3,#4
 1356 017a 00D1     	 bne .L59
 333:../main.c     **** 		// ignore ACKs, but don't error
 334:../main.c     **** 		return;
 1357              	 .loc 7 334 0 discriminator 5
 1358 017c 05E0     	 b .L44
 1359              	.L59:
 335:../main.c     **** 	} else {
 336:../main.c     **** 		tftp_err("unsupported opcode", addr, port);
 1360              	 .loc 7 336 0
 1361 017e 3B8C     	 ldrh r3,[r7,#32]
 1362 0180 0B48     	 ldr r0,.L60+32
 1363 0182 3968     	 ldr r1,[r7]
 1364 0184 1A46     	 mov r2,r3
 1365 0186 FFF7FEFF 	 bl tftp_err
 1366              	.L44:
 337:../main.c     **** 	}
 338:../main.c     **** }
 1367              	 .loc 7 338 0
 1368 018a 1837     	 adds r7,r7,#24
 1369              	.LCFI67:
 1370              	 .cfi_def_cfa_offset 8
 1371 018c BD46     	 mov sp,r7
 1372              	.LCFI68:
 1373              	 .cfi_def_cfa_register 13
 1374              	 
 1375 018e 80BD     	 pop {r7,pc}
 1376              	.L61:
 1377              	 .align 2
 1378              	.L60:
 1379 0190 B4020000 	 .word .LC12
 1380 0194 CC020000 	 .word .LC13
 1381 0198 00000000 	 .word curr_block
 1382 019c E0020000 	 .word .LC14
 1383 01a0 10030000 	 .word .LC15
 1384 01a4 30030000 	 .word .LC16
 1385 01a8 40030000 	 .word .LC17
 1386 01ac 00000000 	 .word help_msg
 1387 01b0 58030000 	 .word .LC18
 1388              	 .cfi_endproc
 1389              	.LFE451:
 1391              	 .section .text.tftp_init,"ax",%progbits
 1392              	 .align 2
 1393              	 .global tftp_init
 1394              	 .thumb
 1395              	 .thumb_func
 1397              	tftp_init:
 1398              	.LFB452:
 339:../main.c     **** 
 340:../main.c     **** // initialize TFTP server
 341:../main.c     **** // should only be called once
 342:../main.c     **** void tftp_init() {
 1399              	 .loc 7 342 0
 1400              	 .cfi_startproc
 1401              	 
 1402              	 
 1403 0000 80B5     	 push {r7,lr}
 1404              	.LCFI69:
 1405              	 .cfi_def_cfa_offset 8
 1406              	 .cfi_offset 7,-8
 1407              	 .cfi_offset 14,-4
 1408 0002 00AF     	 add r7,sp,#0
 1409              	.LCFI70:
 1410              	 .cfi_def_cfa_register 7
 343:../main.c     **** 	pcb = udp_new();
 1411              	 .loc 7 343 0
 1412 0004 FFF7FEFF 	 bl udp_new
 1413 0008 0246     	 mov r2,r0
 1414 000a 0D4B     	 ldr r3,.L63
 1415 000c 1A60     	 str r2,[r3]
 344:../main.c     **** 	udp_bind(pcb, IP_ADDR_ANY, TFTP_PORT);
 1416              	 .loc 7 344 0
 1417 000e 0C4B     	 ldr r3,.L63
 1418 0010 1B68     	 ldr r3,[r3]
 1419 0012 1846     	 mov r0,r3
 1420 0014 0B49     	 ldr r1,.L63+4
 1421 0016 4522     	 movs r2,#69
 1422 0018 FFF7FEFF 	 bl udp_bind
 345:../main.c     **** 	p = pbuf_alloc(PBUF_TRANSPORT, sizeof(tftp_data_t) + 512, PBUF_RAM);
 1423              	 .loc 7 345 0
 1424 001c 0020     	 movs r0,#0
 1425 001e 4FF40171 	 mov r1,#516
 1426 0022 0022     	 movs r2,#0
 1427 0024 FFF7FEFF 	 bl pbuf_alloc
 1428 0028 0246     	 mov r2,r0
 1429 002a 074B     	 ldr r3,.L63+8
 1430 002c 1A60     	 str r2,[r3]
 346:../main.c     **** 
 347:../main.c     **** 	// set the TFTP callback for any packets we receive
 348:../main.c     **** 	udp_recv(pcb, &tftp_recv, NULL);
 1431              	 .loc 7 348 0
 1432 002e 044B     	 ldr r3,.L63
 1433 0030 1B68     	 ldr r3,[r3]
 1434 0032 1846     	 mov r0,r3
 1435 0034 0549     	 ldr r1,.L63+12
 1436 0036 0022     	 movs r2,#0
 1437 0038 FFF7FEFF 	 bl udp_recv
 349:../main.c     **** }
 1438              	 .loc 7 349 0
 1439 003c 80BD     	 pop {r7,pc}
 1440              	.L64:
 1441 003e 00BF     	 .align 2
 1442              	.L63:
 1443 0040 00000000 	 .word pcb
 1444 0044 00000000 	 .word ip_addr_any
 1445 0048 00000000 	 .word p
 1446 004c 00000000 	 .word tftp_recv
 1447              	 .cfi_endproc
 1448              	.LFE452:
 1450              	 .section .rodata
 1451 036b 00       	 .align 2
 1452              	.LC19:
 1453 036c 31302E31 	 .ascii "10.10.10.75\000"
 1453      302E3130 
 1453      2E373500 
 1454              	 .align 2
 1455              	.LC20:
 1456 0378 31302E31 	 .ascii "10.10.10.25\000"
 1456      302E3130 
 1456      2E323500 
 1457              	 .align 2
 1458              	.LC21:
 1459 0384 3235352E 	 .ascii "255.255.255.0\000"
 1459      3235352E 
 1459      3235352E 
 1459      3000
 1460              	 .section .text.load_flash_config,"ax",%progbits
 1461              	 .align 2
 1462              	 .global load_flash_config
 1463              	 .thumb
 1464              	 .thumb_func
 1466              	load_flash_config:
 1467              	.LFB453:
 350:../main.c     **** 
 351:../main.c     **** // loads network configuration from persistent flash memory into 'flash' variable
 352:../main.c     **** // if there is no configuration in flash (e.g. after re-flashing), writes defaults to flash
 353:../main.c     **** // returns: 1 on success, -1 on error
 354:../main.c     **** int load_flash_config() {
 1468              	 .loc 7 354 0
 1469              	 .cfi_startproc
 1470              	 
 1471              	 
 1472 0000 80B5     	 push {r7,lr}
 1473              	.LCFI71:
 1474              	 .cfi_def_cfa_offset 8
 1475              	 .cfi_offset 7,-8
 1476              	 .cfi_offset 14,-4
 1477 0002 00AF     	 add r7,sp,#0
 1478              	.LCFI72:
 1479              	 .cfi_def_cfa_register 7
 355:../main.c     **** 	if(E_EEPROM_XMC4_IsFlashEmpty()) {
 1480              	 .loc 7 355 0
 1481 0004 FFF7FEFF 	 bl E_EEPROM_XMC4_IsFlashEmpty
 1482 0008 0346     	 mov r3,r0
 1483 000a 002B     	 cmp r3,#0
 1484 000c 4AD0     	 beq .L66
 356:../main.c     **** 		// nothing in flash, set the defaults and save them to flash
 357:../main.c     **** 		if(!ipaddr_aton(DEF_SRC_IP, &flash.src_ip)) {
 1485              	 .loc 7 357 0
 1486 000e 2948     	 ldr r0,.L74
 1487 0010 2949     	 ldr r1,.L74+4
 1488 0012 FFF7FEFF 	 bl ipaddr_aton
 1489 0016 0346     	 mov r3,r0
 1490 0018 002B     	 cmp r3,#0
 1491 001a 02D1     	 bne .L67
 358:../main.c     **** 			// bad address
 359:../main.c     **** 			return -1;
 1492              	 .loc 7 359 0
 1493 001c 4FF0FF33 	 mov r3,#-1
 1494 0020 46E0     	 b .L68
 1495              	.L67:
 360:../main.c     **** 		}
 361:../main.c     **** 
 362:../main.c     **** 		if(!ipaddr_aton(DEF_DST_IP, &flash.dst_ip)) {
 1496              	 .loc 7 362 0
 1497 0022 2648     	 ldr r0,.L74+8
 1498 0024 2649     	 ldr r1,.L74+12
 1499 0026 FFF7FEFF 	 bl ipaddr_aton
 1500 002a 0346     	 mov r3,r0
 1501 002c 002B     	 cmp r3,#0
 1502 002e 02D1     	 bne .L69
 363:../main.c     **** 			// bad address
 364:../main.c     **** 			return -1;
 1503              	 .loc 7 364 0
 1504 0030 4FF0FF33 	 mov r3,#-1
 1505 0034 3CE0     	 b .L68
 1506              	.L69:
 365:../main.c     **** 		}
 366:../main.c     **** 
 367:../main.c     **** 		if(!ipaddr_aton(DEF_DEF_GW, &flash.default_gw)) {
 1507              	 .loc 7 367 0
 1508 0036 2148     	 ldr r0,.L74+8
 1509 0038 2249     	 ldr r1,.L74+16
 1510 003a FFF7FEFF 	 bl ipaddr_aton
 1511 003e 0346     	 mov r3,r0
 1512 0040 002B     	 cmp r3,#0
 1513 0042 02D1     	 bne .L70
 368:../main.c     **** 			// bad address
 369:../main.c     **** 			return -1;
 1514              	 .loc 7 369 0
 1515 0044 4FF0FF33 	 mov r3,#-1
 1516 0048 32E0     	 b .L68
 1517              	.L70:
 370:../main.c     **** 		}
 371:../main.c     **** 
 372:../main.c     **** 		if(!ipaddr_aton(DEF_SUBNET, &flash.subnet)) {
 1518              	 .loc 7 372 0
 1519 004a 1F48     	 ldr r0,.L74+20
 1520 004c 1F49     	 ldr r1,.L74+24
 1521 004e FFF7FEFF 	 bl ipaddr_aton
 1522 0052 0346     	 mov r3,r0
 1523 0054 002B     	 cmp r3,#0
 1524 0056 02D1     	 bne .L71
 373:../main.c     **** 			// bad address
 374:../main.c     **** 			return -1;
 1525              	 .loc 7 374 0
 1526 0058 4FF0FF33 	 mov r3,#-1
 1527 005c 28E0     	 b .L68
 1528              	.L71:
 375:../main.c     **** 		}
 376:../main.c     **** 
 377:../main.c     **** 		flash.src_port = DEF_SRC_PORT;
 1529              	 .loc 7 377 0
 1530 005e 164B     	 ldr r3,.L74+4
 1531 0060 41F69072 	 movw r2,#8080
 1532 0064 1A82     	 strh r2,[r3,#16]
 378:../main.c     **** 		flash.adc0_port = DEF_ADC0_PORT;
 1533              	 .loc 7 378 0
 1534 0066 144B     	 ldr r3,.L74+4
 1535 0068 41F69072 	 movw r2,#8080
 1536 006c 5A82     	 strh r2,[r3,#18]
 379:../main.c     **** 		flash.adc1_port = DEF_ADC1_PORT;
 1537              	 .loc 7 379 0
 1538 006e 124B     	 ldr r3,.L74+4
 1539 0070 41F69172 	 movw r2,#8081
 1540 0074 9A82     	 strh r2,[r3,#20]
 380:../main.c     **** 		flash.tc_port = DEF_TC_PORT;
 1541              	 .loc 7 380 0
 1542 0076 104B     	 ldr r3,.L74+4
 1543 0078 41F69272 	 movw r2,#8082
 1544 007c DA82     	 strh r2,[r3,#22]
 381:../main.c     **** 
 382:../main.c     **** 		// write out the default configuration to flash
 383:../main.c     **** 		if(E_EEPROM_XMC4_WriteArray(0x0, (unsigned char*)&flash, sizeof(flash))) {
 1545              	 .loc 7 383 0
 1546 007e 0020     	 movs r0,#0
 1547 0080 0D49     	 ldr r1,.L74+4
 1548 0082 1822     	 movs r2,#24
 1549 0084 FFF7FEFF 	 bl E_EEPROM_XMC4_WriteArray
 1550 0088 0346     	 mov r3,r0
 1551 008a 002B     	 cmp r3,#0
 1552 008c 07D0     	 beq .L72
 384:../main.c     **** 			if(E_EEPROM_XMC4_STATUS_OK != E_EEPROM_XMC4_UpdateFlashContents()) {
 1553              	 .loc 7 384 0
 1554 008e FFF7FEFF 	 bl E_EEPROM_XMC4_UpdateFlashContents
 1555 0092 0346     	 mov r3,r0
 1556 0094 002B     	 cmp r3,#0
 1557 0096 0AD0     	 beq .L73
 385:../main.c     **** 				return -1;
 1558              	 .loc 7 385 0
 1559 0098 4FF0FF33 	 mov r3,#-1
 1560 009c 08E0     	 b .L68
 1561              	.L72:
 386:../main.c     **** 			}
 387:../main.c     **** 		} else {
 388:../main.c     **** 			return -1;
 1562              	 .loc 7 388 0
 1563 009e 4FF0FF33 	 mov r3,#-1
 1564 00a2 05E0     	 b .L68
 1565              	.L66:
 389:../main.c     **** 		}
 390:../main.c     **** 	} else {
 391:../main.c     **** 		// we have a previously set configuration to load
 392:../main.c     **** 		E_EEPROM_XMC4_ReadArray(0, (unsigned char*)&flash, sizeof(config_t));
 1566              	 .loc 7 392 0
 1567 00a4 0020     	 movs r0,#0
 1568 00a6 0449     	 ldr r1,.L74+4
 1569 00a8 1822     	 movs r2,#24
 1570 00aa FFF7FEFF 	 bl E_EEPROM_XMC4_ReadArray
 1571              	.L73:
 393:../main.c     **** 	}
 394:../main.c     **** 
 395:../main.c     **** 	return 1;
 1572              	 .loc 7 395 0
 1573 00ae 0123     	 movs r3,#1
 1574              	.L68:
 396:../main.c     **** }
 1575              	 .loc 7 396 0
 1576 00b0 1846     	 mov r0,r3
 1577 00b2 80BD     	 pop {r7,pc}
 1578              	.L75:
 1579              	 .align 2
 1580              	.L74:
 1581 00b4 6C030000 	 .word .LC19
 1582 00b8 00000000 	 .word flash
 1583 00bc 78030000 	 .word .LC20
 1584 00c0 04000000 	 .word flash+4
 1585 00c4 08000000 	 .word flash+8
 1586 00c8 84030000 	 .word .LC21
 1587 00cc 0C000000 	 .word flash+12
 1588              	 .cfi_endproc
 1589              	.LFE453:
 1591              	 .section .text.local_udp_reset,"ax",%progbits
 1592              	 .align 2
 1593              	 .global local_udp_reset
 1594              	 .thumb
 1595              	 .thumb_func
 1597              	local_udp_reset:
 1598              	.LFB454:
 397:../main.c     **** 
 398:../main.c     **** // reset UDP configuration
 399:../main.c     **** // assumes 'local_udp_init' has been called but one of the addresses/ports in 'flash' has changed
 400:../main.c     **** void local_udp_reset() {
 1599              	 .loc 7 400 0
 1600              	 .cfi_startproc
 1601              	 
 1602              	 
 1603 0000 80B5     	 push {r7,lr}
 1604              	.LCFI73:
 1605              	 .cfi_def_cfa_offset 8
 1606              	 .cfi_offset 7,-8
 1607              	 .cfi_offset 14,-4
 1608 0002 00AF     	 add r7,sp,#0
 1609              	.LCFI74:
 1610              	 .cfi_def_cfa_register 7
 401:../main.c     **** 	// bind to the source port
 402:../main.c     **** 	udp_bind(pcb, IP_ADDR_ANY, flash.src_port);
 1611              	 .loc 7 402 0
 1612 0004 084B     	 ldr r3,.L77
 1613 0006 1A68     	 ldr r2,[r3]
 1614 0008 084B     	 ldr r3,.L77+4
 1615 000a 1B8A     	 ldrh r3,[r3,#16]
 1616 000c 1046     	 mov r0,r2
 1617 000e 0849     	 ldr r1,.L77+8
 1618 0010 1A46     	 mov r2,r3
 1619 0012 FFF7FEFF 	 bl udp_bind
 403:../main.c     **** 
 404:../main.c     **** 	// set IP addresses
 405:../main.c     **** 	netif_set_addr(netif, &flash.src_ip, &flash.subnet, &flash.default_gw);
 1620              	 .loc 7 405 0
 1621 0016 074B     	 ldr r3,.L77+12
 1622 0018 1B68     	 ldr r3,[r3]
 1623 001a 1846     	 mov r0,r3
 1624 001c 0349     	 ldr r1,.L77+4
 1625 001e 064A     	 ldr r2,.L77+16
 1626 0020 064B     	 ldr r3,.L77+20
 1627 0022 FFF7FEFF 	 bl netif_set_addr
 406:../main.c     **** }
 1628              	 .loc 7 406 0
 1629 0026 80BD     	 pop {r7,pc}
 1630              	.L78:
 1631              	 .align 2
 1632              	.L77:
 1633 0028 00000000 	 .word pcb
 1634 002c 00000000 	 .word flash
 1635 0030 00000000 	 .word ip_addr_any
 1636 0034 00000000 	 .word netif
 1637 0038 0C000000 	 .word flash+12
 1638 003c 08000000 	 .word flash+8
 1639              	 .cfi_endproc
 1640              	.LFE454:
 1642              	 .section .text.local_udp_init,"ax",%progbits
 1643              	 .align 2
 1644              	 .global local_udp_init
 1645              	 .thumb
 1646              	 .thumb_func
 1648              	local_udp_init:
 1649              	.LFB455:
 407:../main.c     **** 
 408:../main.c     **** // initialize UDP interface
 409:../main.c     **** // should only be called once, if network configuration changes call 'local_udp_reset'
 410:../main.c     **** void local_udp_init() {
 1650              	 .loc 7 410 0
 1651              	 .cfi_startproc
 1652              	 
 1653              	 
 1654 0000 80B5     	 push {r7,lr}
 1655              	.LCFI75:
 1656              	 .cfi_def_cfa_offset 8
 1657              	 .cfi_offset 7,-8
 1658              	 .cfi_offset 14,-4
 1659 0002 00AF     	 add r7,sp,#0
 1660              	.LCFI76:
 1661              	 .cfi_def_cfa_register 7
 411:../main.c     **** 	pcb = udp_new();
 1662              	 .loc 7 411 0
 1663 0004 FFF7FEFF 	 bl udp_new
 1664 0008 0246     	 mov r2,r0
 1665 000a 084B     	 ldr r3,.L80
 1666 000c 1A60     	 str r2,[r3]
 412:../main.c     **** 
 413:../main.c     **** 	// allocate buffer at least the size of the largest packet we'll send
 414:../main.c     **** 	if(sizeof(ADC_data_t) + sizeof(header_t) > sizeof(thermocouple_packet_t)) {
 415:../main.c     **** 		p = pbuf_alloc(PBUF_TRANSPORT, sizeof(ADC_data_t) + sizeof(header_t), PBUF_RAM);
 416:../main.c     **** 	} else {
 417:../main.c     **** 		p = pbuf_alloc(PBUF_TRANSPORT, sizeof(thermocouple_packet_t), PBUF_RAM);
 1667              	 .loc 7 417 0
 1668 000e 0020     	 movs r0,#0
 1669 0010 1C21     	 movs r1,#28
 1670 0012 0022     	 movs r2,#0
 1671 0014 FFF7FEFF 	 bl pbuf_alloc
 1672 0018 0246     	 mov r2,r0
 1673 001a 054B     	 ldr r3,.L80+4
 1674 001c 1A60     	 str r2,[r3]
 418:../main.c     **** 	}
 419:../main.c     **** 
 420:../main.c     **** 	// set the interface to send on
 421:../main.c     **** 	netif = ETH_LWIP_0.xnetif;
 1675              	 .loc 7 421 0
 1676 001e 054B     	 ldr r3,.L80+8
 1677 0020 5B68     	 ldr r3,[r3,#4]
 1678 0022 054A     	 ldr r2,.L80+12
 1679 0024 1360     	 str r3,[r2]
 422:../main.c     **** 
 423:../main.c     **** 	// set addresses and things
 424:../main.c     **** 	local_udp_reset();
 1680              	 .loc 7 424 0
 1681 0026 FFF7FEFF 	 bl local_udp_reset
 425:../main.c     **** }
 1682              	 .loc 7 425 0
 1683 002a 80BD     	 pop {r7,pc}
 1684              	.L81:
 1685              	 .align 2
 1686              	.L80:
 1687 002c 00000000 	 .word pcb
 1688 0030 00000000 	 .word p
 1689 0034 00000000 	 .word ETH_LWIP_0
 1690 0038 00000000 	 .word netif
 1691              	 .cfi_endproc
 1692              	.LFE455:
 1694              	 .section .text.send_data,"ax",%progbits
 1695              	 .align 2
 1696              	 .global send_data
 1697              	 .thumb
 1698              	 .thumb_func
 1700              	send_data:
 1701              	.LFB456:
 426:../main.c     **** 
 427:../main.c     **** // send data over the Ethernet
 428:../main.c     **** void send_data(void* data, uint16_t size, uint16_t port) {
 1702              	 .loc 7 428 0
 1703              	 .cfi_startproc
 1704              	 
 1705              	 
 1706 0000 90B5     	 push {r4,r7,lr}
 1707              	.LCFI77:
 1708              	 .cfi_def_cfa_offset 12
 1709              	 .cfi_offset 4,-12
 1710              	 .cfi_offset 7,-8
 1711              	 .cfi_offset 14,-4
 1712 0002 85B0     	 sub sp,sp,#20
 1713              	.LCFI78:
 1714              	 .cfi_def_cfa_offset 32
 1715 0004 02AF     	 add r7,sp,#8
 1716              	.LCFI79:
 1717              	 .cfi_def_cfa 7,24
 1718 0006 7860     	 str r0,[r7,#4]
 1719 0008 0B46     	 mov r3,r1
 1720 000a 7B80     	 strh r3,[r7,#2]
 1721 000c 1346     	 mov r3,r2
 1722 000e 3B80     	 strh r3,[r7]
 429:../main.c     **** 	memcpy(p->payload, data, size);
 1723              	 .loc 7 429 0
 1724 0010 104B     	 ldr r3,.L83
 1725 0012 1B68     	 ldr r3,[r3]
 1726 0014 5A68     	 ldr r2,[r3,#4]
 1727 0016 7B88     	 ldrh r3,[r7,#2]
 1728 0018 1046     	 mov r0,r2
 1729 001a 7968     	 ldr r1,[r7,#4]
 1730 001c 1A46     	 mov r2,r3
 1731 001e FFF7FEFF 	 bl memcpy
 430:../main.c     **** 	p->len = p->tot_len = size;
 1732              	 .loc 7 430 0
 1733 0022 0C4B     	 ldr r3,.L83
 1734 0024 1A68     	 ldr r2,[r3]
 1735 0026 0B4B     	 ldr r3,.L83
 1736 0028 1B68     	 ldr r3,[r3]
 1737 002a 7988     	 ldrh r1,[r7,#2]
 1738 002c 1981     	 strh r1,[r3,#8]
 1739 002e 1B89     	 ldrh r3,[r3,#8]
 1740 0030 5381     	 strh r3,[r2,#10]
 431:../main.c     **** 
 432:../main.c     **** 	udp_sendto_if(pcb, p, &flash.dst_ip, port, netif);
 1741              	 .loc 7 432 0
 1742 0032 094B     	 ldr r3,.L83+4
 1743 0034 1968     	 ldr r1,[r3]
 1744 0036 074B     	 ldr r3,.L83
 1745 0038 1A68     	 ldr r2,[r3]
 1746 003a 084B     	 ldr r3,.L83+8
 1747 003c 1B68     	 ldr r3,[r3]
 1748 003e 3C88     	 ldrh r4,[r7]
 1749 0040 0093     	 str r3,[sp]
 1750 0042 0846     	 mov r0,r1
 1751 0044 1146     	 mov r1,r2
 1752 0046 064A     	 ldr r2,.L83+12
 1753 0048 2346     	 mov r3,r4
 1754 004a FFF7FEFF 	 bl udp_sendto_if
 433:../main.c     **** }
 1755              	 .loc 7 433 0
 1756 004e 0C37     	 adds r7,r7,#12
 1757              	.LCFI80:
 1758              	 .cfi_def_cfa_offset 12
 1759 0050 BD46     	 mov sp,r7
 1760              	.LCFI81:
 1761              	 .cfi_def_cfa_register 13
 1762              	 
 1763 0052 90BD     	 pop {r4,r7,pc}
 1764              	.L84:
 1765              	 .align 2
 1766              	.L83:
 1767 0054 00000000 	 .word p
 1768 0058 00000000 	 .word pcb
 1769 005c 00000000 	 .word netif
 1770 0060 04000000 	 .word flash+4
 1771              	 .cfi_endproc
 1772              	.LFE456:
 1774              	 .global parse_uart
 1775              	 .section .bss.parse_uart,"aw",%nobits
 1778              	parse_uart:
 1779 0000 00       	 .space 1
 1780              	 .comm uart_buff,256,4
 1781              	 .global uart_buff_i
 1782              	 .section .bss.uart_buff_i,"aw",%nobits
 1785              	uart_buff_i:
 1786 0000 00       	 .space 1
 1787              	 .section .rodata
 1788 0392 0000     	 .align 2
 1789              	.LC22:
 1790 0394 68656C70 	 .ascii "help\000"
 1790      00
 1791 0399 000000   	 .align 2
 1792              	.LC23:
 1793 039c 69702E73 	 .ascii "ip.src\000"
 1793      726300
 1794 03a3 00       	 .align 2
 1795              	.LC24:
 1796 03a4 69702E64 	 .ascii "ip.dst\000"
 1796      737400
 1797 03ab 00       	 .align 2
 1798              	.LC25:
 1799 03ac 69702E67 	 .ascii "ip.gw\000"
 1799      7700
 1800 03b2 0000     	 .align 2
 1801              	.LC26:
 1802 03b4 69702E73 	 .ascii "ip.subnet\000"
 1802      75626E65 
 1802      7400
 1803 03be 0000     	 .align 2
 1804              	.LC27:
 1805 03c0 7564702E 	 .ascii "udp.src\000"
 1805      73726300 
 1806              	 .align 2
 1807              	.LC28:
 1808 03c8 7564702E 	 .ascii "udp.adc0\000"
 1808      61646330 
 1808      00
 1809 03d1 000000   	 .align 2
 1810              	.LC29:
 1811 03d4 7564702E 	 .ascii "udp.adc1\000"
 1811      61646331 
 1811      00
 1812 03dd 000000   	 .align 2
 1813              	.LC30:
 1814 03e0 7564702E 	 .ascii "udp.tc\000"
 1814      746300
 1815              	 .section .text.parse_command,"ax",%progbits
 1816              	 .align 2
 1817              	 .global parse_command
 1818              	 .thumb
 1819              	 .thumb_func
 1821              	parse_command:
 1822              	.LFB457:
 434:../main.c     **** 
 435:../main.c     **** // UART data
 436:../main.c     **** uint8_t parse_uart = 0; // flag that signals when a command needs to be parsed
 437:../main.c     **** uint8_t uart_buff[256];
 438:../main.c     **** uint8_t uart_buff_i = 0;
 439:../main.c     **** 
 440:../main.c     **** // parse the current UART command
 441:../main.c     **** void parse_command() {
 1823              	 .loc 7 441 0
 1824              	 .cfi_startproc
 1825              	 
 1826              	 
 1827 0000 80B5     	 push {r7,lr}
 1828              	.LCFI82:
 1829              	 .cfi_def_cfa_offset 8
 1830              	 .cfi_offset 7,-8
 1831              	 .cfi_offset 14,-4
 1832 0002 88B0     	 sub sp,sp,#32
 1833              	.LCFI83:
 1834              	 .cfi_def_cfa_offset 40
 1835 0004 00AF     	 add r7,sp,#0
 1836              	.LCFI84:
 1837              	 .cfi_def_cfa_register 7
 442:../main.c     **** 	char* str = (char*)uart_buff;
 1838              	 .loc 7 442 0
 1839 0006 5F4B     	 ldr r3,.L103
 1840 0008 3B61     	 str r3,[r7,#16]
 443:../main.c     **** 
 444:../main.c     **** 	if(strcmp(str, "help") == 0) {
 1841              	 .loc 7 444 0
 1842 000a 3869     	 ldr r0,[r7,#16]
 1843 000c 5E49     	 ldr r1,.L103+4
 1844 000e FFF7FEFF 	 bl strcmp
 1845 0012 0346     	 mov r3,r0
 1846 0014 002B     	 cmp r3,#0
 1847 0016 0FD1     	 bne .L86
 1848              	.LBB4:
 445:../main.c     **** 		// help option
 446:../main.c     **** 		for(size_t i = 0; i < strlen(help_msg); i++) {
 1849              	 .loc 7 446 0
 1850 0018 0023     	 movs r3,#0
 1851 001a FB61     	 str r3,[r7,#28]
 1852 001c 02E0     	 b .L87
 1853              	.L88:
 1854              	 .loc 7 446 0 is_stmt 0 discriminator 3
 1855 001e FB69     	 ldr r3,[r7,#28]
 1856 0020 0133     	 adds r3,r3,#1
 1857 0022 FB61     	 str r3,[r7,#28]
 1858              	.L87:
 1859              	 .loc 7 446 0 discriminator 1
 1860 0024 594B     	 ldr r3,.L103+8
 1861 0026 1B68     	 ldr r3,[r3]
 1862 0028 1846     	 mov r0,r3
 1863 002a FFF7FEFF 	 bl strlen
 1864 002e 0246     	 mov r2,r0
 1865 0030 FB69     	 ldr r3,[r7,#28]
 1866 0032 9A42     	 cmp r2,r3
 1867 0034 F3D8     	 bhi .L88
 1868              	.LBE4:
 447:../main.c     **** //			XMC_UART_CH_Transmit(UART_0.channel, (uint16_t)help_msg[i]);
 448:../main.c     **** 		}
 449:../main.c     **** 
 450:../main.c     **** 		return;
 1869              	 .loc 7 450 0 is_stmt 1
 1870 0036 A2E0     	 b .L85
 1871              	.L86:
 451:../main.c     **** 	}
 452:../main.c     **** 
 453:../main.c     **** 	char* val = NULL;
 1872              	 .loc 7 453 0
 1873 0038 0023     	 movs r3,#0
 1874 003a BB61     	 str r3,[r7,#24]
 1875              	.LBB5:
 454:../main.c     **** 	for(size_t i = 0; i < strlen(str); i++) {
 1876              	 .loc 7 454 0
 1877 003c 0023     	 movs r3,#0
 1878 003e 7B61     	 str r3,[r7,#20]
 1879 0040 0FE0     	 b .L90
 1880              	.L92:
 455:../main.c     **** 		if(i == '=') {
 1881              	 .loc 7 455 0
 1882 0042 7B69     	 ldr r3,[r7,#20]
 1883 0044 3D2B     	 cmp r3,#61
 1884 0046 09D1     	 bne .L91
 456:../main.c     **** 			str[i] = '\0';
 1885              	 .loc 7 456 0
 1886 0048 3A69     	 ldr r2,[r7,#16]
 1887 004a 7B69     	 ldr r3,[r7,#20]
 1888 004c 1344     	 add r3,r3,r2
 1889 004e 0022     	 movs r2,#0
 1890 0050 1A70     	 strb r2,[r3]
 457:../main.c     **** 			val = &str[i + 1];
 1891              	 .loc 7 457 0
 1892 0052 7B69     	 ldr r3,[r7,#20]
 1893 0054 0133     	 adds r3,r3,#1
 1894 0056 3A69     	 ldr r2,[r7,#16]
 1895 0058 1344     	 add r3,r3,r2
 1896 005a BB61     	 str r3,[r7,#24]
 1897              	.L91:
 454:../main.c     **** 		if(i == '=') {
 1898              	 .loc 7 454 0 discriminator 2
 1899 005c 7B69     	 ldr r3,[r7,#20]
 1900 005e 0133     	 adds r3,r3,#1
 1901 0060 7B61     	 str r3,[r7,#20]
 1902              	.L90:
 454:../main.c     **** 		if(i == '=') {
 1903              	 .loc 7 454 0 is_stmt 0 discriminator 1
 1904 0062 3869     	 ldr r0,[r7,#16]
 1905 0064 FFF7FEFF 	 bl strlen
 1906 0068 0246     	 mov r2,r0
 1907 006a 7B69     	 ldr r3,[r7,#20]
 1908 006c 9A42     	 cmp r2,r3
 1909 006e E8D8     	 bhi .L92
 1910              	.LBE5:
 458:../main.c     **** 		}
 459:../main.c     **** 	}
 460:../main.c     **** 
 461:../main.c     **** 	if(val == NULL) {
 1911              	 .loc 7 461 0 is_stmt 1
 1912 0070 BB69     	 ldr r3,[r7,#24]
 1913 0072 002B     	 cmp r3,#0
 1914 0074 00D1     	 bne .L93
 462:../main.c     **** //		send_err_msg();
 463:../main.c     **** 		return;
 1915              	 .loc 7 463 0 discriminator 2
 1916 0076 82E0     	 b .L85
 1917              	.L93:
 464:../main.c     **** 	}
 465:../main.c     **** 
 466:../main.c     **** 	if(strcmp(str, "ip.src") == 0) {
 1918              	 .loc 7 466 0
 1919 0078 3869     	 ldr r0,[r7,#16]
 1920 007a 4549     	 ldr r1,.L103+12
 1921 007c FFF7FEFF 	 bl strcmp
 1922 0080 0346     	 mov r3,r0
 1923 0082 002B     	 cmp r3,#0
 1924 0084 09D1     	 bne .L94
 1925              	.LBB6:
 467:../main.c     **** 		ip_addr_t ip;
 468:../main.c     **** 		if(!ipaddr_aton(val, &ip)) {
 1926              	 .loc 7 468 0
 1927 0086 07F10C03 	 add r3,r7,#12
 1928 008a B869     	 ldr r0,[r7,#24]
 1929 008c 1946     	 mov r1,r3
 1930 008e FFF7FEFF 	 bl ipaddr_aton
 469:../main.c     **** //			send_err_msg();
 470:../main.c     **** 		}
 471:../main.c     **** 
 472:../main.c     **** 		flash.src_ip = ip;
 1931              	 .loc 7 472 0
 1932 0092 404A     	 ldr r2,.L103+16
 1933 0094 FB68     	 ldr r3,[r7,#12]
 1934 0096 1360     	 str r3,[r2]
 1935              	.LBE6:
 1936 0098 6DE0     	 b .L95
 1937              	.L94:
 473:../main.c     **** 	} else if(strcmp(str, "ip.dst") == 0) {
 1938              	 .loc 7 473 0
 1939 009a 3869     	 ldr r0,[r7,#16]
 1940 009c 3E49     	 ldr r1,.L103+20
 1941 009e FFF7FEFF 	 bl strcmp
 1942 00a2 0346     	 mov r3,r0
 1943 00a4 002B     	 cmp r3,#0
 1944 00a6 09D1     	 bne .L96
 1945              	.LBB7:
 474:../main.c     **** 		ip_addr_t ip;
 475:../main.c     **** 		if(!ipaddr_aton(val, &ip)) {
 1946              	 .loc 7 475 0
 1947 00a8 07F10803 	 add r3,r7,#8
 1948 00ac B869     	 ldr r0,[r7,#24]
 1949 00ae 1946     	 mov r1,r3
 1950 00b0 FFF7FEFF 	 bl ipaddr_aton
 476:../main.c     **** //			send_err_msg();
 477:../main.c     **** 		}
 478:../main.c     **** 
 479:../main.c     **** 		flash.dst_ip = ip;
 1951              	 .loc 7 479 0
 1952 00b4 374A     	 ldr r2,.L103+16
 1953 00b6 BB68     	 ldr r3,[r7,#8]
 1954 00b8 5360     	 str r3,[r2,#4]
 1955              	.LBE7:
 1956 00ba 5CE0     	 b .L95
 1957              	.L96:
 480:../main.c     **** 	} else if(strcmp(str, "ip.gw") == 0) {
 1958              	 .loc 7 480 0
 1959 00bc 3869     	 ldr r0,[r7,#16]
 1960 00be 3749     	 ldr r1,.L103+24
 1961 00c0 FFF7FEFF 	 bl strcmp
 1962 00c4 0346     	 mov r3,r0
 1963 00c6 002B     	 cmp r3,#0
 1964 00c8 08D1     	 bne .L97
 1965              	.LBB8:
 481:../main.c     **** 		ip_addr_t ip;
 482:../main.c     **** 		if(!ipaddr_aton(val, &ip)) {
 1966              	 .loc 7 482 0
 1967 00ca 3B1D     	 adds r3,r7,#4
 1968 00cc B869     	 ldr r0,[r7,#24]
 1969 00ce 1946     	 mov r1,r3
 1970 00d0 FFF7FEFF 	 bl ipaddr_aton
 483:../main.c     **** //			send_err_msg();
 484:../main.c     **** 		}
 485:../main.c     **** 
 486:../main.c     **** 		flash.default_gw = ip;
 1971              	 .loc 7 486 0
 1972 00d4 2F4A     	 ldr r2,.L103+16
 1973 00d6 7B68     	 ldr r3,[r7,#4]
 1974 00d8 9360     	 str r3,[r2,#8]
 1975              	.LBE8:
 1976 00da 4CE0     	 b .L95
 1977              	.L97:
 487:../main.c     **** 	} else if(strcmp(str, "ip.subnet") == 0) {
 1978              	 .loc 7 487 0
 1979 00dc 3869     	 ldr r0,[r7,#16]
 1980 00de 3049     	 ldr r1,.L103+28
 1981 00e0 FFF7FEFF 	 bl strcmp
 1982 00e4 0346     	 mov r3,r0
 1983 00e6 002B     	 cmp r3,#0
 1984 00e8 08D1     	 bne .L98
 1985              	.LBB9:
 488:../main.c     **** 		ip_addr_t ip;
 489:../main.c     **** 		if(!ipaddr_aton(val, &ip)) {
 1986              	 .loc 7 489 0
 1987 00ea 3B46     	 mov r3,r7
 1988 00ec B869     	 ldr r0,[r7,#24]
 1989 00ee 1946     	 mov r1,r3
 1990 00f0 FFF7FEFF 	 bl ipaddr_aton
 490:../main.c     **** //			send_err_msg();
 491:../main.c     **** 		}
 492:../main.c     **** 
 493:../main.c     **** 		flash.subnet = ip;
 1991              	 .loc 7 493 0
 1992 00f4 274A     	 ldr r2,.L103+16
 1993 00f6 3B68     	 ldr r3,[r7]
 1994 00f8 D360     	 str r3,[r2,#12]
 1995              	.LBE9:
 1996 00fa 3CE0     	 b .L95
 1997              	.L98:
 494:../main.c     **** 	} else if(strcmp(str, "udp.src") == 0) {
 1998              	 .loc 7 494 0
 1999 00fc 3869     	 ldr r0,[r7,#16]
 2000 00fe 2949     	 ldr r1,.L103+32
 2001 0100 FFF7FEFF 	 bl strcmp
 2002 0104 0346     	 mov r3,r0
 2003 0106 002B     	 cmp r3,#0
 2004 0108 07D1     	 bne .L99
 495:../main.c     **** 		flash.src_port = (uint16_t)atoi(val);
 2005              	 .loc 7 495 0
 2006 010a B869     	 ldr r0,[r7,#24]
 2007 010c FFF7FEFF 	 bl atoi
 2008 0110 0346     	 mov r3,r0
 2009 0112 9AB2     	 uxth r2,r3
 2010 0114 1F4B     	 ldr r3,.L103+16
 2011 0116 1A82     	 strh r2,[r3,#16]
 2012 0118 2DE0     	 b .L95
 2013              	.L99:
 496:../main.c     **** 	} else if(strcmp(str, "udp.adc0") == 0) {
 2014              	 .loc 7 496 0
 2015 011a 3869     	 ldr r0,[r7,#16]
 2016 011c 2249     	 ldr r1,.L103+36
 2017 011e FFF7FEFF 	 bl strcmp
 2018 0122 0346     	 mov r3,r0
 2019 0124 002B     	 cmp r3,#0
 2020 0126 07D1     	 bne .L100
 497:../main.c     **** 		flash.adc0_port = (uint16_t)atoi(val);
 2021              	 .loc 7 497 0
 2022 0128 B869     	 ldr r0,[r7,#24]
 2023 012a FFF7FEFF 	 bl atoi
 2024 012e 0346     	 mov r3,r0
 2025 0130 9AB2     	 uxth r2,r3
 2026 0132 184B     	 ldr r3,.L103+16
 2027 0134 5A82     	 strh r2,[r3,#18]
 2028 0136 1EE0     	 b .L95
 2029              	.L100:
 498:../main.c     **** 	} else if(strcmp(str, "udp.adc1") == 0) {
 2030              	 .loc 7 498 0
 2031 0138 3869     	 ldr r0,[r7,#16]
 2032 013a 1C49     	 ldr r1,.L103+40
 2033 013c FFF7FEFF 	 bl strcmp
 2034 0140 0346     	 mov r3,r0
 2035 0142 002B     	 cmp r3,#0
 2036 0144 07D1     	 bne .L101
 499:../main.c     **** 		flash.adc1_port = (uint16_t)atoi(val);
 2037              	 .loc 7 499 0
 2038 0146 B869     	 ldr r0,[r7,#24]
 2039 0148 FFF7FEFF 	 bl atoi
 2040 014c 0346     	 mov r3,r0
 2041 014e 9AB2     	 uxth r2,r3
 2042 0150 104B     	 ldr r3,.L103+16
 2043 0152 9A82     	 strh r2,[r3,#20]
 2044 0154 0FE0     	 b .L95
 2045              	.L101:
 500:../main.c     **** 	} else if(strcmp(str, "udp.tc") == 0) {
 2046              	 .loc 7 500 0
 2047 0156 3869     	 ldr r0,[r7,#16]
 2048 0158 1549     	 ldr r1,.L103+44
 2049 015a FFF7FEFF 	 bl strcmp
 2050 015e 0346     	 mov r3,r0
 2051 0160 002B     	 cmp r3,#0
 2052 0162 07D1     	 bne .L102
 501:../main.c     **** 		flash.tc_port = (uint16_t)atoi(val);
 2053              	 .loc 7 501 0
 2054 0164 B869     	 ldr r0,[r7,#24]
 2055 0166 FFF7FEFF 	 bl atoi
 2056 016a 0346     	 mov r3,r0
 2057 016c 9AB2     	 uxth r2,r3
 2058 016e 094B     	 ldr r3,.L103+16
 2059 0170 DA82     	 strh r2,[r3,#22]
 2060 0172 00E0     	 b .L95
 2061              	.L102:
 502:../main.c     **** 	} else {
 503:../main.c     **** //		send_err_msg();
 504:../main.c     **** 		return;
 2062              	 .loc 7 504 0 discriminator 3
 2063 0174 03E0     	 b .L85
 2064              	.L95:
 505:../main.c     **** 	}
 506:../main.c     **** 
 507:../main.c     **** //	for(size_t i = 0; i < strlen(okay_msg); i++) {
 508:../main.c     **** //		XMC_UART_CH_Transmit(UART_0.channel, (uint16_t)okay_msg[i]);
 509:../main.c     **** //	}
 510:../main.c     **** 
 511:../main.c     **** 	local_udp_reset();
 2065              	 .loc 7 511 0
 2066 0176 FFF7FEFF 	 bl local_udp_reset
 512:../main.c     **** 	load_flash_config();
 2067              	 .loc 7 512 0
 2068 017a FFF7FEFF 	 bl load_flash_config
 2069              	.L85:
 513:../main.c     **** }
 2070              	 .loc 7 513 0
 2071 017e 2037     	 adds r7,r7,#32
 2072              	.LCFI85:
 2073              	 .cfi_def_cfa_offset 8
 2074 0180 BD46     	 mov sp,r7
 2075              	.LCFI86:
 2076              	 .cfi_def_cfa_register 13
 2077              	 
 2078 0182 80BD     	 pop {r7,pc}
 2079              	.L104:
 2080              	 .align 2
 2081              	.L103:
 2082 0184 00000000 	 .word uart_buff
 2083 0188 94030000 	 .word .LC22
 2084 018c 00000000 	 .word help_msg
 2085 0190 9C030000 	 .word .LC23
 2086 0194 00000000 	 .word flash
 2087 0198 A4030000 	 .word .LC24
 2088 019c AC030000 	 .word .LC25
 2089 01a0 B4030000 	 .word .LC26
 2090 01a4 C0030000 	 .word .LC27
 2091 01a8 C8030000 	 .word .LC28
 2092 01ac D4030000 	 .word .LC29
 2093 01b0 E0030000 	 .word .LC30
 2094              	 .cfi_endproc
 2095              	.LFE457:
 2097              	 .section .rodata
 2098 03e7 00       	 .align 2
 2099              	.LC0:
 2100 03e8 00000000 	 .word 0
 2101 03ec 01000000 	 .word 1
 2102 03f0 02000000 	 .word 2
 2103 03f4 03000000 	 .word 3
 2104              	 .section .text.main,"ax",%progbits
 2105              	 .align 2
 2106              	 .global main
 2107              	 .thumb
 2108              	 .thumb_func
 2110              	main:
 2111              	.LFB458:
 514:../main.c     **** 
 515:../main.c     **** // definitions needed by main
 516:../main.c     **** void adc_register_config();
 517:../main.c     **** void xmc_ADC_setup();
 518:../main.c     **** 
 519:../main.c     **** /*
 520:../main.c     **** * @brief main() - Application entry point
 521:../main.c     **** *
 522:../main.c     **** * <b>Details of function</b><br>
 523:../main.c     **** * This routine is the application entry point. It is invoked by the device startup code. It is resp
 524:../main.c     **** * invoking the APP initialization dispatcher routine - DAVE_Init() and hosting the place-holder for
 525:../main.c     **** * code.
 526:../main.c     **** */
 527:../main.c     **** int main(void) {
 2112              	 .loc 7 527 0
 2113              	 .cfi_startproc
 2114              	 
 2115              	 
 2116 0000 90B5     	 push {r4,r7,lr}
 2117              	.LCFI87:
 2118              	 .cfi_def_cfa_offset 12
 2119              	 .cfi_offset 4,-12
 2120              	 .cfi_offset 7,-8
 2121              	 .cfi_offset 14,-4
 2122 0002 91B0     	 sub sp,sp,#68
 2123              	.LCFI88:
 2124              	 .cfi_def_cfa_offset 80
 2125 0004 00AF     	 add r7,sp,#0
 2126              	.LCFI89:
 2127              	 .cfi_def_cfa_register 7
 528:../main.c     **** 	DAVE_STATUS_t status;
 529:../main.c     **** 	uint32_t timer_systimer_lwip; 				// Timer for Ethernet Checkouts???
 530:../main.c     **** 	uint8_t null[18] = {0x00}; 					// Null packet to "send" during ADC Transfers
 2128              	 .loc 7 530 0
 2129 0006 07F11003 	 add r3,r7,#16
 2130 000a 0022     	 movs r2,#0
 2131 000c 1A60     	 str r2,[r3]
 2132 000e 0433     	 adds r3,r3,#4
 2133 0010 0022     	 movs r2,#0
 2134 0012 1A60     	 str r2,[r3]
 2135 0014 0433     	 adds r3,r3,#4
 2136 0016 0022     	 movs r2,#0
 2137 0018 1A60     	 str r2,[r3]
 2138 001a 0433     	 adds r3,r3,#4
 2139 001c 0022     	 movs r2,#0
 2140 001e 1A60     	 str r2,[r3]
 2141 0020 0433     	 adds r3,r3,#4
 2142 0022 0022     	 movs r2,#0
 2143 0024 1A80     	 strh r2,[r3]
 2144 0026 0233     	 adds r3,r3,#2
 531:../main.c     **** 
 532:../main.c     **** 	// DAVE STARTUP
 533:../main.c     **** 	status = DAVE_Init(); /* Initialization of DAVE APPs  */
 2145              	 .loc 7 533 0
 2146 0028 FFF7FEFF 	 bl DAVE_Init
 2147 002c 0346     	 mov r3,r0
 2148 002e 87F82A30 	 strb r3,[r7,#42]
 534:../main.c     **** 	if(status != DAVE_STATUS_SUCCESS) {
 2149              	 .loc 7 534 0
 2150 0032 97F82A30 	 ldrb r3,[r7,#42]
 2151 0036 002B     	 cmp r3,#0
 2152 0038 00D0     	 beq .L106
 2153              	.L107:
 535:../main.c     **** 		/* Placeholder for error handler code.
 536:../main.c     **** 		* The while loop below can be replaced with an user error handler. */
 537:../main.c     **** 		XMC_DEBUG("DAVE APPs initialization failed\n");
 538:../main.c     **** 		while(1) {};
 2154              	 .loc 7 538 0 discriminator 1
 2155 003a FEE7     	 b .L107
 2156              	.L106:
 539:../main.c     **** 	}
 540:../main.c     **** 
 541:../main.c     **** 	// load config from flash
 542:../main.c     **** 	load_flash_config();
 2157              	 .loc 7 542 0
 2158 003c FFF7FEFF 	 bl load_flash_config
 543:../main.c     **** 
 544:../main.c     **** 	// Initialize UDP interface
 545:../main.c     **** 	local_udp_init();
 2159              	 .loc 7 545 0
 2160 0040 FFF7FEFF 	 bl local_udp_init
 546:../main.c     **** 
 547:../main.c     **** 	//Initialize ADCs
 548:../main.c     **** 	//Unlock / Config
 549:../main.c     **** 	// ADC0
 550:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2161              	 .loc 7 550 0
 2162 0044 8C48     	 ldr r0,.L123
 2163 0046 0021     	 movs r1,#0
 2164 0048 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2165              	.LBB10:
 551:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2166              	 .loc 7 551 0
 2167 004c 0023     	 movs r3,#0
 2168 004e FB63     	 str r3,[r7,#60]
 2169 0050 02E0     	 b .L108
 2170              	.L109:
 2171              	 .loc 7 551 0 is_stmt 0 discriminator 3
 2172 0052 FB6B     	 ldr r3,[r7,#60]
 2173 0054 0133     	 adds r3,r3,#1
 2174 0056 FB63     	 str r3,[r7,#60]
 2175              	.L108:
 2176              	 .loc 7 551 0 discriminator 1
 2177 0058 FB6B     	 ldr r3,[r7,#60]
 2178 005a 42F22732 	 movw r2,#8999
 2179 005e 9342     	 cmp r3,r2
 2180 0060 F7DD     	 ble .L109
 2181              	.LBE10:
 552:../main.c     **** 	adc_register_config();
 2182              	 .loc 7 552 0 is_stmt 1
 2183 0062 FFF7FEFF 	 bl adc_register_config
 553:../main.c     **** 
 554:../main.c     **** 	// ADC 1
 555:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_1); // Change slave
 2184              	 .loc 7 555 0
 2185 0066 8448     	 ldr r0,.L123
 2186 0068 0121     	 movs r1,#1
 2187 006a FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2188              	.LBB11:
 556:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2189              	 .loc 7 556 0
 2190 006e 0023     	 movs r3,#0
 2191 0070 BB63     	 str r3,[r7,#56]
 2192 0072 02E0     	 b .L110
 2193              	.L111:
 2194              	 .loc 7 556 0 is_stmt 0 discriminator 3
 2195 0074 BB6B     	 ldr r3,[r7,#56]
 2196 0076 0133     	 adds r3,r3,#1
 2197 0078 BB63     	 str r3,[r7,#56]
 2198              	.L110:
 2199              	 .loc 7 556 0 discriminator 1
 2200 007a BB6B     	 ldr r3,[r7,#56]
 2201 007c 42F22732 	 movw r2,#8999
 2202 0080 9342     	 cmp r3,r2
 2203 0082 F7DD     	 ble .L111
 2204              	.LBE11:
 557:../main.c     **** 	adc_register_config();
 2205              	 .loc 7 557 0 is_stmt 1
 2206 0084 FFF7FEFF 	 bl adc_register_config
 558:../main.c     **** 
 559:../main.c     **** 	// Turn on ADCs
 560:../main.c     **** 	// ADC0
 561:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2207              	 .loc 7 561 0
 2208 0088 7B48     	 ldr r0,.L123
 2209 008a 0021     	 movs r1,#0
 2210 008c FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2211              	.LBB12:
 562:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2212              	 .loc 7 562 0
 2213 0090 0023     	 movs r3,#0
 2214 0092 7B63     	 str r3,[r7,#52]
 2215 0094 02E0     	 b .L112
 2216              	.L113:
 2217              	 .loc 7 562 0 is_stmt 0 discriminator 3
 2218 0096 7B6B     	 ldr r3,[r7,#52]
 2219 0098 0133     	 adds r3,r3,#1
 2220 009a 7B63     	 str r3,[r7,#52]
 2221              	.L112:
 2222              	 .loc 7 562 0 discriminator 1
 2223 009c 7B6B     	 ldr r3,[r7,#52]
 2224 009e 42F22732 	 movw r2,#8999
 2225 00a2 9342     	 cmp r3,r2
 2226 00a4 F7DD     	 ble .L113
 2227              	.LBE12:
 563:../main.c     **** 	xmc_ADC_setup();
 2228              	 .loc 7 563 0 is_stmt 1
 2229 00a6 FFF7FEFF 	 bl xmc_ADC_setup
 564:../main.c     **** 
 565:../main.c     **** 	// ADC 1
 566:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_1); // Change slave
 2230              	 .loc 7 566 0
 2231 00aa 7348     	 ldr r0,.L123
 2232 00ac 0121     	 movs r1,#1
 2233 00ae FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2234              	.LBB13:
 567:../main.c     **** 	for (int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2235              	 .loc 7 567 0
 2236 00b2 0023     	 movs r3,#0
 2237 00b4 3B63     	 str r3,[r7,#48]
 2238 00b6 02E0     	 b .L114
 2239              	.L115:
 2240              	 .loc 7 567 0 is_stmt 0 discriminator 3
 2241 00b8 3B6B     	 ldr r3,[r7,#48]
 2242 00ba 0133     	 adds r3,r3,#1
 2243 00bc 3B63     	 str r3,[r7,#48]
 2244              	.L114:
 2245              	 .loc 7 567 0 discriminator 1
 2246 00be 3B6B     	 ldr r3,[r7,#48]
 2247 00c0 42F22732 	 movw r2,#8999
 2248 00c4 9342     	 cmp r3,r2
 2249 00c6 F7DD     	 ble .L115
 2250              	.LBE13:
 568:../main.c     **** 	xmc_ADC_setup();
 2251              	 .loc 7 568 0 is_stmt 1
 2252 00c8 FFF7FEFF 	 bl xmc_ADC_setup
 569:../main.c     **** 
 570:../main.c     **** 	// RETURN TO ADC0
 571:../main.c     **** 	SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC,  SPI_MASTER_SS_SIGNAL_0); // Change slave
 2253              	 .loc 7 571 0
 2254 00cc 6A48     	 ldr r0,.L123
 2255 00ce 0021     	 movs r1,#0
 2256 00d0 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 2257              	.LBB14:
 572:../main.c     **** 	for(int i = 0; i < 9000; i++) {}; // Dumb Delay (Remove?)
 2258              	 .loc 7 572 0
 2259 00d4 0023     	 movs r3,#0
 2260 00d6 FB62     	 str r3,[r7,#44]
 2261 00d8 02E0     	 b .L116
 2262              	.L117:
 2263              	 .loc 7 572 0 is_stmt 0 discriminator 3
 2264 00da FB6A     	 ldr r3,[r7,#44]
 2265 00dc 0133     	 adds r3,r3,#1
 2266 00de FB62     	 str r3,[r7,#44]
 2267              	.L116:
 2268              	 .loc 7 572 0 discriminator 1
 2269 00e0 FB6A     	 ldr r3,[r7,#44]
 2270 00e2 42F22732 	 movw r2,#8999
 2271 00e6 9342     	 cmp r3,r2
 2272 00e8 F7DD     	 ble .L117
 2273              	.LBE14:
 573:../main.c     **** 
 574:../main.c     **** 
 575:../main.c     **** 	// Initialize and start lwip system timer
 576:../main.c     **** 	// don't need for UDP (no packets timeout, don't need to ask lwip to check)
 577:../main.c     **** 	timer_systimer_lwip = SYSTIMER_CreateTimer(10000, SYSTIMER_MODE_PERIODIC, (SYSTIMER_CALLBACK_t)sys
 2274              	 .loc 7 577 0 is_stmt 1
 2275 00ea 42F21070 	 movw r0,#10000
 2276 00ee 0121     	 movs r1,#1
 2277 00f0 624A     	 ldr r2,.L123+4
 2278 00f2 0023     	 movs r3,#0
 2279 00f4 FFF7FEFF 	 bl SYSTIMER_CreateTimer
 2280 00f8 7862     	 str r0,[r7,#36]
 578:../main.c     **** 	SYSTIMER_StartTimer(timer_systimer_lwip);
 2281              	 .loc 7 578 0
 2282 00fa 786A     	 ldr r0,[r7,#36]
 2283 00fc FFF7FEFF 	 bl SYSTIMER_StartTimer
 579:../main.c     **** 
 580:../main.c     **** 	// Enable interrupts once configuration complete
 581:../main.c     **** 	PIN_INTERRUPT_Enable(&PIN_INTERRUPT_ADC0); 	// ADC0 DRDY Interrupt
 2284              	 .loc 7 581 0
 2285 0100 5F48     	 ldr r0,.L123+8
 2286 0102 FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 582:../main.c     **** 	PIN_INTERRUPT_Enable(&PIN_INTERRUPT_ADC1); 	// ADC1 DRDY Interrupt
 2287              	 .loc 7 582 0
 2288 0106 5F48     	 ldr r0,.L123+12
 2289 0108 FFF7FEFF 	 bl PIN_INTERRUPT_Enable
 583:../main.c     **** 	INTERRUPT_Enable(&INTERRUPT_TC);			// Thermocouple Timer Interrupt
 2290              	 .loc 7 583 0
 2291 010c 5E48     	 ldr r0,.L123+16
 2292 010e FFF7FEFF 	 bl INTERRUPT_Enable
 584:../main.c     **** 	INTERRUPT_Enable(&INTERRUPT_TIMESTAMP);		// Millisecond Timestamping Interrupt Enabled
 2293              	 .loc 7 584 0
 2294 0112 5E48     	 ldr r0,.L123+20
 2295 0114 FFF7FEFF 	 bl INTERRUPT_Enable
 585:../main.c     **** 
 586:../main.c     **** 	enum XMC_SPI_CH_SLAVE_SELECT slave_select[NUM_TC] = {SPI_MASTER_SS_SIGNAL_0, SPI_MASTER_SS_SIGNAL_
 2296              	 .loc 7 586 0
 2297 0118 5D4B     	 ldr r3,.L123+24
 2298 011a 3C46     	 mov r4,r7
 2299 011c 0FCB     	 ldmia r3,{r0,r1,r2,r3}
 2300 011e 84E80F00 	 stmia r4,{r0,r1,r2,r3}
 587:../main.c     **** 	uint8_t tc_index = 0;
 2301              	 .loc 7 587 0
 2302 0122 0023     	 movs r3,#0
 2303 0124 87F82B30 	 strb r3,[r7,#43]
 2304              	.L122:
 588:../main.c     **** 
 589:../main.c     **** 	while(1) {
 590:../main.c     **** 		// Thermocouple SPI Transfers
 591:../main.c     **** 		if(read_tc == 1){ // Does timer say we should transfer?
 2305              	 .loc 7 591 0
 2306 0128 5A4B     	 ldr r3,.L123+28
 2307 012a 1B78     	 ldrb r3,[r3]
 2308 012c 012B     	 cmp r3,#1
 2309 012e 40D1     	 bne .L118
 592:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_TC)) { // Check if SPI is not busy
 2310              	 .loc 7 592 0
 2311 0130 5948     	 ldr r0,.L123+32
 2312 0132 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2313 0136 0346     	 mov r3,r0
 2314 0138 83F00103 	 eor r3,r3,#1
 2315 013c DBB2     	 uxtb r3,r3
 2316 013e 002B     	 cmp r3,#0
 2317 0140 37D0     	 beq .L118
 593:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_TC, slave_select[tc_index]);
 2318              	 .loc 7 593 0
 2319 0142 97F82B30 	 ldrb r3,[r7,#43]
 2320 0146 9B00     	 lsls r3,r3,#2
 2321 0148 07F14002 	 add r2,r7,#64
 2322 014c 1344     	 add r3,r3,r2
 2323 014e 53F8403C 	 ldr r3,[r3,#-64]
 2324 0152 DBB2     	 uxtb r3,r3
 2325 0154 5048     	 ldr r0,.L123+32
 2326 0156 1946     	 mov r1,r3
 2327 0158 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 594:../main.c     **** 				SPI_MASTER_Receive(&SPI_MASTER_TC, (uint8_t*)&(TC_buff.data[tc_index]), sizeof(uint32_t));
 2328              	 .loc 7 594 0
 2329 015c 97F82B30 	 ldrb r3,[r7,#43]
 2330 0160 0233     	 adds r3,r3,#2
 2331 0162 9B00     	 lsls r3,r3,#2
 2332 0164 4D4A     	 ldr r2,.L123+36
 2333 0166 1344     	 add r3,r3,r2
 2334 0168 0433     	 adds r3,r3,#4
 2335 016a 4B48     	 ldr r0,.L123+32
 2336 016c 1946     	 mov r1,r3
 2337 016e 0422     	 movs r2,#4
 2338 0170 FFF7FEFF 	 bl SPI_MASTER_Receive
 595:../main.c     **** 
 596:../main.c     **** 				tc_index++;
 2339              	 .loc 7 596 0
 2340 0174 97F82B30 	 ldrb r3,[r7,#43]
 2341 0178 0133     	 adds r3,r3,#1
 2342 017a 87F82B30 	 strb r3,[r7,#43]
 597:../main.c     **** 
 598:../main.c     **** 				if(tc_index == NUM_TC) {
 2343              	 .loc 7 598 0
 2344 017e 97F82B30 	 ldrb r3,[r7,#43]
 2345 0182 042B     	 cmp r3,#4
 2346 0184 15D1     	 bne .L118
 599:../main.c     **** 					tc_index = 0;
 2347              	 .loc 7 599 0
 2348 0186 0023     	 movs r3,#0
 2349 0188 87F82B30 	 strb r3,[r7,#43]
 600:../main.c     **** 					read_tc = 0;
 2350              	 .loc 7 600 0
 2351 018c 414B     	 ldr r3,.L123+28
 2352 018e 0022     	 movs r2,#0
 2353 0190 1A70     	 strb r2,[r3]
 601:../main.c     **** 
 602:../main.c     **** 					// Send out TC packet
 603:../main.c     **** 					TC_buff.header.seq_num = sequence_number;
 2354              	 .loc 7 603 0
 2355 0192 434B     	 ldr r3,.L123+40
 2356 0194 1B68     	 ldr r3,[r3]
 2357 0196 414A     	 ldr r2,.L123+36
 2358 0198 9360     	 str r3,[r2,#8]
 604:../main.c     **** 					sequence_number++;
 2359              	 .loc 7 604 0
 2360 019a 414B     	 ldr r3,.L123+40
 2361 019c 1B68     	 ldr r3,[r3]
 2362 019e 0133     	 adds r3,r3,#1
 2363 01a0 3F4A     	 ldr r2,.L123+40
 2364 01a2 1360     	 str r3,[r2]
 605:../main.c     **** 					send_data((void*)&TC_buff, sizeof(thermocouple_packet_t), flash.tc_port);
 2365              	 .loc 7 605 0
 2366 01a4 3F4B     	 ldr r3,.L123+44
 2367 01a6 DB8A     	 ldrh r3,[r3,#22]
 2368 01a8 3C48     	 ldr r0,.L123+36
 2369 01aa 1C21     	 movs r1,#28
 2370 01ac 1A46     	 mov r2,r3
 2371 01ae FFF7FEFF 	 bl send_data
 2372              	.L118:
 606:../main.c     **** 				}
 607:../main.c     **** 			}
 608:../main.c     **** 		} // End TC Read
 609:../main.c     **** 
 610:../main.c     **** 		// ADC SPI Transfers
 611:../main.c     **** 		// NEED TO SET SOME SORT OF PRIORITY HERE, WHERE WE NEED TO HAVE ADC1 HAPPEN, EVEN IF ADC1 IS REA
 612:../main.c     **** 		// NOTE: I HAD TO MAKE THE FIFO IN THE DAVE APP 32, NOT 16, BECAUSE 16 WOULD NOT HOLD ENOUGH DATA
 613:../main.c     **** 
 614:../main.c     **** 		// ADC0 SPI Transfers
 615:../main.c     **** 		if (read_adc0) { // Flag set
 2373              	 .loc 7 615 0
 2374 01b2 3D4B     	 ldr r3,.L123+48
 2375 01b4 1B78     	 ldrb r3,[r3]
 2376 01b6 002B     	 cmp r3,#0
 2377 01b8 27D0     	 beq .L119
 616:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)) { // SPI not already in transaction
 2378              	 .loc 7 616 0
 2379 01ba 2F48     	 ldr r0,.L123
 2380 01bc FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2381 01c0 0346     	 mov r3,r0
 2382 01c2 83F00103 	 eor r3,r3,#1
 2383 01c6 DBB2     	 uxtb r3,r3
 2384 01c8 002B     	 cmp r3,#0
 2385 01ca 1ED0     	 beq .L119
 617:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC, SPI_MASTER_SS_SIGNAL_0); // Change to ADC0
 2386              	 .loc 7 617 0
 2387 01cc 2A48     	 ldr r0,.L123
 2388 01ce 0021     	 movs r1,#0
 2389 01d0 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 618:../main.c     **** 				SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, (uint8_t*)&ADC0_buff.data, sizeof(ADC_data_t) + 3);
 2390              	 .loc 7 618 0
 2391 01d4 07F11003 	 add r3,r7,#16
 2392 01d8 2748     	 ldr r0,.L123
 2393 01da 1946     	 mov r1,r3
 2394 01dc 334A     	 ldr r2,.L123+52
 2395 01de 1223     	 movs r3,#18
 2396 01e0 FFF7FEFF 	 bl SPI_MASTER_Transfer
 619:../main.c     **** 				read_adc0 = 0; // Reset Flag
 2397              	 .loc 7 619 0
 2398 01e4 304B     	 ldr r3,.L123+48
 2399 01e6 0022     	 movs r2,#0
 2400 01e8 1A70     	 strb r2,[r3]
 620:../main.c     **** 
 621:../main.c     **** 				// send out ADC0 packet
 622:../main.c     **** 				ADC0_buff.header.seq_num = sequence_number;
 2401              	 .loc 7 622 0
 2402 01ea 2D4B     	 ldr r3,.L123+40
 2403 01ec 1B68     	 ldr r3,[r3]
 2404 01ee 304A     	 ldr r2,.L123+56
 2405 01f0 9360     	 str r3,[r2,#8]
 623:../main.c     **** 				sequence_number++;
 2406              	 .loc 7 623 0
 2407 01f2 2B4B     	 ldr r3,.L123+40
 2408 01f4 1B68     	 ldr r3,[r3]
 2409 01f6 0133     	 adds r3,r3,#1
 2410 01f8 294A     	 ldr r2,.L123+40
 2411 01fa 1360     	 str r3,[r2]
 624:../main.c     **** 				// be careful not to send zeros
 625:../main.c     **** 				send_data((void*)&ADC0_buff, sizeof(ADC_data_t) + sizeof(header_t), flash.adc0_port);
 2412              	 .loc 7 625 0
 2413 01fc 294B     	 ldr r3,.L123+44
 2414 01fe 5B8A     	 ldrh r3,[r3,#18]
 2415 0200 2B48     	 ldr r0,.L123+56
 2416 0202 1B21     	 movs r1,#27
 2417 0204 1A46     	 mov r2,r3
 2418 0206 FFF7FEFF 	 bl send_data
 2419              	.L119:
 626:../main.c     **** 			}
 627:../main.c     **** 		}
 628:../main.c     **** 
 629:../main.c     **** 		// ADC1 SPI Transfers
 630:../main.c     **** 		if (read_adc1) {
 2420              	 .loc 7 630 0
 2421 020a 2A4B     	 ldr r3,.L123+60
 2422 020c 1B78     	 ldrb r3,[r3]
 2423 020e 002B     	 cmp r3,#0
 2424 0210 27D0     	 beq .L120
 631:../main.c     **** 			if (!SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)) { // SPI not already in transaction
 2425              	 .loc 7 631 0
 2426 0212 1948     	 ldr r0,.L123
 2427 0214 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2428 0218 0346     	 mov r3,r0
 2429 021a 83F00103 	 eor r3,r3,#1
 2430 021e DBB2     	 uxtb r3,r3
 2431 0220 002B     	 cmp r3,#0
 2432 0222 1ED0     	 beq .L120
 632:../main.c     **** 				SPI_MASTER_EnableSlaveSelectSignal(&SPI_MASTER_ADC, SPI_MASTER_SS_SIGNAL_1); // Change to ADC1
 2433              	 .loc 7 632 0
 2434 0224 1448     	 ldr r0,.L123
 2435 0226 0121     	 movs r1,#1
 2436 0228 FFF7FEFF 	 bl SPI_MASTER_EnableSlaveSelectSignal
 633:../main.c     **** 				SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, (uint8_t*)&ADC0_buff.data, sizeof(ADC_data_t) + 3);
 2437              	 .loc 7 633 0
 2438 022c 07F11003 	 add r3,r7,#16
 2439 0230 1148     	 ldr r0,.L123
 2440 0232 1946     	 mov r1,r3
 2441 0234 1D4A     	 ldr r2,.L123+52
 2442 0236 1223     	 movs r3,#18
 2443 0238 FFF7FEFF 	 bl SPI_MASTER_Transfer
 634:../main.c     **** 				read_adc1 = 0; // Reset Flag
 2444              	 .loc 7 634 0
 2445 023c 1D4B     	 ldr r3,.L123+60
 2446 023e 0022     	 movs r2,#0
 2447 0240 1A70     	 strb r2,[r3]
 635:../main.c     **** 
 636:../main.c     **** 				// send out ADC0 packet
 637:../main.c     **** 				ADC1_buff.header.seq_num = sequence_number;
 2448              	 .loc 7 637 0
 2449 0242 174B     	 ldr r3,.L123+40
 2450 0244 1B68     	 ldr r3,[r3]
 2451 0246 1C4A     	 ldr r2,.L123+64
 2452 0248 9360     	 str r3,[r2,#8]
 638:../main.c     **** 				sequence_number++;
 2453              	 .loc 7 638 0
 2454 024a 154B     	 ldr r3,.L123+40
 2455 024c 1B68     	 ldr r3,[r3]
 2456 024e 0133     	 adds r3,r3,#1
 2457 0250 134A     	 ldr r2,.L123+40
 2458 0252 1360     	 str r3,[r2]
 639:../main.c     **** 				// be careful not to send zeros
 640:../main.c     **** 				send_data((void*)&ADC1_buff, sizeof(ADC_data_t) + sizeof(header_t), flash.adc1_port);
 2459              	 .loc 7 640 0
 2460 0254 134B     	 ldr r3,.L123+44
 2461 0256 9B8A     	 ldrh r3,[r3,#20]
 2462 0258 1748     	 ldr r0,.L123+64
 2463 025a 1B21     	 movs r1,#27
 2464 025c 1A46     	 mov r2,r3
 2465 025e FFF7FEFF 	 bl send_data
 2466              	.L120:
 641:../main.c     **** 			}
 642:../main.c     **** 		}
 643:../main.c     **** 
 644:../main.c     **** 		// parse UART command
 645:../main.c     **** 		if(parse_uart) {
 2467              	 .loc 7 645 0
 2468 0262 164B     	 ldr r3,.L123+68
 2469 0264 1B78     	 ldrb r3,[r3]
 2470 0266 002B     	 cmp r3,#0
 2471 0268 04D0     	 beq .L121
 646:../main.c     **** 			parse_command();
 2472              	 .loc 7 646 0
 2473 026a FFF7FEFF 	 bl parse_command
 647:../main.c     **** 			parse_uart = 0;
 2474              	 .loc 7 647 0
 2475 026e 134B     	 ldr r3,.L123+68
 2476 0270 0022     	 movs r2,#0
 2477 0272 1A70     	 strb r2,[r3]
 2478              	.L121:
 648:../main.c     **** 		}
 649:../main.c     **** 	} // End While Loop
 2479              	 .loc 7 649 0
 2480 0274 58E7     	 b .L122
 2481              	.L124:
 2482 0276 00BF     	 .align 2
 2483              	.L123:
 2484 0278 00000000 	 .word SPI_MASTER_ADC
 2485 027c 00000000 	 .word sys_check_timeouts
 2486 0280 00000000 	 .word PIN_INTERRUPT_ADC0
 2487 0284 00000000 	 .word PIN_INTERRUPT_ADC1
 2488 0288 00000000 	 .word INTERRUPT_TC
 2489 028c 00000000 	 .word INTERRUPT_TIMESTAMP
 2490 0290 E8030000 	 .word .LC0
 2491 0294 00000000 	 .word read_tc
 2492 0298 00000000 	 .word SPI_MASTER_TC
 2493 029c 00000000 	 .word TC_buff
 2494 02a0 00000000 	 .word sequence_number
 2495 02a4 00000000 	 .word flash
 2496 02a8 00000000 	 .word read_adc0
 2497 02ac 0C000000 	 .word ADC0_buff+12
 2498 02b0 00000000 	 .word ADC0_buff
 2499 02b4 00000000 	 .word read_adc1
 2500 02b8 00000000 	 .word ADC1_buff
 2501 02bc 00000000 	 .word parse_uart
 2502              	 .cfi_endproc
 2503              	.LFE458:
 2505              	 .section .text.UART_Recv_Callback,"ax",%progbits
 2506              	 .align 2
 2507              	 .global UART_Recv_Callback
 2508              	 .thumb
 2509              	 .thumb_func
 2511              	UART_Recv_Callback:
 2512              	.LFB459:
 650:../main.c     **** } // End main
 651:../main.c     **** 
 652:../main.c     **** 
 653:../main.c     **** // INTERRUPTS /////////////////////////////////////////////////////////////////////////////////////
 654:../main.c     **** 
 655:../main.c     **** 	// Called when UART receives data
 656:../main.c     **** 	void UART_Recv_Callback() {
 2513              	 .loc 7 656 0
 2514              	 .cfi_startproc
 2515              	 
 2516              	 
 2517              	 
 2518 0000 80B4     	 push {r7}
 2519              	.LCFI90:
 2520              	 .cfi_def_cfa_offset 4
 2521              	 .cfi_offset 7,-4
 2522 0002 83B0     	 sub sp,sp,#12
 2523              	.LCFI91:
 2524              	 .cfi_def_cfa_offset 16
 2525 0004 00AF     	 add r7,sp,#0
 2526              	.LCFI92:
 2527              	 .cfi_def_cfa_register 7
 657:../main.c     **** //		uint8_t read = (uint8_t)XMC_UART_CH_GetReceivedData(UART_0.channel);
 658:../main.c     **** 		uint8_t read = 0;
 2528              	 .loc 7 658 0
 2529 0006 0023     	 movs r3,#0
 2530 0008 FB71     	 strb r3,[r7,#7]
 659:../main.c     **** 
 660:../main.c     **** 		if(read == '\n') {
 2531              	 .loc 7 660 0
 2532 000a FB79     	 ldrb r3,[r7,#7]
 2533 000c 0A2B     	 cmp r3,#10
 2534 000e 09D1     	 bne .L126
 661:../main.c     **** 			// end of command
 662:../main.c     **** 			uart_buff[uart_buff_i] = '\0';
 2535              	 .loc 7 662 0
 2536 0010 0A4B     	 ldr r3,.L128
 2537 0012 1B78     	 ldrb r3,[r3]
 2538 0014 1A46     	 mov r2,r3
 2539 0016 0A4B     	 ldr r3,.L128+4
 2540 0018 0021     	 movs r1,#0
 2541 001a 9954     	 strb r1,[r3,r2]
 663:../main.c     **** 
 664:../main.c     **** 			parse_uart = 1;
 2542              	 .loc 7 664 0
 2543 001c 094B     	 ldr r3,.L128+8
 2544 001e 0122     	 movs r2,#1
 2545 0020 1A70     	 strb r2,[r3]
 2546 0022 06E0     	 b .L125
 2547              	.L126:
 665:../main.c     **** 		} else {
 666:../main.c     **** 			if(uart_buff_i > 254) {
 2548              	 .loc 7 666 0
 2549 0024 054B     	 ldr r3,.L128
 2550 0026 1B78     	 ldrb r3,[r3]
 2551 0028 FF2B     	 cmp r3,#255
 2552 002a 02D1     	 bne .L125
 667:../main.c     **** 				// quietly ignore this command
 668:../main.c     **** 				// TODO could send an error message over UART
 669:../main.c     **** 				uart_buff_i = 0;
 2553              	 .loc 7 669 0
 2554 002c 034B     	 ldr r3,.L128
 2555 002e 0022     	 movs r2,#0
 2556 0030 1A70     	 strb r2,[r3]
 2557              	.L125:
 670:../main.c     **** 			}
 671:../main.c     **** 		}
 672:../main.c     **** 	}
 2558              	 .loc 7 672 0
 2559 0032 0C37     	 adds r7,r7,#12
 2560              	.LCFI93:
 2561              	 .cfi_def_cfa_offset 4
 2562 0034 BD46     	 mov sp,r7
 2563              	.LCFI94:
 2564              	 .cfi_def_cfa_register 13
 2565              	 
 2566 0036 5DF8047B 	 ldr r7,[sp],#4
 2567              	.LCFI95:
 2568              	 .cfi_restore 7
 2569              	 .cfi_def_cfa_offset 0
 2570 003a 7047     	 bx lr
 2571              	.L129:
 2572              	 .align 2
 2573              	.L128:
 2574 003c 00000000 	 .word uart_buff_i
 2575 0040 00000000 	 .word uart_buff
 2576 0044 00000000 	 .word parse_uart
 2577              	 .cfi_endproc
 2578              	.LFE459:
 2580              	 .section .text.CCU43_1_IRQHandler,"ax",%progbits
 2581              	 .align 2
 2582              	 .global CCU43_1_IRQHandler
 2583              	 .thumb
 2584              	 .thumb_func
 2586              	CCU43_1_IRQHandler:
 2587              	.LFB460:
 673:../main.c     **** 
 674:../main.c     **** 	// Timer configured with 1000us period = 1ms
 675:../main.c     **** 		void TimeStampIRQ(void) {
 2588              	 .loc 7 675 0
 2589              	 .cfi_startproc
 2590              	 
 2591              	 
 2592 0000 80B5     	 push {r7,lr}
 2593              	.LCFI96:
 2594              	 .cfi_def_cfa_offset 8
 2595              	 .cfi_offset 7,-8
 2596              	 .cfi_offset 14,-4
 2597 0002 00AF     	 add r7,sp,#0
 2598              	.LCFI97:
 2599              	 .cfi_def_cfa_register 7
 676:../main.c     **** 			TIMER_ClearEvent(&TIMER_TIMESTAMP); // Clear Event Flag
 2600              	 .loc 7 676 0
 2601 0004 0448     	 ldr r0,.L132
 2602 0006 FFF7FEFF 	 bl TIMER_ClearEvent
 677:../main.c     **** 			millisec++; 						// New device uptime
 2603              	 .loc 7 677 0
 2604 000a 044B     	 ldr r3,.L132+4
 2605 000c 1B68     	 ldr r3,[r3]
 2606 000e 0133     	 adds r3,r3,#1
 2607 0010 024A     	 ldr r2,.L132+4
 2608 0012 1360     	 str r3,[r2]
 678:../main.c     **** 			return;
 2609              	 .loc 7 678 0
 2610 0014 00BF     	 nop
 679:../main.c     **** 		}
 2611              	 .loc 7 679 0
 2612 0016 80BD     	 pop {r7,pc}
 2613              	.L133:
 2614              	 .align 2
 2615              	.L132:
 2616 0018 00000000 	 .word TIMER_TIMESTAMP
 2617 001c 00000000 	 .word millisec
 2618              	 .cfi_endproc
 2619              	.LFE460:
 2621              	 .section .text.CCU43_0_IRQHandler,"ax",%progbits
 2622              	 .align 2
 2623              	 .global CCU43_0_IRQHandler
 2624              	 .thumb
 2625              	 .thumb_func
 2627              	CCU43_0_IRQHandler:
 2628              	.LFB461:
 680:../main.c     **** 
 681:../main.c     **** 	// Thermocouple trigger -- Timer configured with 100000us period = 100ms = 10Hz
 682:../main.c     **** 		void TCIRQ(void) {
 2629              	 .loc 7 682 0
 2630              	 .cfi_startproc
 2631              	 
 2632              	 
 2633 0000 80B5     	 push {r7,lr}
 2634              	.LCFI98:
 2635              	 .cfi_def_cfa_offset 8
 2636              	 .cfi_offset 7,-8
 2637              	 .cfi_offset 14,-4
 2638 0002 00AF     	 add r7,sp,#0
 2639              	.LCFI99:
 2640              	 .cfi_def_cfa_register 7
 683:../main.c     **** 			TIMER_ClearEvent(&TIMER_TC);		// Clear Event Flag
 2641              	 .loc 7 683 0
 2642 0004 0A48     	 ldr r0,.L135
 2643 0006 FFF7FEFF 	 bl TIMER_ClearEvent
 684:../main.c     **** 			TC_buff.header.ms = millisec;
 2644              	 .loc 7 684 0
 2645 000a 0A4B     	 ldr r3,.L135+4
 2646 000c 1B68     	 ldr r3,[r3]
 2647 000e 0A4A     	 ldr r2,.L135+8
 2648 0010 1360     	 str r3,[r2]
 685:../main.c     **** 			TC_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 2649              	 .loc 7 685 0
 2650 0012 0A48     	 ldr r0,.L135+12
 2651 0014 FFF7FEFF 	 bl TIMER_GetTime
 2652 0018 0246     	 mov r2,r0
 2653 001a 094B     	 ldr r3,.L135+16
 2654 001c A3FB0223 	 umull r2,r3,r3,r2
 2655 0020 5B09     	 lsrs r3,r3,#5
 2656 0022 054A     	 ldr r2,.L135+8
 2657 0024 5360     	 str r3,[r2,#4]
 686:../main.c     **** 			read_tc = 1;		// Set flag to read Thermocouples
 2658              	 .loc 7 686 0
 2659 0026 074B     	 ldr r3,.L135+20
 2660 0028 0122     	 movs r2,#1
 2661 002a 1A70     	 strb r2,[r3]
 687:../main.c     **** 		}
 2662              	 .loc 7 687 0
 2663 002c 80BD     	 pop {r7,pc}
 2664              	.L136:
 2665 002e 00BF     	 .align 2
 2666              	.L135:
 2667 0030 00000000 	 .word TIMER_TC
 2668 0034 00000000 	 .word millisec
 2669 0038 00000000 	 .word TC_buff
 2670 003c 00000000 	 .word TIMER_TIMESTAMP
 2671 0040 1F85EB51 	 .word 1374389535
 2672 0044 00000000 	 .word read_tc
 2673              	 .cfi_endproc
 2674              	.LFE461:
 2676              	 .section .text.ERU0_3_IRQHandler,"ax",%progbits
 2677              	 .align 2
 2678              	 .global ERU0_3_IRQHandler
 2679              	 .thumb
 2680              	 .thumb_func
 2682              	ERU0_3_IRQHandler:
 2683              	.LFB462:
 688:../main.c     **** 
 689:../main.c     **** 
 690:../main.c     **** 	// Data Ready Interrupt for ADC0
 691:../main.c     **** 		void ADC0_DRDY_INT(){
 2684              	 .loc 7 691 0
 2685              	 .cfi_startproc
 2686              	 
 2687              	 
 2688 0000 80B5     	 push {r7,lr}
 2689              	.LCFI100:
 2690              	 .cfi_def_cfa_offset 8
 2691              	 .cfi_offset 7,-8
 2692              	 .cfi_offset 14,-4
 2693 0002 00AF     	 add r7,sp,#0
 2694              	.LCFI101:
 2695              	 .cfi_def_cfa_register 7
 692:../main.c     **** 			ADC0_buff.header.ms = millisec;
 2696              	 .loc 7 692 0
 2697 0004 084B     	 ldr r3,.L138
 2698 0006 1B68     	 ldr r3,[r3]
 2699 0008 084A     	 ldr r2,.L138+4
 2700 000a 1360     	 str r3,[r2]
 693:../main.c     **** 			ADC0_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 2701              	 .loc 7 693 0
 2702 000c 0848     	 ldr r0,.L138+8
 2703 000e FFF7FEFF 	 bl TIMER_GetTime
 2704 0012 0246     	 mov r2,r0
 2705 0014 074B     	 ldr r3,.L138+12
 2706 0016 A3FB0223 	 umull r2,r3,r3,r2
 2707 001a 5B09     	 lsrs r3,r3,#5
 2708 001c 034A     	 ldr r2,.L138+4
 2709 001e 5360     	 str r3,[r2,#4]
 694:../main.c     **** 			read_adc0 = 1; // Set flag to read ADC0
 2710              	 .loc 7 694 0
 2711 0020 054B     	 ldr r3,.L138+16
 2712 0022 0122     	 movs r2,#1
 2713 0024 1A70     	 strb r2,[r3]
 695:../main.c     **** 		}
 2714              	 .loc 7 695 0
 2715 0026 80BD     	 pop {r7,pc}
 2716              	.L139:
 2717              	 .align 2
 2718              	.L138:
 2719 0028 00000000 	 .word millisec
 2720 002c 00000000 	 .word ADC0_buff
 2721 0030 00000000 	 .word TIMER_TIMESTAMP
 2722 0034 1F85EB51 	 .word 1374389535
 2723 0038 00000000 	 .word read_adc0
 2724              	 .cfi_endproc
 2725              	.LFE462:
 2727              	 .section .text.ERU0_2_IRQHandler,"ax",%progbits
 2728              	 .align 2
 2729              	 .global ERU0_2_IRQHandler
 2730              	 .thumb
 2731              	 .thumb_func
 2733              	ERU0_2_IRQHandler:
 2734              	.LFB463:
 696:../main.c     **** 
 697:../main.c     **** 	// Data Ready Interrupt for ADC1
 698:../main.c     **** 		void ADC1_DRDY_INT(){
 2735              	 .loc 7 698 0
 2736              	 .cfi_startproc
 2737              	 
 2738              	 
 2739 0000 80B5     	 push {r7,lr}
 2740              	.LCFI102:
 2741              	 .cfi_def_cfa_offset 8
 2742              	 .cfi_offset 7,-8
 2743              	 .cfi_offset 14,-4
 2744 0002 00AF     	 add r7,sp,#0
 2745              	.LCFI103:
 2746              	 .cfi_def_cfa_register 7
 699:../main.c     **** 			ADC1_buff.header.ms = millisec;
 2747              	 .loc 7 699 0
 2748 0004 084B     	 ldr r3,.L141
 2749 0006 1B68     	 ldr r3,[r3]
 2750 0008 084A     	 ldr r2,.L141+4
 2751 000a 1360     	 str r3,[r2]
 700:../main.c     **** 			ADC1_buff.header.us = TIMER_GetTime(&TIMER_TIMESTAMP) / 100;
 2752              	 .loc 7 700 0
 2753 000c 0848     	 ldr r0,.L141+8
 2754 000e FFF7FEFF 	 bl TIMER_GetTime
 2755 0012 0246     	 mov r2,r0
 2756 0014 074B     	 ldr r3,.L141+12
 2757 0016 A3FB0223 	 umull r2,r3,r3,r2
 2758 001a 5B09     	 lsrs r3,r3,#5
 2759 001c 034A     	 ldr r2,.L141+4
 2760 001e 5360     	 str r3,[r2,#4]
 701:../main.c     **** 			read_adc1 = 1; // Set flag to read ADC1
 2761              	 .loc 7 701 0
 2762 0020 054B     	 ldr r3,.L141+16
 2763 0022 0122     	 movs r2,#1
 2764 0024 1A70     	 strb r2,[r3]
 702:../main.c     **** 		}
 2765              	 .loc 7 702 0
 2766 0026 80BD     	 pop {r7,pc}
 2767              	.L142:
 2768              	 .align 2
 2769              	.L141:
 2770 0028 00000000 	 .word millisec
 2771 002c 00000000 	 .word ADC1_buff
 2772 0030 00000000 	 .word TIMER_TIMESTAMP
 2773 0034 1F85EB51 	 .word 1374389535
 2774 0038 00000000 	 .word read_adc1
 2775              	 .cfi_endproc
 2776              	.LFE463:
 2778              	 .section .rodata
 2779              	 .align 2
 2780              	.LC1:
 2781 03f8 06       	 .byte 6
 2782 03f9 55       	 .byte 85
 2783 03fa 00       	 .byte 0
 2784 03fb 00       	 .align 2
 2785              	.LC2:
 2786 03fc 4B       	 .byte 75
 2787 03fd 68       	 .byte 104
 2788 03fe 00       	 .byte 0
 2789 03ff 00       	 .align 2
 2790              	.LC3:
 2791 0400 4C       	 .byte 76
 2792 0401 3C       	 .byte 60
 2793 0402 00       	 .byte 0
 2794 0403 00       	 .align 2
 2795              	.LC4:
 2796 0404 4D       	 .byte 77
 2797 0405 02       	 .byte 2
 2798 0406 00       	 .byte 0
 2799 0407 00       	 .align 2
 2800              	.LC5:
 2801 0408 4E       	 .byte 78
 2802 0409 4E       	 .byte 78
 2803 040a 00       	 .byte 0
 2804              	 .section .text.adc_register_config,"ax",%progbits
 2805              	 .align 2
 2806              	 .global adc_register_config
 2807              	 .thumb
 2808              	 .thumb_func
 2810              	adc_register_config:
 2811              	.LFB464:
 703:../main.c     **** 
 704:../main.c     **** 
 705:../main.c     **** // FUNCIONS ///////////////////////////////////////////////////////////////////////////////////////
 706:../main.c     **** 
 707:../main.c     **** void adc_register_config() {
 2812              	 .loc 7 707 0
 2813              	 .cfi_startproc
 2814              	 
 2815              	 
 2816 0000 80B5     	 push {r7,lr}
 2817              	.LCFI104:
 2818              	 .cfi_def_cfa_offset 8
 2819              	 .cfi_offset 7,-8
 2820              	 .cfi_offset 14,-4
 2821 0002 8AB0     	 sub sp,sp,#40
 2822              	.LCFI105:
 2823              	 .cfi_def_cfa_offset 48
 2824 0004 00AF     	 add r7,sp,#0
 2825              	.LCFI106:
 2826              	 .cfi_def_cfa_register 7
 708:../main.c     **** 	// Register Configurations
 709:../main.c     **** 		uint8_t unlock[3] = {0x06, 0x55, 0x0}; 				// Unlocks ADC
 2827              	 .loc 7 709 0
 2828 0006 754A     	 ldr r2,.L157
 2829 0008 07F12403 	 add r3,r7,#36
 2830 000c 1188     	 ldrh r1,[r2]
 2831 000e 9278     	 ldrb r2,[r2,#2]
 2832 0010 1980     	 strh r1,[r3]
 2833 0012 9A70     	 strb r2,[r3,#2]
 710:../main.c     **** 		uint8_t null[18] = {0x00};							// Sends null for reads
 2834              	 .loc 7 710 0
 2835 0014 07F11003 	 add r3,r7,#16
 2836 0018 0022     	 movs r2,#0
 2837 001a 1A60     	 str r2,[r3]
 2838 001c 0433     	 adds r3,r3,#4
 2839 001e 0022     	 movs r2,#0
 2840 0020 1A60     	 str r2,[r3]
 2841 0022 0433     	 adds r3,r3,#4
 2842 0024 0022     	 movs r2,#0
 2843 0026 1A60     	 str r2,[r3]
 2844 0028 0433     	 adds r3,r3,#4
 2845 002a 0022     	 movs r2,#0
 2846 002c 1A60     	 str r2,[r3]
 2847 002e 0433     	 adds r3,r3,#4
 2848 0030 0022     	 movs r2,#0
 2849 0032 1A80     	 strh r2,[r3]
 2850 0034 0233     	 adds r3,r3,#2
 711:../main.c     **** 		uint8_t write_A_SYS_CFG[3] = {0x4B, 0x68, 0x00};	// b(01101000) -- Neg Charge Pump Powered Down |
 2851              	 .loc 7 711 0
 2852 0036 6A4A     	 ldr r2,.L157+4
 2853 0038 07F10C03 	 add r3,r7,#12
 2854 003c 1188     	 ldrh r1,[r2]
 2855 003e 9278     	 ldrb r2,[r2,#2]
 2856 0040 1980     	 strh r1,[r3]
 2857 0042 9A70     	 strb r2,[r3,#2]
 712:../main.c     **** 		uint8_t write_D_SYS_CFG[3] = {0x4C, 0x3C, 0x00};	// b(00111100) -- Watchdog Disabled | No CRC | 1
 2858              	 .loc 7 712 0
 2859 0044 674A     	 ldr r2,.L157+8
 2860 0046 07F10803 	 add r3,r7,#8
 2861 004a 1188     	 ldrh r1,[r2]
 2862 004c 9278     	 ldrb r2,[r2,#2]
 2863 004e 1980     	 strh r1,[r3]
 2864 0050 9A70     	 strb r2,[r3,#2]
 713:../main.c     **** 		uint8_t write_CLK1[3] = {0x4D, 0x02, 0x00};			// b(00000010) -- XTAL CLK Source | CLKIN /2
 2865              	 .loc 7 713 0
 2866 0052 654A     	 ldr r2,.L157+12
 2867 0054 3B1D     	 adds r3,r7,#4
 2868 0056 1188     	 ldrh r1,[r2]
 2869 0058 9278     	 ldrb r2,[r2,#2]
 2870 005a 1980     	 strh r1,[r3]
 2871 005c 9A70     	 strb r2,[r3,#2]
 714:../main.c     **** 		uint8_t write_CLK2_43kHz[3] = {0x4E, 0x4E, 0x00};	// b(01001110) -- ICLK / 4 | OSR = fMOD / 48
 2872              	 .loc 7 714 0
 2873 005e 634A     	 ldr r2,.L157+16
 2874 0060 3B46     	 mov r3,r7
 2875 0062 1188     	 ldrh r1,[r2]
 2876 0064 9278     	 ldrb r2,[r2,#2]
 2877 0066 1980     	 strh r1,[r3]
 2878 0068 9A70     	 strb r2,[r3,#2]
 2879              	.LBB15:
 715:../main.c     **** //		uint8_t write_CLK2_8kHz[3] = {0x4E, 0x48, 0x00};	// b(01001000) -- ICLK / 4 | OSR = fMOD / 256
 716:../main.c     **** 		// NOTE -- write_CLK2_43kHz gives a final sample rate of 42.667kHz
 717:../main.c     **** 		// NOTE -- write_CLK2_8kHz gives a final sample rate of 8kHz
 718:../main.c     **** 
 719:../main.c     **** 
 720:../main.c     **** 	// Clear configArray for debug
 721:../main.c     **** 		for (uint8_t i = 0; i<  56; i++){
 2880              	 .loc 7 721 0
 2881 006a 0023     	 movs r3,#0
 2882 006c 87F82730 	 strb r3,[r7,#39]
 2883 0070 09E0     	 b .L144
 2884              	.L145:
 722:../main.c     **** 			configArray[i] = 0x00;
 2885              	 .loc 7 722 0 discriminator 3
 2886 0072 97F82730 	 ldrb r3,[r7,#39]
 2887 0076 5E4A     	 ldr r2,.L157+20
 2888 0078 0021     	 movs r1,#0
 2889 007a D154     	 strb r1,[r2,r3]
 721:../main.c     **** 			configArray[i] = 0x00;
 2890              	 .loc 7 721 0 discriminator 3
 2891 007c 97F82730 	 ldrb r3,[r7,#39]
 2892 0080 0133     	 adds r3,r3,#1
 2893 0082 87F82730 	 strb r3,[r7,#39]
 2894              	.L144:
 721:../main.c     **** 			configArray[i] = 0x00;
 2895              	 .loc 7 721 0 is_stmt 0 discriminator 1
 2896 0086 97F82730 	 ldrb r3,[r7,#39]
 2897 008a 372B     	 cmp r3,#55
 2898 008c F1D9     	 bls .L145
 2899              	.LBE15:
 723:../main.c     **** 		}
 724:../main.c     **** 
 725:../main.c     **** 	// Transfer Null
 726:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray, 3U);
 2900              	 .loc 7 726 0 is_stmt 1
 2901 008e 07F11003 	 add r3,r7,#16
 2902 0092 5848     	 ldr r0,.L157+24
 2903 0094 1946     	 mov r1,r3
 2904 0096 564A     	 ldr r2,.L157+20
 2905 0098 0323     	 movs r3,#3
 2906 009a FFF7FEFF 	 bl SPI_MASTER_Transfer
 727:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 2907              	 .loc 7 727 0
 2908 009e 00BF     	 nop
 2909              	.L146:
 2910              	 .loc 7 727 0 is_stmt 0 discriminator 1
 2911 00a0 5448     	 ldr r0,.L157+24
 2912 00a2 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2913 00a6 0346     	 mov r3,r0
 2914 00a8 002B     	 cmp r3,#0
 2915 00aa F9D1     	 bne .L146
 728:../main.c     **** 
 729:../main.c     **** 	//  Unlock ADC for configuration
 730:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, unlock, configArray, 3U);
 2916              	 .loc 7 730 0 is_stmt 1
 2917 00ac 07F12403 	 add r3,r7,#36
 2918 00b0 5048     	 ldr r0,.L157+24
 2919 00b2 1946     	 mov r1,r3
 2920 00b4 4E4A     	 ldr r2,.L157+20
 2921 00b6 0323     	 movs r3,#3
 2922 00b8 FFF7FEFF 	 bl SPI_MASTER_Transfer
 731:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 2923              	 .loc 7 731 0
 2924 00bc 00BF     	 nop
 2925              	.L147:
 2926              	 .loc 7 731 0 is_stmt 0 discriminator 1
 2927 00be 4D48     	 ldr r0,.L157+24
 2928 00c0 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2929 00c4 0346     	 mov r3,r0
 2930 00c6 002B     	 cmp r3,#0
 2931 00c8 F9D1     	 bne .L147
 732:../main.c     **** 
 733:../main.c     **** 	// Transfer Null
 734:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+3, 3U);
 2932              	 .loc 7 734 0 is_stmt 1
 2933 00ca 07F11003 	 add r3,r7,#16
 2934 00ce 4948     	 ldr r0,.L157+24
 2935 00d0 1946     	 mov r1,r3
 2936 00d2 494A     	 ldr r2,.L157+28
 2937 00d4 0323     	 movs r3,#3
 2938 00d6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 735:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 2939              	 .loc 7 735 0
 2940 00da 00BF     	 nop
 2941              	.L148:
 2942              	 .loc 7 735 0 is_stmt 0 discriminator 1
 2943 00dc 4548     	 ldr r0,.L157+24
 2944 00de FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2945 00e2 0346     	 mov r3,r0
 2946 00e4 002B     	 cmp r3,#0
 2947 00e6 F9D1     	 bne .L148
 736:../main.c     **** 
 737:../main.c     **** 	// Write to A_SYS_CFG (See Above)
 738:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_A_SYS_CFG, configArray+6, 3U);
 2948              	 .loc 7 738 0 is_stmt 1
 2949 00e8 07F10C03 	 add r3,r7,#12
 2950 00ec 4148     	 ldr r0,.L157+24
 2951 00ee 1946     	 mov r1,r3
 2952 00f0 424A     	 ldr r2,.L157+32
 2953 00f2 0323     	 movs r3,#3
 2954 00f4 FFF7FEFF 	 bl SPI_MASTER_Transfer
 739:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 2955              	 .loc 7 739 0
 2956 00f8 00BF     	 nop
 2957              	.L149:
 2958              	 .loc 7 739 0 is_stmt 0 discriminator 1
 2959 00fa 3E48     	 ldr r0,.L157+24
 2960 00fc FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2961 0100 0346     	 mov r3,r0
 2962 0102 002B     	 cmp r3,#0
 2963 0104 F9D1     	 bne .L149
 740:../main.c     **** 		// Transfer Null
 741:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+9, 3U);
 2964              	 .loc 7 741 0 is_stmt 1
 2965 0106 07F11003 	 add r3,r7,#16
 2966 010a 3A48     	 ldr r0,.L157+24
 2967 010c 1946     	 mov r1,r3
 2968 010e 3C4A     	 ldr r2,.L157+36
 2969 0110 0323     	 movs r3,#3
 2970 0112 FFF7FEFF 	 bl SPI_MASTER_Transfer
 742:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 2971              	 .loc 7 742 0
 2972 0116 00BF     	 nop
 2973              	.L150:
 2974              	 .loc 7 742 0 is_stmt 0 discriminator 1
 2975 0118 3648     	 ldr r0,.L157+24
 2976 011a FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2977 011e 0346     	 mov r3,r0
 2978 0120 002B     	 cmp r3,#0
 2979 0122 F9D1     	 bne .L150
 743:../main.c     **** 
 744:../main.c     **** 	// Write to D_SYS_CFG (See Above)
 745:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_D_SYS_CFG, configArray+12, 3U);
 2980              	 .loc 7 745 0 is_stmt 1
 2981 0124 07F10803 	 add r3,r7,#8
 2982 0128 3248     	 ldr r0,.L157+24
 2983 012a 1946     	 mov r1,r3
 2984 012c 354A     	 ldr r2,.L157+40
 2985 012e 0323     	 movs r3,#3
 2986 0130 FFF7FEFF 	 bl SPI_MASTER_Transfer
 746:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 2987              	 .loc 7 746 0
 2988 0134 00BF     	 nop
 2989              	.L151:
 2990              	 .loc 7 746 0 is_stmt 0 discriminator 1
 2991 0136 2F48     	 ldr r0,.L157+24
 2992 0138 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 2993 013c 0346     	 mov r3,r0
 2994 013e 002B     	 cmp r3,#0
 2995 0140 F9D1     	 bne .L151
 747:../main.c     **** 
 748:../main.c     **** 	// Transfer Null
 749:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+15, 3U);
 2996              	 .loc 7 749 0 is_stmt 1
 2997 0142 07F11003 	 add r3,r7,#16
 2998 0146 2B48     	 ldr r0,.L157+24
 2999 0148 1946     	 mov r1,r3
 3000 014a 2F4A     	 ldr r2,.L157+44
 3001 014c 0323     	 movs r3,#3
 3002 014e FFF7FEFF 	 bl SPI_MASTER_Transfer
 750:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3003              	 .loc 7 750 0
 3004 0152 00BF     	 nop
 3005              	.L152:
 3006              	 .loc 7 750 0 is_stmt 0 discriminator 1
 3007 0154 2748     	 ldr r0,.L157+24
 3008 0156 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3009 015a 0346     	 mov r3,r0
 3010 015c 002B     	 cmp r3,#0
 3011 015e F9D1     	 bne .L152
 751:../main.c     **** 
 752:../main.c     **** 	// Write to CLK1 (See Above)
 753:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_CLK1, configArray+18, 3U);
 3012              	 .loc 7 753 0 is_stmt 1
 3013 0160 3B1D     	 adds r3,r7,#4
 3014 0162 2448     	 ldr r0,.L157+24
 3015 0164 1946     	 mov r1,r3
 3016 0166 294A     	 ldr r2,.L157+48
 3017 0168 0323     	 movs r3,#3
 3018 016a FFF7FEFF 	 bl SPI_MASTER_Transfer
 754:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3019              	 .loc 7 754 0
 3020 016e 00BF     	 nop
 3021              	.L153:
 3022              	 .loc 7 754 0 is_stmt 0 discriminator 1
 3023 0170 2048     	 ldr r0,.L157+24
 3024 0172 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3025 0176 0346     	 mov r3,r0
 3026 0178 002B     	 cmp r3,#0
 3027 017a F9D1     	 bne .L153
 755:../main.c     **** 
 756:../main.c     **** 	// Transfer Null
 757:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+21, 3U);
 3028              	 .loc 7 757 0 is_stmt 1
 3029 017c 07F11003 	 add r3,r7,#16
 3030 0180 1C48     	 ldr r0,.L157+24
 3031 0182 1946     	 mov r1,r3
 3032 0184 224A     	 ldr r2,.L157+52
 3033 0186 0323     	 movs r3,#3
 3034 0188 FFF7FEFF 	 bl SPI_MASTER_Transfer
 758:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3035              	 .loc 7 758 0
 3036 018c 00BF     	 nop
 3037              	.L154:
 3038              	 .loc 7 758 0 is_stmt 0 discriminator 1
 3039 018e 1948     	 ldr r0,.L157+24
 3040 0190 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3041 0194 0346     	 mov r3,r0
 3042 0196 002B     	 cmp r3,#0
 3043 0198 F9D1     	 bne .L154
 759:../main.c     **** 
 760:../main.c     **** 	// Write to CLK2 (See Above)
 761:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_CLK2_43kHz, configArray+24, 3U);
 3044              	 .loc 7 761 0 is_stmt 1
 3045 019a 3B46     	 mov r3,r7
 3046 019c 1548     	 ldr r0,.L157+24
 3047 019e 1946     	 mov r1,r3
 3048 01a0 1C4A     	 ldr r2,.L157+56
 3049 01a2 0323     	 movs r3,#3
 3050 01a4 FFF7FEFF 	 bl SPI_MASTER_Transfer
 762:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3051              	 .loc 7 762 0
 3052 01a8 00BF     	 nop
 3053              	.L155:
 3054              	 .loc 7 762 0 is_stmt 0 discriminator 1
 3055 01aa 1248     	 ldr r0,.L157+24
 3056 01ac FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3057 01b0 0346     	 mov r3,r0
 3058 01b2 002B     	 cmp r3,#0
 3059 01b4 F9D1     	 bne .L155
 763:../main.c     **** 
 764:../main.c     **** 	// Transfer Null
 765:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+27, 3U);
 3060              	 .loc 7 765 0 is_stmt 1
 3061 01b6 07F11003 	 add r3,r7,#16
 3062 01ba 0E48     	 ldr r0,.L157+24
 3063 01bc 1946     	 mov r1,r3
 3064 01be 164A     	 ldr r2,.L157+60
 3065 01c0 0323     	 movs r3,#3
 3066 01c2 FFF7FEFF 	 bl SPI_MASTER_Transfer
 766:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3067              	 .loc 7 766 0
 3068 01c6 00BF     	 nop
 3069              	.L156:
 3070              	 .loc 7 766 0 is_stmt 0 discriminator 1
 3071 01c8 0A48     	 ldr r0,.L157+24
 3072 01ca FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3073 01ce 0346     	 mov r3,r0
 3074 01d0 002B     	 cmp r3,#0
 3075 01d2 F9D1     	 bne .L156
 767:../main.c     **** 
 768:../main.c     **** }
 3076              	 .loc 7 768 0 is_stmt 1
 3077 01d4 2837     	 adds r7,r7,#40
 3078              	.LCFI107:
 3079              	 .cfi_def_cfa_offset 8
 3080 01d6 BD46     	 mov sp,r7
 3081              	.LCFI108:
 3082              	 .cfi_def_cfa_register 13
 3083              	 
 3084 01d8 80BD     	 pop {r7,pc}
 3085              	.L158:
 3086 01da 00BF     	 .align 2
 3087              	.L157:
 3088 01dc F8030000 	 .word .LC1
 3089 01e0 FC030000 	 .word .LC2
 3090 01e4 00040000 	 .word .LC3
 3091 01e8 04040000 	 .word .LC4
 3092 01ec 08040000 	 .word .LC5
 3093 01f0 00000000 	 .word configArray
 3094 01f4 00000000 	 .word SPI_MASTER_ADC
 3095 01f8 03000000 	 .word configArray+3
 3096 01fc 06000000 	 .word configArray+6
 3097 0200 09000000 	 .word configArray+9
 3098 0204 0C000000 	 .word configArray+12
 3099 0208 0F000000 	 .word configArray+15
 3100 020c 12000000 	 .word configArray+18
 3101 0210 15000000 	 .word configArray+21
 3102 0214 18000000 	 .word configArray+24
 3103 0218 1B000000 	 .word configArray+27
 3104              	 .cfi_endproc
 3105              	.LFE464:
 3107              	 .section .rodata
 3108 040b 00       	 .align 2
 3109              	.LC6:
 3110 040c 4F       	 .byte 79
 3111 040d 0F       	 .byte 15
 3112 040e 00       	 .byte 0
 3113 040f 00       	 .section .text.xmc_ADC_setup,"ax",%progbits
 3114              	 .align 2
 3115              	 .global xmc_ADC_setup
 3116              	 .thumb
 3117              	 .thumb_func
 3119              	xmc_ADC_setup:
 3120              	.LFB465:
 769:../main.c     **** 
 770:../main.c     **** void xmc_ADC_setup(){
 3121              	 .loc 7 770 0
 3122              	 .cfi_startproc
 3123              	 
 3124              	 
 3125 0000 80B5     	 push {r7,lr}
 3126              	.LCFI109:
 3127              	 .cfi_def_cfa_offset 8
 3128              	 .cfi_offset 7,-8
 3129              	 .cfi_offset 14,-4
 3130 0002 88B0     	 sub sp,sp,#32
 3131              	.LCFI110:
 3132              	 .cfi_def_cfa_offset 40
 3133 0004 00AF     	 add r7,sp,#0
 3134              	.LCFI111:
 3135              	 .cfi_def_cfa_register 7
 771:../main.c     **** 	uint8_t null[18] = {0x00};						// Sends null for reads
 3136              	 .loc 7 771 0
 3137 0006 07F10C03 	 add r3,r7,#12
 3138 000a 0022     	 movs r2,#0
 3139 000c 1A60     	 str r2,[r3]
 3140 000e 0433     	 adds r3,r3,#4
 3141 0010 0022     	 movs r2,#0
 3142 0012 1A60     	 str r2,[r3]
 3143 0014 0433     	 adds r3,r3,#4
 3144 0016 0022     	 movs r2,#0
 3145 0018 1A60     	 str r2,[r3]
 3146 001a 0433     	 adds r3,r3,#4
 3147 001c 0022     	 movs r2,#0
 3148 001e 1A60     	 str r2,[r3]
 3149 0020 0433     	 adds r3,r3,#4
 3150 0022 0022     	 movs r2,#0
 3151 0024 1A80     	 strh r2,[r3]
 3152 0026 0233     	 adds r3,r3,#2
 772:../main.c     **** 	uint8_t write_ADC_ENA[3] = {0x4F, 0x0F, 0x00};	// b(00001111) -- Enables all ADC channels (note: n
 3153              	 .loc 7 772 0
 3154 0028 274A     	 ldr r2,.L164
 3155 002a 07F10803 	 add r3,r7,#8
 3156 002e 1188     	 ldrh r1,[r2]
 3157 0030 9278     	 ldrb r2,[r2,#2]
 3158 0032 1980     	 strh r1,[r3]
 3159 0034 9A70     	 strb r2,[r3,#2]
 773:../main.c     **** 	uint8_t wakeup[3] = {0x00, 0x33, 0x00};			// b(00110011) -- Bring ADC out of standby (start collec
 3160              	 .loc 7 773 0
 3161 0036 0023     	 movs r3,#0
 3162 0038 3B71     	 strb r3,[r7,#4]
 3163 003a 3323     	 movs r3,#51
 3164 003c 7B71     	 strb r3,[r7,#5]
 3165 003e 0023     	 movs r3,#0
 3166 0040 BB71     	 strb r3,[r7,#6]
 774:../main.c     **** 
 775:../main.c     **** 	// Write to ADC_ENA (See Above)
 776:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, write_ADC_ENA, configArray, 3U);
 3167              	 .loc 7 776 0
 3168 0042 07F10803 	 add r3,r7,#8
 3169 0046 2148     	 ldr r0,.L164+4
 3170 0048 1946     	 mov r1,r3
 3171 004a 214A     	 ldr r2,.L164+8
 3172 004c 0323     	 movs r3,#3
 3173 004e FFF7FEFF 	 bl SPI_MASTER_Transfer
 777:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3174              	 .loc 7 777 0
 3175 0052 00BF     	 nop
 3176              	.L160:
 3177              	 .loc 7 777 0 is_stmt 0 discriminator 1
 3178 0054 1D48     	 ldr r0,.L164+4
 3179 0056 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3180 005a 0346     	 mov r3,r0
 3181 005c 002B     	 cmp r3,#0
 3182 005e F9D1     	 bne .L160
 778:../main.c     **** 
 779:../main.c     **** 	// Transfer Null
 780:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+30, 3U);
 3183              	 .loc 7 780 0 is_stmt 1
 3184 0060 07F10C03 	 add r3,r7,#12
 3185 0064 1948     	 ldr r0,.L164+4
 3186 0066 1946     	 mov r1,r3
 3187 0068 1A4A     	 ldr r2,.L164+12
 3188 006a 0323     	 movs r3,#3
 3189 006c FFF7FEFF 	 bl SPI_MASTER_Transfer
 781:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3190              	 .loc 7 781 0
 3191 0070 00BF     	 nop
 3192              	.L161:
 3193              	 .loc 7 781 0 is_stmt 0 discriminator 1
 3194 0072 1648     	 ldr r0,.L164+4
 3195 0074 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3196 0078 0346     	 mov r3,r0
 3197 007a 002B     	 cmp r3,#0
 3198 007c F9D1     	 bne .L161
 782:../main.c     **** 
 783:../main.c     **** 	// Wakeup ADC and start conversions
 784:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, wakeup, configArray, 3U);
 3199              	 .loc 7 784 0 is_stmt 1
 3200 007e 3B1D     	 adds r3,r7,#4
 3201 0080 1248     	 ldr r0,.L164+4
 3202 0082 1946     	 mov r1,r3
 3203 0084 124A     	 ldr r2,.L164+8
 3204 0086 0323     	 movs r3,#3
 3205 0088 FFF7FEFF 	 bl SPI_MASTER_Transfer
 785:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3206              	 .loc 7 785 0
 3207 008c 00BF     	 nop
 3208              	.L162:
 3209              	 .loc 7 785 0 is_stmt 0 discriminator 1
 3210 008e 0F48     	 ldr r0,.L164+4
 3211 0090 FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3212 0094 0346     	 mov r3,r0
 3213 0096 002B     	 cmp r3,#0
 3214 0098 F9D1     	 bne .L162
 786:../main.c     **** 
 787:../main.c     **** 	// Transfer Null
 788:../main.c     **** 		SPI_MASTER_Transfer(&SPI_MASTER_ADC, null, configArray+33, 3U);
 3215              	 .loc 7 788 0 is_stmt 1
 3216 009a 07F10C03 	 add r3,r7,#12
 3217 009e 0B48     	 ldr r0,.L164+4
 3218 00a0 1946     	 mov r1,r3
 3219 00a2 0D4A     	 ldr r2,.L164+16
 3220 00a4 0323     	 movs r3,#3
 3221 00a6 FFF7FEFF 	 bl SPI_MASTER_Transfer
 789:../main.c     **** 		while(SPI_MASTER_IsRxBusy(&SPI_MASTER_ADC)){} // Wait for completion
 3222              	 .loc 7 789 0
 3223 00aa 00BF     	 nop
 3224              	.L163:
 3225              	 .loc 7 789 0 is_stmt 0 discriminator 1
 3226 00ac 0748     	 ldr r0,.L164+4
 3227 00ae FFF7FEFF 	 bl SPI_MASTER_IsRxBusy
 3228 00b2 0346     	 mov r3,r0
 3229 00b4 002B     	 cmp r3,#0
 3230 00b6 F9D1     	 bne .L163
 790:../main.c     **** 
 791:../main.c     **** 	// Set to "infinite" frame length
 792:../main.c     **** 		XMC_SPI_CH_SetFrameLength(XMC_SPI2_CH0, 64); // When set to 64, frame does not end based on DAVE 
 3231              	 .loc 7 792 0 is_stmt 1
 3232 00b8 0848     	 ldr r0,.L164+20
 3233 00ba 4021     	 movs r1,#64
 3234 00bc FFF7FEFF 	 bl XMC_SPI_CH_SetFrameLength
 793:../main.c     **** 
 794:../main.c     **** }
 3235              	 .loc 7 794 0
 3236 00c0 2037     	 adds r7,r7,#32
 3237              	.LCFI112:
 3238              	 .cfi_def_cfa_offset 8
 3239 00c2 BD46     	 mov sp,r7
 3240              	.LCFI113:
 3241              	 .cfi_def_cfa_register 13
 3242              	 
 3243 00c4 80BD     	 pop {r7,pc}
 3244              	.L165:
 3245 00c6 00BF     	 .align 2
 3246              	.L164:
 3247 00c8 0C040000 	 .word .LC6
 3248 00cc 00000000 	 .word SPI_MASTER_ADC
 3249 00d0 00000000 	 .word configArray
 3250 00d4 1E000000 	 .word configArray+30
 3251 00d8 21000000 	 .word configArray+33
 3252 00dc 00400248 	 .word 1208107008
 3253              	 .cfi_endproc
 3254              	.LFE465:
 3256              	 .text
 3257              	.Letext0:
 3258              	 .file 8 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\lib\\gcc\\arm-none-eabi\\4.9.3\\include\\stddef.h"
 3259              	 .file 9 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3260              	 .file 10 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3261              	 .file 11 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\sys\\_types.h"
 3262              	 .file 12 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 3263              	 .file 13 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_scu.h"
 3264              	 .file 14 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_gpio.h"
 3265              	 .file 15 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc4_gpio.h"
 3266              	 .file 16 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SYSTIMER/systimer.h"
 3267              	 .file 17 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\sys\\types.h"
 3268              	 .file 18 "c:\\users\\will\\documents\\github\\launch-daq\\dave\\generated\\eth_lwip\\lwip\\port\\include\\arch\\cc.h"
 3269              	 .file 19 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/err.h"
 3270              	 .file 20 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_eth_mac.h"
 3271              	 .file 21 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/pbuf.h"
 3272              	 .file 22 "c:\\users\\will\\documents\\github\\launch-daq\\dave\\generated\\eth_lwip\\lwip\\include\\ipv4\\lwip\\ip_addr.h"
 3273              	 .file 23 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/netif.h"
 3274              	 .file 24 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/lwip/include/lwip/udp.h"
 3275              	 .file 25 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/eth_lwip.h"
 3276              	 .file 26 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_dma.h"
 3277              	 .file 27 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_DMA/global_dma.h"
 3278              	 .file 28 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_ccu4.h"
 3279              	 .file 29 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/GLOBAL_CCU4/global_ccu4.h"
 3280              	 .file 30 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/TIMER/timer.h"
 3281              	 .file 31 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/XMCLib/inc/xmc_eru.h"
 3282              	 .file 32 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/E_EEPROM_XMC4/e_eeprom_xmc4.h"
 3283              	 .file 33 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/DAVE.h"
 3284              	 .file 34 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
 3285              	 .file 35 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/ETH_LWIP/eth_lwip_extern.h"
 3286              	 .file 36 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/SPI_MASTER/spi_master_extern.h"
 3287              	 .file 37 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/TIMER/timer_extern.h"
 3288              	 .file 38 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/PIN_INTERRUPT/pin_interrupt_extern.h"
 3289              	 .file 39 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/INTERRUPT/interrupt_extern.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.XMC_USIC_CH_SetFrameLength:00000000 $t
    {standard input}:78     .text.XMC_USIC_CH_SetFrameLength:00000000 XMC_USIC_CH_SetFrameLength
    {standard input}:128    .text.XMC_SPI_CH_SetFrameLength:00000000 $t
    {standard input}:132    .text.XMC_SPI_CH_SetFrameLength:00000000 XMC_SPI_CH_SetFrameLength
    {standard input}:171    .text.SPI_MASTER_IsRxBusy:00000000 $t
    {standard input}:175    .text.SPI_MASTER_IsRxBusy:00000000 SPI_MASTER_IsRxBusy
    {standard input}:217    .text.SPI_MASTER_EnableSlaveSelectSignal:00000000 $t
    {standard input}:221    .text.SPI_MASTER_EnableSlaveSelectSignal:00000000 SPI_MASTER_EnableSlaveSelectSignal
    {standard input}:266    .text.PIN_INTERRUPT_Enable:00000000 $t
    {standard input}:270    .text.PIN_INTERRUPT_Enable:00000000 PIN_INTERRUPT_Enable
    {standard input}:308    .text.INTERRUPT_Enable:00000000 $t
    {standard input}:312    .text.INTERRUPT_Enable:00000000 INTERRUPT_Enable
    {standard input}:354    .bss.sequence_number:00000000 sequence_number
    {standard input}:351    .bss.sequence_number:00000000 $d
    {standard input}:361    .bss.millisec:00000000 millisec
    {standard input}:358    .bss.millisec:00000000 $d
                            *COM*:0000001e ADC0_buff
                            *COM*:0000001e ADC1_buff
                            *COM*:0000001c TC_buff
    {standard input}:370    .bss.read_tc:00000000 read_tc
    {standard input}:371    .bss.read_tc:00000000 $d
    {standard input}:376    .bss.read_adc0:00000000 read_adc0
    {standard input}:377    .bss.read_adc0:00000000 $d
    {standard input}:382    .bss.read_adc1:00000000 read_adc1
    {standard input}:383    .bss.read_adc1:00000000 $d
    {standard input}:389    .bss.configArray:00000000 configArray
    {standard input}:386    .bss.configArray:00000000 $d
                            *COM*:00000018 flash
                            *COM*:00000004 pcb
                            *COM*:00000004 p
                            *COM*:00000004 netif
                            *COM*:00000004 tftp_pcb
                            *COM*:00000004 tftp_p
    {standard input}:402    .bss.curr_block:00000000 curr_block
    {standard input}:399    .bss.curr_block:00000000 $d
    {standard input}:425    .data.help_msg:00000000 help_msg
    {standard input}:406    .rodata:00000000 $d
    {standard input}:422    .data.help_msg:00000000 $d
    {standard input}:428    .text.tftp_send_data:00000000 $t
    {standard input}:433    .text.tftp_send_data:00000000 tftp_send_data
    {standard input}:619    .text.tftp_send_data:0000012c $d
    {standard input}:626    .text.tftp_err:00000000 $t
    {standard input}:631    .text.tftp_err:00000000 tftp_err
    {standard input}:740    .text.tftp_err:000000a8 $d
    {standard input}:747    .text.tftp_ack:00000000 $t
    {standard input}:752    .text.tftp_ack:00000000 tftp_ack
    {standard input}:830    .text.tftp_ack:0000006c $d
    {standard input}:837    .text.my_tolower:00000000 $t
    {standard input}:842    .text.my_tolower:00000000 my_tolower
    {standard input}:909    .text.tftp_check_octet_mode:00000000 $t
    {standard input}:914    .text.tftp_check_octet_mode:00000000 tftp_check_octet_mode
    {standard input}:1082   .text.tftp_check_octet_mode:000000e4 $d
    {standard input}:1113   .text.tftp_recv:00000000 $t
    {standard input}:1118   .text.tftp_recv:00000000 tftp_recv
    {standard input}:1379   .text.tftp_recv:00000190 $d
    {standard input}:1392   .text.tftp_init:00000000 $t
    {standard input}:1397   .text.tftp_init:00000000 tftp_init
    {standard input}:1443   .text.tftp_init:00000040 $d
    {standard input}:1461   .text.load_flash_config:00000000 $t
    {standard input}:1466   .text.load_flash_config:00000000 load_flash_config
    {standard input}:1581   .text.load_flash_config:000000b4 $d
    {standard input}:1592   .text.local_udp_reset:00000000 $t
    {standard input}:1597   .text.local_udp_reset:00000000 local_udp_reset
    {standard input}:1633   .text.local_udp_reset:00000028 $d
    {standard input}:1643   .text.local_udp_init:00000000 $t
    {standard input}:1648   .text.local_udp_init:00000000 local_udp_init
    {standard input}:1687   .text.local_udp_init:0000002c $d
    {standard input}:1695   .text.send_data:00000000 $t
    {standard input}:1700   .text.send_data:00000000 send_data
    {standard input}:1767   .text.send_data:00000054 $d
    {standard input}:1778   .bss.parse_uart:00000000 parse_uart
    {standard input}:1779   .bss.parse_uart:00000000 $d
                            *COM*:00000100 uart_buff
    {standard input}:1785   .bss.uart_buff_i:00000000 uart_buff_i
    {standard input}:1786   .bss.uart_buff_i:00000000 $d
    {standard input}:1816   .text.parse_command:00000000 $t
    {standard input}:1821   .text.parse_command:00000000 parse_command
    {standard input}:2082   .text.parse_command:00000184 $d
    {standard input}:2105   .text.main:00000000 $t
    {standard input}:2110   .text.main:00000000 main
    {standard input}:2810   .text.adc_register_config:00000000 adc_register_config
    {standard input}:3119   .text.xmc_ADC_setup:00000000 xmc_ADC_setup
    {standard input}:2484   .text.main:00000278 $d
    {standard input}:2506   .text.UART_Recv_Callback:00000000 $t
    {standard input}:2511   .text.UART_Recv_Callback:00000000 UART_Recv_Callback
    {standard input}:2574   .text.UART_Recv_Callback:0000003c $d
    {standard input}:2581   .text.CCU43_1_IRQHandler:00000000 $t
    {standard input}:2586   .text.CCU43_1_IRQHandler:00000000 CCU43_1_IRQHandler
    {standard input}:2616   .text.CCU43_1_IRQHandler:00000018 $d
    {standard input}:2622   .text.CCU43_0_IRQHandler:00000000 $t
    {standard input}:2627   .text.CCU43_0_IRQHandler:00000000 CCU43_0_IRQHandler
    {standard input}:2667   .text.CCU43_0_IRQHandler:00000030 $d
    {standard input}:2677   .text.ERU0_3_IRQHandler:00000000 $t
    {standard input}:2682   .text.ERU0_3_IRQHandler:00000000 ERU0_3_IRQHandler
    {standard input}:2719   .text.ERU0_3_IRQHandler:00000028 $d
    {standard input}:2728   .text.ERU0_2_IRQHandler:00000000 $t
    {standard input}:2733   .text.ERU0_2_IRQHandler:00000000 ERU0_2_IRQHandler
    {standard input}:2770   .text.ERU0_2_IRQHandler:00000028 $d
    {standard input}:2805   .text.adc_register_config:00000000 $t
    {standard input}:3088   .text.adc_register_config:000001dc $d
    {standard input}:3114   .text.xmc_ADC_setup:00000000 $t
    {standard input}:3247   .text.xmc_ADC_setup:000000c8 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_EnableSlaveSelect
lwip_htons
strlen
memcpy
udp_sendto_if
strcmp
lwip_ntohs
udp_new
udp_bind
pbuf_alloc
udp_recv
ip_addr_any
E_EEPROM_XMC4_IsFlashEmpty
ipaddr_aton
E_EEPROM_XMC4_WriteArray
E_EEPROM_XMC4_UpdateFlashContents
E_EEPROM_XMC4_ReadArray
netif_set_addr
ETH_LWIP_0
atoi
DAVE_Init
SYSTIMER_CreateTimer
SYSTIMER_StartTimer
SPI_MASTER_Receive
SPI_MASTER_Transfer
SPI_MASTER_ADC
sys_check_timeouts
PIN_INTERRUPT_ADC0
PIN_INTERRUPT_ADC1
INTERRUPT_TC
INTERRUPT_TIMESTAMP
SPI_MASTER_TC
TIMER_ClearEvent
TIMER_TIMESTAMP
TIMER_GetTime
TIMER_TC
