// Seed: 772228361
`timescale 1 ps / 1ps
module module_0;
  always @(id_1) begin
    if ((id_1)) begin
      id_1 <= id_1;
      id_1 = id_1[1|1];
    end
  end
  logic id_2;
  reg   id_3;
  initial begin
    if (1) id_2 = id_2;
    id_3 <= id_3[1];
  end
endmodule
