// Seed: 1154202829
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_15;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    output tri1 id_8,
    input tri0 id_9
    , id_17,
    output supply0 id_10,
    input uwire id_11,
    input wire id_12,
    output tri1 id_13,
    inout wand id_14,
    input tri id_15
);
  wire id_18;
  xor (id_10, id_9, id_14, id_6, id_17, id_11, id_4, id_18, id_5, id_15);
  module_0(
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
