{
    "NameTable": {
        "cortexm0ds_tb": [
            "cortexm0ds_tb",
            "e4Wkh",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.6696.json"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 35557
    },
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "cortexm0ds_tb"
    ],
    "PEModules": [],
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/project/linuxlab/synopsys/arm/logical/cortexm0ds/tbench",
        "csrc": "csrc",
        "default_output_dir": "csrc",
        "csrc_abs": "/project/linuxlab/synopsys/arm/logical/cortexm0ds/tbench/csrc",
        "daidir_abs": "/project/linuxlab/synopsys/arm/logical/cortexm0ds/tbench/simv.daidir",
        "archive_dir": "archive.0"
    },
    "stat": {
        "nMops": 295124
    }
}