Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: d:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_vga_bram_read_address_top -prj vga_bram_read_address.prj --lib ieee_proposed=./ieee_proposed -s vga_bram_read_address -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vga_bram_read_address.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_vga_bram_read_address_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vga_bram_read_address.autotb.v:134]
INFO: [VRFC 10-2458] undeclared symbol ap_rst, assumed default net type wire [D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vga_bram_read_address.autotb.v:135]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vga_bram_read_address.autotb.v:152]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Dropbox/0_AA-2015-2016/LOGICHE_RICONFIGURABILI/0_NEW_EXAMPLES/HLS/VGA_READ_BRAM_ADDRESS/solution1/sim/verilog/vga_bram_read_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_bram_read_address
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_bram_read_address
Compiling module xil_defaultlib.apatb_vga_bram_read_address_top
Built simulation snapshot vga_bram_read_address
