<stg><name>checkAxis.0</name>


<trans_list>

<trans id="114" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)

]]></Node>
<StgValue><ssdm name="edge_p2_z_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)

]]></Node>
<StgValue><ssdm name="edge_p2_y_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  %edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)

]]></Node>
<StgValue><ssdm name="edge_p2_x_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  %edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)

]]></Node>
<StgValue><ssdm name="edge_p1_z_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  %edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)

]]></Node>
<StgValue><ssdm name="edge_p1_y_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)

]]></Node>
<StgValue><ssdm name="edge_p1_x_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge:6  %call_ret = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 0.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge:6  %call_ret = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 0.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge:7  %p_0 = extractvalue { float, float, float } %call_ret, 0

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge:8  %p_1 = extractvalue { float, float, float } %call_ret, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge:9  %p_2 = extractvalue { float, float, float } %call_ret, 2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge:10  %tmp_s = call fastcc i1 @pointOnSegment(float %p_0, float %p_2, float %p_1, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="30" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge:10  %tmp_s = call fastcc i1 @pointOnSegment(float %p_0, float %p_2, float %p_1, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:11  br i1 %tmp_s, label %0, label %._crit_edge20.0

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_assign = call fastcc i32 @__hls_fptosi_float_i(float %p_0)

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %k_assign = call fastcc i32 @__hls_fptosi_float_i(float %p_1)

]]></Node>
<StgValue><ssdm name="k_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %shl_ln80 = shl i32 %k_assign, 4

]]></Node>
<StgValue><ssdm name="shl_ln80"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %add_ln80 = add i32 %i_assign, %shl_ln80

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
:4  %zext_ln115 = zext i32 %add_ln80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %shl_ln115 = shl i64 1, %zext_ln115

]]></Node>
<StgValue><ssdm name="shl_ln115"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln80_18 = add i32 -4, %shl_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_18"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln80_19 = add i32 %add_ln80_18, %i_assign

]]></Node>
<StgValue><ssdm name="add_ln80_19"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln116 = zext i32 %add_ln80_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %shl_ln116 = shl i64 1, %zext_ln116

]]></Node>
<StgValue><ssdm name="shl_ln116"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %or_ln116 = or i64 %shl_ln115, %shl_ln116

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge20.0

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge20.0:1  %call_ret_1 = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 1.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge20.0:1  %call_ret_1 = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 1.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret_1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.0:2  %p_0_0_1 = extractvalue { float, float, float } %call_ret_1, 0

]]></Node>
<StgValue><ssdm name="p_0_0_1"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.0:3  %p_1_0_1 = extractvalue { float, float, float } %call_ret_1, 1

]]></Node>
<StgValue><ssdm name="p_1_0_1"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.0:4  %p_2_0_1 = extractvalue { float, float, float } %call_ret_1, 2

]]></Node>
<StgValue><ssdm name="p_2_0_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge20.0:5  %tmp_42_1 = call fastcc i1 @pointOnSegment(float %p_0_0_1, float %p_2_0_1, float %p_1_0_1, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge20.0:0  %collisions_5_0 = phi i64 [ %or_ln116, %0 ], [ 0, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="collisions_5_0"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge20.0:5  %tmp_42_1 = call fastcc i1 @pointOnSegment(float %p_0_0_1, float %p_2_0_1, float %p_1_0_1, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20.0:6  br i1 %tmp_42_1, label %1, label %._crit_edge20.1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_assign_4 = call fastcc i32 @__hls_fptosi_float_i(float %p_0_0_1)

]]></Node>
<StgValue><ssdm name="i_assign_4"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %k_assign_4 = call fastcc i32 @__hls_fptosi_float_i(float %p_1_0_1)

]]></Node>
<StgValue><ssdm name="k_assign_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %shl_ln80_11 = shl i32 %k_assign_4, 4

]]></Node>
<StgValue><ssdm name="shl_ln80_11"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln80 = or i32 %shl_ln80_11, 4

]]></Node>
<StgValue><ssdm name="or_ln80"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln80_20 = add i32 %or_ln80, %i_assign_4

]]></Node>
<StgValue><ssdm name="add_ln80_20"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln115_1 = zext i32 %add_ln80_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115_1"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %shl_ln115_1 = shl i64 1, %zext_ln115_1

]]></Node>
<StgValue><ssdm name="shl_ln115_1"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %add_ln80_21 = add i32 %i_assign_4, %shl_ln80_11

]]></Node>
<StgValue><ssdm name="add_ln80_21"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln116_1 = zext i32 %add_ln80_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %shl_ln116_1 = shl i64 1, %zext_ln116_1

]]></Node>
<StgValue><ssdm name="shl_ln116_1"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %or_ln116_4 = or i64 %collisions_5_0, %shl_ln116_1

]]></Node>
<StgValue><ssdm name="or_ln116_4"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %or_ln116_1 = or i64 %or_ln116_4, %shl_ln115_1

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %._crit_edge20.1

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge20.1:1  %call_ret_2 = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 2.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge20.1:0  %collisions_5_1 = phi i64 [ %or_ln116_1, %1 ], [ %collisions_5_0, %._crit_edge20.0 ]

]]></Node>
<StgValue><ssdm name="collisions_5_1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge20.1:1  %call_ret_2 = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 2.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret_2"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.1:2  %p_0_0_2 = extractvalue { float, float, float } %call_ret_2, 0

]]></Node>
<StgValue><ssdm name="p_0_0_2"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.1:3  %p_1_0_2 = extractvalue { float, float, float } %call_ret_2, 1

]]></Node>
<StgValue><ssdm name="p_1_0_2"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.1:4  %p_2_0_2 = extractvalue { float, float, float } %call_ret_2, 2

]]></Node>
<StgValue><ssdm name="p_2_0_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="72" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge20.1:5  %tmp_42_2 = call fastcc i1 @pointOnSegment(float %p_0_0_2, float %p_2_0_2, float %p_1_0_2, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="73" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge20.1:5  %tmp_42_2 = call fastcc i1 @pointOnSegment(float %p_0_0_2, float %p_2_0_2, float %p_1_0_2, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20.1:6  br i1 %tmp_42_2, label %2, label %._crit_edge20.2

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_assign_5 = call fastcc i32 @__hls_fptosi_float_i(float %p_0_0_2)

]]></Node>
<StgValue><ssdm name="i_assign_5"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %k_assign_5 = call fastcc i32 @__hls_fptosi_float_i(float %p_1_0_2)

]]></Node>
<StgValue><ssdm name="k_assign_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %shl_ln80_12 = shl i32 %k_assign_5, 4

]]></Node>
<StgValue><ssdm name="shl_ln80_12"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln80_5 = or i32 %shl_ln80_12, 8

]]></Node>
<StgValue><ssdm name="or_ln80_5"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln80_22 = add i32 %or_ln80_5, %i_assign_5

]]></Node>
<StgValue><ssdm name="add_ln80_22"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln115_2 = zext i32 %add_ln80_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115_2"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %shl_ln115_2 = shl i64 1, %zext_ln115_2

]]></Node>
<StgValue><ssdm name="shl_ln115_2"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %or_ln80_6 = or i32 %shl_ln80_12, 4

]]></Node>
<StgValue><ssdm name="or_ln80_6"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln80_23 = add i32 %or_ln80_6, %i_assign_5

]]></Node>
<StgValue><ssdm name="add_ln80_23"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="32">
<![CDATA[
:9  %zext_ln116_2 = zext i32 %add_ln80_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %shl_ln116_2 = shl i64 1, %zext_ln116_2

]]></Node>
<StgValue><ssdm name="shl_ln116_2"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %or_ln116_5 = or i64 %collisions_5_1, %shl_ln116_2

]]></Node>
<StgValue><ssdm name="or_ln116_5"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %or_ln116_2 = or i64 %or_ln116_5, %shl_ln115_2

]]></Node>
<StgValue><ssdm name="or_ln116_2"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge20.2

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge20.2:1  %call_ret_3 = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 3.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge20.2:0  %collisions_5_2 = phi i64 [ %or_ln116_2, %2 ], [ %collisions_5_1, %._crit_edge20.1 ]

]]></Node>
<StgValue><ssdm name="collisions_5_2"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
._crit_edge20.2:1  %call_ret_3 = call fastcc { float, float, float } @lineIntersectsPlane(float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read, float 3.000000e+00)

]]></Node>
<StgValue><ssdm name="call_ret_3"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.2:2  %p_0_0_3 = extractvalue { float, float, float } %call_ret_3, 0

]]></Node>
<StgValue><ssdm name="p_0_0_3"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.2:3  %p_1_0_3 = extractvalue { float, float, float } %call_ret_3, 1

]]></Node>
<StgValue><ssdm name="p_1_0_3"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="96">
<![CDATA[
._crit_edge20.2:4  %p_2_0_3 = extractvalue { float, float, float } %call_ret_3, 2

]]></Node>
<StgValue><ssdm name="p_2_0_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="95" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge20.2:5  %tmp_42_3 = call fastcc i1 @pointOnSegment(float %p_0_0_3, float %p_2_0_3, float %p_1_0_3, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
._crit_edge20.2:5  %tmp_42_3 = call fastcc i1 @pointOnSegment(float %p_0_0_3, float %p_2_0_3, float %p_1_0_3, float %edge_p1_x_read, float %edge_p1_z_read, float %edge_p1_y_read, float %edge_p2_x_read, float %edge_p2_z_read, float %edge_p2_y_read)

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20.2:6  br i1 %tmp_42_3, label %3, label %._crit_edge20.3

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_assign_6 = call fastcc i32 @__hls_fptosi_float_i(float %p_0_0_3)

]]></Node>
<StgValue><ssdm name="i_assign_6"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %k_assign_6 = call fastcc i32 @__hls_fptosi_float_i(float %p_1_0_3)

]]></Node>
<StgValue><ssdm name="k_assign_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %shl_ln80_13 = shl i32 %k_assign_6, 4

]]></Node>
<StgValue><ssdm name="shl_ln80_13"/></StgValue>
</operation>

<operation id="101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %or_ln80_7 = or i32 %shl_ln80_13, 12

]]></Node>
<StgValue><ssdm name="or_ln80_7"/></StgValue>
</operation>

<operation id="102" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln80_24 = add i32 %or_ln80_7, %i_assign_6

]]></Node>
<StgValue><ssdm name="add_ln80_24"/></StgValue>
</operation>

<operation id="103" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln115_3 = zext i32 %add_ln80_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115_3"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %shl_ln115_3 = shl i64 1, %zext_ln115_3

]]></Node>
<StgValue><ssdm name="shl_ln115_3"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %or_ln80_8 = or i32 %shl_ln80_13, 8

]]></Node>
<StgValue><ssdm name="or_ln80_8"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln80_25 = add i32 %or_ln80_8, %i_assign_6

]]></Node>
<StgValue><ssdm name="add_ln80_25"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
:9  %zext_ln116_3 = zext i32 %add_ln80_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %shl_ln116_3 = shl i64 1, %zext_ln116_3

]]></Node>
<StgValue><ssdm name="shl_ln116_3"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %or_ln116_6 = or i64 %collisions_5_2, %shl_ln116_3

]]></Node>
<StgValue><ssdm name="or_ln116_6"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %or_ln116_3 = or i64 %or_ln116_6, %shl_ln115_3

]]></Node>
<StgValue><ssdm name="or_ln116_3"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %._crit_edge20.3

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge20.3:0  %collisions_5_3 = phi i64 [ %or_ln116_3, %3 ], [ %collisions_5_2, %._crit_edge20.2 ]

]]></Node>
<StgValue><ssdm name="collisions_5_3"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64">
<![CDATA[
._crit_edge20.3:1  ret i64 %collisions_5_3

]]></Node>
<StgValue><ssdm name="ret_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
