t improv effici symbol model check statebas system requir a present variou techniqu improv time space effici symbol model check system requir specifi synchron finit state machin use techniqu analysi system requir specif tca ii complex aircraft collis avoid system togeth reduc time space complex order magnitud make feasibl analysi previous intract tca ii requir written rsml dialect statechart b introduct formal verif base state explor consid extrem form simul everi possibl behavior system check correct symbol model check use binari decis diagram bdd effici stateexplor techniqu finit state sy tem success verifi and falsifi mani industryscal hardwar system applic nontrivi softwar processcontrol system far less matur increasingli promis ex ampl obtain encourag result appli symbol model check portion preliminari version system requir specif tca ii complex softwar avion system collis avoid full requir compris four hundr page written requir state machin languag work support part nation scienc foundat grant ccr w chan support part microsoft graduat fellowship rsml hierarch statemachin languag variant statechart repres state set relat implicitli bdd symbol model check sheer number reachabl state longer obstacl analysi instead limit size bdd depend structur system analyz consider effort hardwar formal verif focus control bdd size typic circuit howev transfer technolog new domain may requir altern techniqu heurist combat bddblowup problem pa per present modif algorithm implement symbol model checker smv modif model well simpl abstract techniqu improv time space effici tca ii anali si experiment result show techniqu togeth reduc time space complex order magni improv made feasibl analysi previous intract specif techniqu discuss paper are ffl shortcircuit reduc number bdd gener stop iter fix point reach manag forward backward travers reduc size bdd gener iter notabl improv backward travers make certain invari in particular event mutual ex clusiv explicit search ffl sophist conjunct partit transit relat appli disjunct partit unusu way reduc size intermedi bdd iter improv made combin two techniqu obtain dnf partit ffl abstract decreas number bdd variabl given properti check perform simpl depend analysi gener reduc model guarante give result full model techniqu like shortcircuit abstract conceptu straightforward applic mani system techniqu design exploit simpl synchron pattern tca ii for exampl event mutual exclus state machin enabl simultan believ also help analyz statechart machin simpl synchron pattern provid experiment result show techniqu affect perform tca ii analysi psfrag replac way wax figur exampl statechart effect combin improv shown addit individu effect focu reachabl problem properti tca ii interest fall class howev principl techniqu benefit gener temporallog model check well conclud paper discuss relat techniqu background section give brief overview statechart rsml turn attent symbol model check ing final review appli symbol model check tca ii requir rsml statechart tca ii requir written rsml languag base statechart like variant statechart rsml extend ordinari statemachin diagram state hierarchi is everi state contain orthogon mutual exclus child state howev featur concern us paper the state hierarchi portion tca ii analyz shallow incur special difficulti model check instead think system consist number parallel state machin commun execut synchron way figur give simpl exampl two parallel state machin b local state say system state a state machin synchron use event arrow without sourc indic start local state arrow repres local transit label form ucv u trigger event c guard condit v action event guard condit simpli predic local state state machin andor input system exam ple guard condit may say system b input altitud least meter in rsml guard condit specifi separ diagram tabular form call andor tabl use simpler statechart notat instead guard condit action option gener idea that event u occur guard condit c either absent evalu true transit enabl initi extern event along possibl nu meric input environ arriv mark begin step event may enabl transit describ abov maxim set enabl transit collect call microstep takenth system leav sourc local state enter target local state gener action event if ani event broadcast entir system gener event may enabl transit event disappear one microstep unless regener transit step finish transit enabl semant rsml assum synchroni hypothesi step valu input chang new extern event may ar rive word system assum infinit faster environ figur assum w extern event boolean input system current a b w arriv input fals event gener step finish sinc new transit enabl instead true w arriv transit a a b b simultan taken event x gener complet one microstep second microstep start notic synchroni hypothesi input must true extern event w cannot occur transit b b enabl taken gener event z finish step subtl import semant differ exist among variant statechart semant statem anoth major variant statechart close rsml statem enforc synchroni hypothesi semant provid option simul rsml statem also richer set synchron primit provid sort variabl assign howev featur import paper symbol model check switch gear discuss ordinari finitest transit system without state hierarchi synchroni hy pothesi etc model check goal model check determin whether given state transit system satisfi properti given tempor logic formula not tri give counterexampl a sequenc state falsifi formula exampl properti includ bad state never reach good state alway reach infinit often explicit model check ing answer determin graphtheoret manner travers label vertic state graph method impract mani larg system state explos problem much effici larg state space symbol model check model checker visit set state instead individu state illustr focu reachabl problem simplest common kind tempor properti check practic let q finit set system state q state transit relat q set initi state e q set error state reachabl problem ask whether system alway stay away error state e not demand counterexampl is sequenc state q q defin comput preimag or start iter comput reach fix point psfrag replac backward travers fix point figur algorithm comput pre e let q nonempti subset pre e i iter comput q reach e psfrag replac forward travers start qm qm e iter pick obtain counterexampl q psfrag replac qm figur algorithm counterexampl search weakest precondit set state transit relat r intuit set state may reach state one transit character decis problem reachabl settheoret manner use fix point determin whether pre e empti pre e set state may eventu reach error state specif smallest state set satisfi exist guarante finit q monoton pre figur show iter algorithm comput fix point set state may reach error state transit mani tempor properti similarli defin comput use possibl multipl nest fix point intersect pre e initi state empti set e reachabl done otherwis would like find counterexampl first defin post postimag word post set state reachabl one transit figur show counterexampl search algorithm set q nonempti subset intersect conveni choos q arbitrari singleton set set q state reachabl q transit obtain counterexampl trace backward qm e we improv algorithm later crucial factor effici represent state set notic state space q repres finit set variabl x state q correspond valuat variabl two state correspond valuat finit state system assum without loss gener variabl boolean set state symbol repres boolean function sx state set make function true transit relat state similarli repres boolean function copi x repres next state intersect union complement set relat respect becom conjunct disjunct negat boolean function problem represent state set reduc boolean function empir effici represent boolean function bdd canon effici implement boolean oper exampl time space complex comput conjunct disjunct two bdd product size usual complex observ practic still lower negat equival check done constant time bdd often succinct reli critic chosen linear variabl order variabl x repres state set transit relat r bdd comput preimag postimag follow notat x refer existenti quantifi variabl x addit boolean oper equival check oper like existenti quantif variabl substitut also perform algorithm figur and similar algorithm mani tempor logic ctl implement use bdd thank succinct bdd effici algorithm system state analyz symbol model check tca ii analyz tca ii requir use symbol model checker smv version smv use algorithm similar figur notabl differ figur instead computingi use equival recurr advantag usual requir much smaller bdd doe result faster preimag com putat in fact suffici comput preimag z appli comput q figur smv support hierarch state rsml featur directli translat requir ordinari finitest transit system smv languag requir consist two main part ownaircraft otheraircraft occupi document respect initi studi translat ownaircraft quit faith smv lan guag abstract otheraircraft mostli nondeterminist state machin detail translat includ transit state hierarchi synchroni hypothesi handl well properti analyz given previou paper certain detail system model relev paper ffl rsml microstep correspond transit smv program thu step correspond sequenc transit ffl encod rsml event boolean variabl true event occur ffl assum numer input discret bound encod bit boolean variabl ffl maintain synchroni hypothesi prevent input chang extern event arriv variabl encod event true ffl analyz one instanc tca ii onli asynchroni among multipl instanc system issu major sourc complex analysi tran sition guard condit occupi mani page descript contain predic local state input variabl may involv complex arith metic mani research conserv encod arithmet predic independ boolean variabl encod input bit boolean variabl result accur analysi expens boolean variabl addit guard condit refer part system interdepend bdd variabl high impli rel larg bdd guard condit plu side control flow ownaircraft simpl concurr among state machin ownaircraft minim see techniqu present later attempt exploit simpl synchron pattern shortcircuit easi see figur need comput fix point error state reachablew stop intersect empti need element intersect shortcircuit techniqu may substanti reduc time space use short counterexampl exist gener shortcircuit appli outermost tempor oper temporallog model check howev reduct obtain probabl less start q iter pick obtain counterexampl q q psfrag replac figur simplifi algorithm counterexampl search reachabl analysi one mani fix point stop prematur forward vs backward travers fixedpoint comput counterexampl search done either forward backward section elabor perform differ analysi short backward travers gener smaller bdd big win system improv incorpor certain invari prune search improv counterexampl search analysi tca ii found properti disprov minut find counterexampl might take hour coauthor previou paper subsequ simplifi counterexampl search algorithm result substanti speedup techniqu describ use studi forward travers first part figur bot tleneck system sequenc postimag requir larg bdd howev elimin step rememb everi comput figur our actual implement store differ modif illustr figur mean innov consid natur disadvantag algorithm use addit memori store state set wast case error state reachabl nevertheless dramat speedup made possibl far outweigh modest addit memori requir import question remain backward travers figur much effici forward travers figur ineffici forward travers also wit smv inabl comput set reachabl state system find reachabl state set search forward initi state common techniqu hardwar verif set use help analyz tempor properti synthes inde search forward find reachabl state set smv option use similar counterexampl search algorithm use default backward travers psfrag replac xay xbi xbi xay figur state machin local invari circuit backward travers often take fewer iter reach fix point forward travers set error state usual gener set initi state howev problem number iter rather size bdd gener gener observ backward travers bdd usual hundr ten thousand bdd node forward travers two order magnitud larger nevertheless verif mani hardwar system tend benefit rather suffer forward travers exampl iwashita et al report signific speedup ctl model check hardwar benchmark forward instead backward travers use partli inspir hu dill believ ineffici mainli due complex invari tca ii maintain forward backward traver sal exampl consid state machin figur event gener a invari system that whenev event occur machin a condit true bdd larg bdd invari even small like mani implicit invari system conjunct may larg bdd represent addit invari may global relat differ state machin also like result larg bdd forward travers maintain invari intuit bdd forward travers tend blow size lowlevel hardwar verif bdd often remain small invari usual local involv small number state variabl howev case tca ii backward travers situat quit differ exampl counterpart invari mention backward travers use truth valu impli state system microstep certainli differ backward invari maintain backward travers tend depend state search start bdd tend smaller system improv backward travers use invari interestingli main disadvantag backward travers also forward invari maintain in variant particularli small bdd help simplifi bdd state set speed backward travers incorpor search context statechart mani system simpl synchron pattern lost backward travers particular invari find use rectifi prob psfrag replac uav vbw wcx figur system linear structur lem mutual exclus certain event illustr idea exampl consid system figur assum u extern event concurr systemat one local transit enabl time forward travers explor concurr execut state machin howev backward travers analysi may fool consid mani concurr execut reachabl suppos want check whether system b c simultan travers back ward find previou microstep system may bc bc bc last case howev possibl event v w cannot occur time notic true assum synchroni hypothesi trace iter see search consid concurr execut also mani unreach interleav one bdd thu may blow guard condit complex fortun greatli simplifi search observ event mutual exclus invari incorpor travers either intersect state set use careset simplifi bdd find set mutual exclus event may perform conserv static analysi causal event altern design may know event mutual exclus synchron pattern design care consider confirm mutual exclus may verifi use model check static analysi techniqu state reachabl set state variabl encod event consider case tca ii larg part model behav similarli machin figur set mutual exclus event evid partit transit relat apart bdd size state set anoth bottleneck model check bdd size transit relat reduc conjunct disjunct partit former use natur tca ii modifi smv partit transit relat effect also appli disjunct partit ing normal use asynchron system combin two techniqu obtain dnf partit see issu section bdd size transit relat also size intermedi bdd gener imag comput background subsect review idea conjunct disjunct partit describ burch et al transit relat r sometim given disjunct bdd r huge even though disjunct small bdd instead comput monolith bdd r keep disjunct separ imag comput easili modifi distribut existenti quantif disjunc tion preimag comput thu comput preimag without ever build bdd r postimag comput symmetr if howev r given conjunct c still keep conjunct separ abov imag comput becom complic problem existenti quantif distribut con junction appear comput bdd r anyway quantifi variabl trick avoid earli quantif defin x disjoint subset x union x conjunctc depend variabl x p p i consid preimag comput comput intuit quantifi variabl earli possi ble hope intermedi c remain small effect procedur depend critic choic order conjunct c c determin conjunct partit could construct monolith bdd transit relat r model tca ii hour cpu time r natur specifi conjunct use conjunct partit although smv support fea ture determin partit simplist way smv program consist list parallel assign whose conjunct form transit relat smv construct bdd assign increment build conjunct revers order appear pro gram process whenev bdd size exce userspecifi threshold creat new conjunct par tition partit sole determin syntax heurist semant inform use better determin partit chang smv allow user specifi partit manual also implement smv variant heurist geist beer ranjan et al automat determin partit central idea behind heurist select conjunct allow earli quantif variabl introduc fewer variabl cannot quantifi out implement heurist work quit well partit gener compar favor with sometim outperform manual partit tri disjunct partit statechart disjunct partit superior conjunct partit sens order disjunct less critic intermedi bdd function x instead thu tend smaller anoth advantag exploit possibl parallel imag comput construct intermedi bdd concurr unfortun transit relat r conjunc tion gener simpl method convert small set small disjunct defin cover disjunct tautolog inde disjunct partit r distribut r cover choic cover still larg tca ii mani statechart howev exploit mutual exclus certain event say u psfrag replac figur event x trigger two state machin word correspond state u occur j none event have j least two event have clearli form cover made two observ first drop j contradict mutual exclus assumpt second parallel assign smv program guard condit event exampl assign model state transit requir occurr trigger event event is say u bdd assign applic disjunct disjunct transit relat unaffect disjunct may remain small notic appli techniqu find set provabl mutual exclus event done describ section dnf partit serial disadvantag partit r base event size disjunct often skew particular singl event may trigger number complex transit correspond disjunct could larg figur show exampl event x trigger two state machin guard condit complex bdd disjunct correspond x may larg one solut problem appli conjunct partit larg disjunct result call dnf partit use bdd size as conjunct par tition structur inform as disjunct parti tion partit transit relat may perform better reli either alon altern may serial complic microstep cascad microstep reduc bdd size figur illustr idea insert new event u x note result machin microstep step although method effect reduc bdd size often increas number iter reach fix point also transform may preserv behavior system properti analyz suffici condit guard condit psfrag replac figur serial machin machin b refer machin as local state x mutual exclus event check reachabl properti explicitli mention state machin transit event involv abstract section give simpl algorithm remov part system model guarante interfer properti check exampl state machin may number output which may local state event verifi one them logic produc output may abstract away provid output fed back system abstract obtain exact respect properti sens particular properti hold abstract model hold origin model depend analysi determin abstract simpl depend analysi statechart descript initi local state event transit input explicitli mention properti consid relev analysi follow rule appli recurs ffl event relev transit may gener event ffl transit relev trigger event sourc local state everyth appear guard condit ffl local state relev transit it parent state state hierarchi rule repeat fix point reach es sential search depend graph time complex linear size graph evid everyth determin relev rule remov without affect analysi result criterion appli arbitrari ctl for mula provid use nexttim oper x count number microstep word assumpt transform preserv equival stutter bisimul psfrag replac wbx wbi way wax xdi xdi xci xci figur fals depend event depend guard condit fals depend similar depend analys could also perform model checker such vi boolean model statechart machin howev straightforward implement would effect reason model input would appear depend everi event way encod synchroni hypothesi sec tion hand carri depend analysi highlevel statechart descript fall prey fals depend form fals depend possibl howev suppos given system figur previou section syntax event u appear depend condit fact not regardless truth valu event u gener result event x detect fals depend one check whether disjunct guard condit transit local state trigger action event tautolog sometim check effici use bdd howev syntax rsml statem allow easi detect fals depend kind notic selfloop figur sole synchronizationthey make sure u gener regardless whether local state chang improv visual present rsml statem allow specifi gener event separ state diagram use ident transit static reaction respect actual semant slightli differ selfloop distinct import here fals depend harder detect automat exampl mayb guard condit involv form tautolog reachabl state one guard condit hold whenev trigger event occur anoth exampl figur event depend guard condit alway gener one two microstep w practic synchron system evid design may specifi suspect fals depend tempor logic formula verifi use model check ing result inde show real depend in howev nexttim oper x use may consid conserv depend b format use depend analysi obtain smaller abstract model system tca ii anal ysi synchron ownaircraft simpl enough fals depend easili detect howev method may use analyz rest tca ii system experiment result tabl summar result appli techniqu mention model tca ii show resourc time second number bdd node use thousand build bdd transit relat r well resourc evalu six properti note latter exclud time spent build transit relat resourc find counterex ampl counterexampl search took one two second per state counterexampl never bottleneck thank algorithm figur algorithm use check without it none counterexampl could found less one hour tabl also show number iter need reach fix point length shortest counterexampl perform experi sun sparcstat mb main memori success check use less mb main memori properti p p refer properti increas descent inhibit function consist transit con sistenc output agreement explain previou paper properti p refer assert britt p ownaircraft never two local state correctiveclimb ye correctivedescend ye simultan comment version tca ii re quirement howev explicitli say two local state mutual exclus properti p somewhat con trive simpli conjunct p p sinc search simultan two unrel set state tend blow bdd check properti provid easi way scale bdd size also mimic check properti involv larg part system six properti reachabl violat model entri tabl indic timeout one hour emphas purpos data investig gener effect techniqu model tca ii pick clear winner among techniqu sinc bdd algorithm sensit variou paramet chosen model analyz note also result shown compar directli earlier result model paramet model check algorithm use differ full model first part tabl show result full model boolean state variabl row give result base analysi two properti could complet use conjunct partit implement smv actual implement small improv use result includ base analysi explain section imag comput step involv conjunct existenti quantif two oper carri simultan avoid build usual larg conjunct explicitli smv perform optim except conjunct partit use build p p p p p p bdd r full model variabl no fixpoint iter counterexampl length optim time node time node time node time node time node time node time node mistransl model optim time node time node time node time node time node time node time node serial model variabl no fixpoint iter counterexampl length optim time node time node time node time node time node time node time node abstract model no variabl optim time node time node time node time node time node time node time node sc shortcircuit mx mutual exclus event cp improv conjunct partit dp disjunct partit no fixpoint iter counterexampl length ident full model tabl resourc use analysi simpli chang smv optim conjunct partit expect shortcircuit sc gave save number iter need becam length shortest counterexampl incorpor mutual exclus certain event backward travers mx gener gave order magnitud time space reduct addit could easili disprov p p in particular britt claim mention provabl true version requir improv conjunct partit cp mention section use heurist produc partit effect reduc time space use disjunct partit dp must combin mutual exclus event appear ineffici row reason one disjunct transit relat larg bdd node least order magnitud larger disjunct reflect tabl larg number bdd node need construct transit relat conjunct partit larg disjunct lead dnf partit in dicat row mark cp dp perform margin better pure conjunct partit term time space requir consist lower combin two optim observ order magnitud improv time space row mistransl model illustr differ conjunct dnf partit look version model contain translat error rsml machin smv program real bug made earli studi although soon discov inspect mistak omit selfloop similar figur bdd faulti system often larger correct version bug tend make system behavior less regular therefor investig perform bdd algorithm faulti design meaning interestingli particular partit gener heurist perform poorli model row dnf partit continu give signific time space save row serial model mention abov disjunct partit contain disproport larg bdd serial microstep full model break larg disjunct four bdd size hundr time smaller expect disjunct partit perform better row vs howev sinc number microstep step increas partit techniqu suffer larger number iter need reach fix point end perform same disjunct dnf partit slight edg data suggest serial microstep order use disjunct partit advantag model gener find effect serial dual collaps microstep difficult predict repres tradeoff complex imag comput number search iter abstract model last part tabl show perform analyz abstract model obtain depend analysi section number variabl abstract away quit larg recal full model omit detail otheraircraft mani output ownaircraft input other aircraft thu becom irrelev unless explicitli mention properti explain rel larg reduct obtain discuss relat work first summar differ symbol model check hardwar circuit tca ii major focu hardwar verif concurr system complex control path often subtl concurr bug data path rel simpl forward travers usual perform much better bdd tend small reachabl state space contrast major complex tca ii requir lie concurr among compon intric influenc data valu control path bdd transit relat tend huge forward travers ineffici backward travers usual perform better focus properti analyz improv exploit simpl synchron pattern method prune backward travers use invari similar spirit work hardwar verif cabodi et al propos approxim forward travers comput superset reachabl state use prune backward travers method automat invari suggest take advantag simpl synchron system also independ propos disjunct partit synchron circuit method requir design come partit manual exploit mutual exclus event work also independ our heimdahl whalen use depend analysi techniqu similar one describ section motiv facilit manual review tca ii requir rather automat verif note befor gain rel larg reduct otheraircraft fulli mod ele suspect complet system reduct obtain exact analysi could limit howev reduct obtain forsak exact exampl local reduct one techniqu aggress gener abstract model may satisfi properti full model doe model checker find abstract model counterexampl exist full model automat refin abstract iter process either correct counterexampl found properti verifi would interest see well techniqu paper scale system complex natur way tri appli rest tca ii unfortun part contain arithmet oper multiplica tion provabl cannot repres small bdd recent paper suggest coupl decis procedur nonlinear arithmet constraint bddbase model check attack problem research need see whether techniqu scale larg system acknowledg thank steve burn observ ineffici algorithm figur implement one figur smv r effici implement bdd packag case studi appli formal method traffic alert collis avoid system tca ii character finit kripk structur proposit tempor logic effici state space prune symbol backward travers combin constraint solv symbol model check class system nonlinear con straint automat verif finitest concurr system use tempor logic specif verif futurebu verif synchron sequenti machin base symbol execut model check graphic user interfac use abstract statechart visual formal complex system statem semant statechart complet consist analysi statebas requir ment reduc bdd size exploit function depend new techniqu effici verif implicitli conjoin bdd model check base forward state travers requir specif processcontrol system symbol model check formal verif gigamax cach consist protocol automat verif hydroelectr power plant dynam variabl order order binari decis diagram feasibl model check softwar requir case studi tr automat verif finitest concurr system use tempor logic specif graphbas algorithm boolean function manipul statechart visual formal complex system character finit kripk structur proposit tempor logic verif synchron sequenti machin base symbol execut complex vlsi implement graph represent boolean function applic integ multipl reduc bdd size exploit function depend requir specif processcontrol system computeraid verif coordin process complet consist hierarch statebas requir statem semant statechart model check larg softwar specif model check base forward state travers disjunct partit partial iter squar model check graphic user interfac use abstract reduct slice hierarch state machin symbol model check effici state space prune symbol backward travers automat verif hydroelectr power plant combin constraint solv symbol model check class system nonlinear constraint effici model check autom order transit relat partit vi ctr gleb naumovich conserv algorithm comput flow permiss java program acm sigsoft softwar engin note v n juli jamieson m cobleigh lori a clark leon j osterweil right algorithm right time compar data flow analysi algorithm finit state verif proceed rd intern confer softwar engin p may toronto ontario canada jin yang andrea tiemey lazi symbol model check proceed th confer design autom p june lo angel california unit state ji y lee hye j kim kyo c kang real world object model method creat simul environ realtim system acm sigplan notic v n p oct c michael overstreet improv model develop process model test special case softwar test proceed th confer winter simul explor new frontier decemb san diego california ofer strichman acceler bound model check safeti properti formal method system design v n p januari jonathan whittl formal approach system analysi use uml overview advanc topic databas research vol chan richard j anderson paul beam david h jone david notkin william e warner decoupl synchron local control effici symbol model check statechart proceed st intern confer softwar engin p may lo angel california unit state chan richard j anderson paul beam david notkin david h jone william e warner optim symbol model check statechart ieee transact softwar engin v n p februari guoq shu fengdi wang min chen weiq requir specif check embed realtim softwar journal comput scienc technolog v n p januari shoham bendavid cindi eisner daniel geist yaron wolfsthal model check ibm formal method system design v n p march chan richard j anderson paul beam steve burn francesmari modugno david notkin jon d rees model check larg softwar specif ieee transact softwar engin v n p juli