5 18 1fd81 4 7 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (task2.1.vcd) 2 -o (task2.1.cdd) 2 -v (task2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 task2.1.v 1 38 1 
2 1 5 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 11 11 11 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 0 0 0
1 c 2 3 1070007 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
4 2 1 0 0 2
3 1 main.u$0 "main.u$0" 0 task2.1.v 5 9 1 
2 3 6 6 6 10010 1 3b 5002 0 0 1 18 0 1 0 0 0 0 delay_for_awhile
2 4 7 7 7 50008 1 0 21004 0 0 1 16 0 0
2 5 7 7 7 10001 0 1 1410 0 0 1 1 a
2 6 7 7 7 10008 1 37 16 4 5
2 7 8 8 8 20003 1 0 1008 0 0 32 48 a 0
2 8 8 8 8 10003 2 2c 900a 7 0 32 18 0 ffffffff 0 0 0 0
4 3 11 6 0 3
4 6 0 8 8 3
4 8 0 0 0 3
3 1 main.u$1 "main.u$1" 0 task2.1.v 11 15 1 
2 9 12 12 12 50008 1 0 21004 0 0 1 16 0 0
2 10 12 12 12 10001 0 1 1410 0 0 1 1 c
2 11 12 12 12 10008 1 37 16 9 10
2 12 13 13 13 20003 1 0 1008 0 0 32 48 a 0
2 13 13 13 13 10003 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 14 14 14 50008 1 0 21008 0 0 1 16 1 0
2 15 14 14 14 10001 0 1 1410 0 0 1 1 c
2 16 14 14 14 10008 1 37 1a 14 15
4 11 11 13 13 11
4 13 0 16 0 11
4 16 0 0 0 11
3 1 main.u$2 "main.u$2" 0 task2.1.v 17 24 1 
3 3 main.delay_for_awhile "main.delay_for_awhile" 0 task2.1.v 26 36 1 
2 17 30 30 30 4 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$3
1 b 3 28 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 17 11 0 0 17
3 1 main.delay_for_awhile.u$3 "main.delay_for_awhile.u$3" 0 task2.1.v 30 34 1 
2 18 31 31 31 60009 1 0 21004 0 0 1 16 0 0
2 19 31 31 31 20002 0 1 1410 0 0 1 1 b
2 20 31 31 31 20009 1 37 16 18 19
2 21 32 32 32 c000c 2 1 100c 0 0 1 1 c
2 22 32 32 32 4000c 3 27 100a 21 0 1 18 0 1 0 0 0 0
2 23 33 33 33 60009 1 0 21008 0 0 1 16 1 0
2 24 33 33 33 20002 0 1 1410 0 0 1 1 b
2 25 33 33 33 20009 1 37 1a 23 24
4 20 11 22 22 20
4 22 0 25 0 20
4 25 0 0 0 20
