Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Feb  2 11:28:28 2020
| Host         : Hugh-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/DRCK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: PROGRAM_ROM/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_7SERIES_gen.BSCAN_BLOCK_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 127 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.347        0.000                      0                  440        0.064        0.000                      0                  440        3.000        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_1   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz          11.347        0.000                      0                  440        0.147        0.000                      0                  440        8.750        0.000                       0                   129  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out_clk_wiz_1        11.349        0.000                      0                  440        0.147        0.000                      0                  440        8.750        0.000                       0                   129  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz         11.347        0.000                      0                  440        0.064        0.000                      0                  440  
clk_out_clk_wiz    clk_out_clk_wiz_1       11.347        0.000                      0                  440        0.064        0.000                      0                  440  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.130ns (48.497%)  route 4.386ns (51.503%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.373     7.602 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.602    PROCESSOR/internal_reset_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.029    18.949    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 4.156ns (48.654%)  route 4.386ns (51.346%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.399     7.628 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.628    PROCESSOR/run_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.075    18.995    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 4.157ns (48.489%)  route 4.416ns (51.511%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     7.436    PROCESSOR/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.659 r  PROCESSOR/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.659    PROCESSOR/arith_carry_value
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 4.154ns (48.522%)  route 4.407ns (51.478%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.647    PROCESSOR/arith_logical_value_5
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 4.133ns (48.396%)  route 4.407ns (51.604%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.626 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.626    PROCESSOR/arith_logical_value_7
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.456ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 3.106ns (37.955%)  route 5.077ns (62.045%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[9]
                         net (fo=24, routed)          2.151     3.691    PROCESSOR/lower_reg_banks/ADDRB1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.843 r  PROCESSOR/lower_reg_banks/RAMB/O
                         net (fo=10, routed)          0.933     4.776    PROCESSOR/sx[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.348     5.124 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_bit_lut/O
                         net (fo=4, routed)           1.377     6.501    PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/I0
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.152     6.653 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/LUT5/O
                         net (fo=1, routed)           0.617     7.269    PROCESSOR/shift_rotate_value_0
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.504    18.509    PROCESSOR/CLK
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.084    18.989    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.263    18.726    PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                 11.456    

Slack (MET) :             11.495ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.059ns (47.945%)  route 4.407ns (52.055%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.552 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.552    PROCESSOR/arith_logical_value_6
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 11.495    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.043ns (47.846%)  route 4.407ns (52.154%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.536 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.536    PROCESSOR/arith_logical_value_4
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.288ns (39.558%)  route 5.024ns (60.442%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.341     6.444    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.776 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.622     7.398    PROCESSOR/spm_ram_data_6
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.043    18.944    PROCESSOR/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 3.288ns (40.090%)  route 4.914ns (59.910%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.360     6.463    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.795 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.493     7.288    PROCESSOR/spm_ram_data_7
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.040    18.947    PROCESSOR/data_path_loop[7].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 11.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.603%)  route 0.136ns (45.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.136    -0.327    PROCESSOR/stack_ram_high/DID1
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_high/WCLK
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.474    PROCESSOR/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.232    -0.232    PROGRAM_ROM/address[9]
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -0.823    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.386    PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.923%)  route 0.140ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  PROCESSOR/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.324    PROCESSOR/stack_ram_low/DIC1
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.481    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y24      PROCESSOR/address_loop[2].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y24     PROCESSOR/address_loop[2].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y24      PROCESSOR/address_loop[3].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y24     PROCESSOR/address_loop[3].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y25      PROCESSOR/address_loop[4].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     PROCESSOR/address_loop[4].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y25      PROCESSOR/address_loop[5].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y24      PROCESSOR/upper_reg_banks/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y24      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.349ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.130ns (48.497%)  route 4.386ns (51.503%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.373     7.602 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.602    PROCESSOR/internal_reset_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.082    18.922    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.029    18.951    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 11.349    

Slack (MET) :             11.369ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 4.156ns (48.654%)  route 4.386ns (51.346%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.399     7.628 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.628    PROCESSOR/run_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.082    18.922    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.075    18.997    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 11.369    

Slack (MET) :             11.390ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 4.157ns (48.489%)  route 4.416ns (51.511%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     7.436    PROCESSOR/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.659 r  PROCESSOR/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.659    PROCESSOR/arith_carry_value
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.082    18.987    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    19.049    PROCESSOR/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                 11.390    

Slack (MET) :             11.402ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 4.154ns (48.522%)  route 4.407ns (51.478%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.647    PROCESSOR/arith_logical_value_5
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.082    18.987    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.049    PROCESSOR/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 11.402    

Slack (MET) :             11.423ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 4.133ns (48.396%)  route 4.407ns (51.604%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.626 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.626    PROCESSOR/arith_logical_value_7
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.082    18.987    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.049    PROCESSOR/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 11.423    

Slack (MET) :             11.458ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 3.106ns (37.955%)  route 5.077ns (62.045%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[9]
                         net (fo=24, routed)          2.151     3.691    PROCESSOR/lower_reg_banks/ADDRB1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.843 r  PROCESSOR/lower_reg_banks/RAMB/O
                         net (fo=10, routed)          0.933     4.776    PROCESSOR/sx[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.348     5.124 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_bit_lut/O
                         net (fo=4, routed)           1.377     6.501    PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/I0
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.152     6.653 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/LUT5/O
                         net (fo=1, routed)           0.617     7.269    PROCESSOR/shift_rotate_value_0
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.504    18.509    PROCESSOR/CLK
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.082    18.991    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.263    18.728    PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop
  -------------------------------------------------------------------
                         required time                         18.728    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                 11.458    

Slack (MET) :             11.497ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.059ns (47.945%)  route 4.407ns (52.055%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.552 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.552    PROCESSOR/arith_logical_value_6
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.082    18.987    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.049    PROCESSOR/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 11.497    

Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.043ns (47.846%)  route 4.407ns (52.154%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.536 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.536    PROCESSOR/arith_logical_value_4
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.082    18.987    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.049    PROCESSOR/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.548ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.288ns (39.558%)  route 5.024ns (60.442%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.341     6.444    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.776 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.622     7.398    PROCESSOR/spm_ram_data_6
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.043    18.946    PROCESSOR/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.946    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.548    

Slack (MET) :             11.661ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 3.288ns (40.090%)  route 4.914ns (59.910%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.360     6.463    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.795 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.493     7.288    PROCESSOR/spm_ram_data_7
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.040    18.949    PROCESSOR/data_path_loop[7].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 11.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.603%)  route 0.136ns (45.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.136    -0.327    PROCESSOR/stack_ram_high/DID1
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_high/WCLK
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.474    PROCESSOR/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.232    -0.232    PROGRAM_ROM/address[9]
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -0.823    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254    -0.569    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.386    PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.923%)  route 0.140ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  PROCESSOR/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.324    PROCESSOR/stack_ram_low/DIC1
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.481    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.274    -0.595    
    SLICE_X10Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.285    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y24      PROCESSOR/address_loop[2].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y24     PROCESSOR/address_loop[2].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y24      PROCESSOR/address_loop[3].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y24     PROCESSOR/address_loop[3].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y25      PROCESSOR/address_loop[4].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y26     PROCESSOR/address_loop[4].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y25      PROCESSOR/address_loop[5].pc_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/lower_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y24      PROCESSOR/upper_reg_banks/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/lower_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y25     PROCESSOR/stack_ram_high/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y24     PROCESSOR/stack_ram_low/RAMB_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y24      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.130ns (48.497%)  route 4.386ns (51.503%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.373     7.602 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.602    PROCESSOR/internal_reset_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.029    18.949    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 4.156ns (48.654%)  route 4.386ns (51.346%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.399     7.628 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.628    PROCESSOR/run_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.075    18.995    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 4.157ns (48.489%)  route 4.416ns (51.511%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     7.436    PROCESSOR/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.659 r  PROCESSOR/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.659    PROCESSOR/arith_carry_value
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 4.154ns (48.522%)  route 4.407ns (51.478%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.647    PROCESSOR/arith_logical_value_5
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 4.133ns (48.396%)  route 4.407ns (51.604%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.626 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.626    PROCESSOR/arith_logical_value_7
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.456ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 3.106ns (37.955%)  route 5.077ns (62.045%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[9]
                         net (fo=24, routed)          2.151     3.691    PROCESSOR/lower_reg_banks/ADDRB1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.843 r  PROCESSOR/lower_reg_banks/RAMB/O
                         net (fo=10, routed)          0.933     4.776    PROCESSOR/sx[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.348     5.124 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_bit_lut/O
                         net (fo=4, routed)           1.377     6.501    PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/I0
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.152     6.653 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/LUT5/O
                         net (fo=1, routed)           0.617     7.269    PROCESSOR/shift_rotate_value_0
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.504    18.509    PROCESSOR/CLK
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.084    18.989    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.263    18.726    PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                 11.456    

Slack (MET) :             11.495ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.059ns (47.945%)  route 4.407ns (52.055%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.552 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.552    PROCESSOR/arith_logical_value_6
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 11.495    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.043ns (47.846%)  route 4.407ns (52.154%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.536 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.536    PROCESSOR/arith_logical_value_4
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.288ns (39.558%)  route 5.024ns (60.442%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.341     6.444    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.776 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.622     7.398    PROCESSOR/spm_ram_data_6
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.043    18.944    PROCESSOR/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 3.288ns (40.090%)  route 4.914ns (59.910%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.360     6.463    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.795 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.493     7.288    PROCESSOR/spm_ram_data_7
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.040    18.947    PROCESSOR/data_path_loop[7].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 11.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.603%)  route 0.136ns (45.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.136    -0.327    PROCESSOR/stack_ram_high/DID1
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_high/WCLK
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.391    PROCESSOR/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.232    -0.232    PROGRAM_ROM/address[9]
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -0.823    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.084    -0.485    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.302    PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.923%)  route 0.140ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  PROCESSOR/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.324    PROCESSOR/stack_ram_low/DIC1
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.398    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.347ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.516ns  (logic 4.130ns (48.497%)  route 4.386ns (51.503%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT6 (Prop_lut6_I2_O)        0.373     7.602 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.602    PROCESSOR/internal_reset_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.029    18.949    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.949    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 11.347    

Slack (MET) :             11.367ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 4.156ns (48.654%)  route 4.386ns (51.346%))
  Logic Levels:           5  (CARRY4=2 LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[13]
                         net (fo=26, routed)          2.684     4.224    PROCESSOR/push_pop_lut/I1
    SLICE_X7Y25          LUT5 (Prop_lut5_I1_O)        0.150     4.374 f  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.876     5.249    PROCESSOR/pop_stack
    SLICE_X9Y24          LUT5 (Prop_lut5_I1_O)        0.332     5.581 r  PROCESSOR/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.581    PROCESSOR/half_pointer_value_1
    SLICE_X9Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.131 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     6.140    PROCESSOR/stack_pointer_carry_3
    SLICE_X9Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.411 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.818     7.229    PROCESSOR/reset_lut/I2
    SLICE_X9Y23          LUT5 (Prop_lut5_I2_O)        0.399     7.628 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.628    PROCESSOR/run_value
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X9Y23          FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.003    
                         clock uncertainty           -0.084    18.920    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.075    18.995    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         18.995    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 11.367    

Slack (MET) :             11.388ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.573ns  (logic 4.157ns (48.489%)  route 4.416ns (51.511%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.427 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.009     7.436    PROCESSOR/CI
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.659 r  PROCESSOR/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.659    PROCESSOR/arith_carry_value
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y25          FDRE                                         r  PROCESSOR/arith_carry_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y25          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                 11.388    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.561ns  (logic 4.154ns (48.522%)  route 4.407ns (51.478%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.647 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.647    PROCESSOR/arith_logical_value_5
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.421ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.540ns  (logic 4.133ns (48.396%)  route 4.407ns (51.604%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.626 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.626    PROCESSOR/arith_logical_value_7
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                 11.421    

Slack (MET) :             11.456ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 3.106ns (37.955%)  route 5.077ns (62.045%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 18.509 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[9]
                         net (fo=24, routed)          2.151     3.691    PROCESSOR/lower_reg_banks/ADDRB1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.843 r  PROCESSOR/lower_reg_banks/RAMB/O
                         net (fo=10, routed)          0.933     4.776    PROCESSOR/sx[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.348     5.124 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_bit_lut/O
                         net (fo=4, routed)           1.377     6.501    PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/I0
    SLICE_X3Y23          LUT5 (Prop_lut5_I0_O)        0.152     6.653 r  PROCESSOR/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut/LUT5/O
                         net (fo=1, routed)           0.617     7.269    PROCESSOR/shift_rotate_value_0
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.504    18.509    PROCESSOR/CLK
    SLICE_X3Y23          FDRE                                         r  PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop/C
                         clock pessimism              0.564    19.072    
                         clock uncertainty           -0.084    18.989    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.263    18.726    PROCESSOR/data_path_loop[0].low_hwbuild.shift_rotate_flop
  -------------------------------------------------------------------
                         required time                         18.726    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                 11.456    

Slack (MET) :             11.495ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 4.059ns (47.945%)  route 4.407ns (52.055%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.552 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.552    PROCESSOR/arith_logical_value_6
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[6].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[6].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 11.495    

Slack (MET) :             11.511ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[4].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.043ns (47.846%)  route 4.407ns (52.154%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 18.505 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.346     6.449    PROCESSOR/data_path_loop[0].arith_logical_lut/I0
    SLICE_X5Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.781 r  PROCESSOR/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000     6.781    PROCESSOR/half_arith_logical_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.313 r  PROCESSOR/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.313    PROCESSOR/carry_arith_logical_3
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.536 r  PROCESSOR/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.536    PROCESSOR/arith_logical_value_4
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.500    18.505    PROCESSOR/CLK
    SLICE_X5Y24          FDRE                                         r  PROCESSOR/data_path_loop[4].arith_logical_flop/C
                         clock pessimism              0.564    19.068    
                         clock uncertainty           -0.084    18.985    
    SLICE_X5Y24          FDRE (Setup_fdre_C_D)        0.062    19.047    PROCESSOR/data_path_loop[4].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         19.047    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 11.511    

Slack (MET) :             11.546ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 3.288ns (39.558%)  route 5.024ns (60.442%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.341     6.444    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.776 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.622     7.398    PROCESSOR/spm_ram_data_6
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.043    18.944    PROCESSOR/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                 11.546    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 3.288ns (40.090%)  route 4.914ns (59.910%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 18.507 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.598    -0.914    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.540 r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.905     3.445    PROCESSOR/lower_reg_banks/ADDRA1
    SLICE_X6Y23          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.591 r  PROCESSOR/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.156     4.747    PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y24          LUT5 (Prop_lut5_I0_O)        0.356     5.103 r  PROCESSOR/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=18, routed)          1.360     6.463    PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRD0
    SLICE_X2Y23          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.332     6.795 r  PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/O
                         net (fo=1, routed)           0.493     7.288    PROCESSOR/spm_ram_data_7
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         1.502    18.507    PROCESSOR/CLK
    SLICE_X5Y23          FDRE                                         r  PROCESSOR/data_path_loop[7].small_spm.spm_flop/C
                         clock pessimism              0.564    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X5Y23          FDRE (Setup_fdre_C_D)       -0.040    18.947    PROCESSOR/data_path_loop[7].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         18.947    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                 11.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[11].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMD_D1/I
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.603%)  route 0.136ns (45.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[11].pc_flop/Q
                         net (fo=3, routed)           0.136    -0.327    PROCESSOR/stack_ram_high/DID1
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_high/WCLK
    SLICE_X10Y25         RAMS32                                       r  PROCESSOR/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y25         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121    -0.391    PROCESSOR/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[9].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.459%)  route 0.232ns (58.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.554    -0.627    PROCESSOR/CLK
    SLICE_X8Y26          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  PROCESSOR/address_loop[9].pc_flop/Q
                         net (fo=3, routed)           0.232    -0.232    PROGRAM_ROM/address[9]
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.866    -0.823    PROGRAM_ROM/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                         clock pessimism              0.254    -0.569    
                         clock uncertainty            0.084    -0.485    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.302    PROGRAM_ROM/ram_2k_generate.akv7.kcpsm6_rom
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 PROCESSOR/address_loop[1].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.923%)  route 0.140ns (46.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[1].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  PROCESSOR/address_loop[1].pc_flop/Q
                         net (fo=3, routed)           0.140    -0.324    PROCESSOR/stack_ram_low/DIC1
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.398    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.124%)  route 0.360ns (71.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.553    -0.628    PROCESSOR/CLK
    SLICE_X9Y24          FDRE                                         r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  PROCESSOR/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.360    -0.127    PROCESSOR/stack_ram_low/ADDRD0
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=127, routed)         0.820    -0.870    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y24         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.274    -0.595    
                         clock uncertainty            0.084    -0.512    
    SLICE_X10Y24         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.202    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.075    





