{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx.v@100:110@HdlIdDef", "reg store_eth_src_mac_4;\nreg store_eth_src_mac_5;\nreg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx.v@98:108", "reg store_eth_src_mac_2;\nreg store_eth_src_mac_3;\nreg store_eth_src_mac_4;\nreg store_eth_src_mac_5;\nreg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@102:112", "reg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@95:105", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@95:105", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@93:103", "reg store_hdr_word_1;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@100:110", "reg store_eth_src_mac_4;\nreg store_eth_src_mac_5;\nreg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@93:103", "reg store_hdr_word_1;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@102:112", "reg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@97:107", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@97:107", "reg store_eth_src_mac_1;\nreg store_eth_src_mac_2;\nreg store_eth_src_mac_3;\nreg store_eth_src_mac_4;\nreg store_eth_src_mac_5;\nreg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@97:107", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"]], "Diff Content": {"Delete": [[105, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[105, "reg [7:0] frame_ptr_reg = 8'd0, frame_ptr_next;\n"]]}}