// This is a simple code snippet in VERILOG
module adder(
  a, b, cin, cout, sum
); // module definition
// ports declaration
input wire [7:0] a;
input wire [7:0] b;
input wire cin;
output wire cout, sum;
assign sum = a + b + cin; // adding a, b, cin and assigning to sum
assign cout = (a + b + cin > 8'hff) ? 1'b1 : 1'b0; // carry out condition
endmodule // end of module adder