Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct  6 18:26:53 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_CPY_control_sets_placed.rpt
| Design       : TOP_CPY
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           20 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------+------------------------+------------------+----------------+--------------+
|      Clock Signal      |                  Enable Signal                 |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------+------------------------+------------------+----------------+--------------+
|  inst/inst/clk_out1    | m_driver/vc_next                               | m_driver/vc[9]_i_1_n_0 |                2 |              3 |         1.50 |
|  nolabel_line166/clock |                                                | insta/AR[0]            |                1 |              3 |         3.00 |
|  inst/inst/clk_out1    | m_driver/vc_next                               |                        |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG   | insta/br_next                                  | insta/AR[0]            |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG   | insta/bg_next                                  | insta/AR[0]            |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG   | uart_basic_inst/uart_rx_blk/rx_data[7]_i_1_n_0 | insta/AR[0]            |               10 |             16 |         1.60 |
|  inst/inst/clk_out1    |                                                |                        |               12 |             23 |         1.92 |
|  CLK100MHZ_IBUF_BUFG   |                                                |                        |                8 |             26 |         3.25 |
|  CLK100MHZ_IBUF_BUFG   | insta/bb_next                                  | insta/AR[0]            |               13 |             26 |         2.00 |
|  CLK100MHZ_IBUF_BUFG   |                                                | insta/AR[0]            |               10 |             37 |         3.70 |
+------------------------+------------------------------------------------+------------------------+------------------+----------------+--------------+


