
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kill_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401718 <.init>:
  401718:	stp	x29, x30, [sp, #-16]!
  40171c:	mov	x29, sp
  401720:	bl	4025d0 <ferror@plt+0x9f0>
  401724:	ldp	x29, x30, [sp], #16
  401728:	ret

Disassembly of section .plt:

0000000000401730 <memcpy@plt-0x20>:
  401730:	stp	x16, x30, [sp, #-16]!
  401734:	adrp	x16, 416000 <ferror@plt+0x14420>
  401738:	ldr	x17, [x16, #4088]
  40173c:	add	x16, x16, #0xff8
  401740:	br	x17
  401744:	nop
  401748:	nop
  40174c:	nop

0000000000401750 <memcpy@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15420>
  401754:	ldr	x17, [x16]
  401758:	add	x16, x16, #0x0
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15420>
  401764:	ldr	x17, [x16, #8]
  401768:	add	x16, x16, #0x8
  40176c:	br	x17

0000000000401770 <strtoul@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15420>
  401774:	ldr	x17, [x16, #16]
  401778:	add	x16, x16, #0x10
  40177c:	br	x17

0000000000401780 <strlen@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15420>
  401784:	ldr	x17, [x16, #24]
  401788:	add	x16, x16, #0x18
  40178c:	br	x17

0000000000401790 <sigqueue@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15420>
  401794:	ldr	x17, [x16, #32]
  401798:	add	x16, x16, #0x20
  40179c:	br	x17

00000000004017a0 <fputs@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017a4:	ldr	x17, [x16, #40]
  4017a8:	add	x16, x16, #0x28
  4017ac:	br	x17

00000000004017b0 <exit@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017b4:	ldr	x17, [x16, #48]
  4017b8:	add	x16, x16, #0x30
  4017bc:	br	x17

00000000004017c0 <dup@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017c4:	ldr	x17, [x16, #56]
  4017c8:	add	x16, x16, #0x38
  4017cc:	br	x17

00000000004017d0 <__libc_current_sigrtmax@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017d4:	ldr	x17, [x16, #64]
  4017d8:	add	x16, x16, #0x40
  4017dc:	br	x17

00000000004017e0 <strtod@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017e4:	ldr	x17, [x16, #72]
  4017e8:	add	x16, x16, #0x48
  4017ec:	br	x17

00000000004017f0 <ttyname@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017f4:	ldr	x17, [x16, #80]
  4017f8:	add	x16, x16, #0x50
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15420>
  401804:	ldr	x17, [x16, #88]
  401808:	add	x16, x16, #0x58
  40180c:	br	x17

0000000000401810 <getuid@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15420>
  401814:	ldr	x17, [x16, #96]
  401818:	add	x16, x16, #0x60
  40181c:	br	x17

0000000000401820 <opendir@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15420>
  401824:	ldr	x17, [x16, #104]
  401828:	add	x16, x16, #0x68
  40182c:	br	x17

0000000000401830 <__cxa_atexit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15420>
  401834:	ldr	x17, [x16, #112]
  401838:	add	x16, x16, #0x70
  40183c:	br	x17

0000000000401840 <fputc@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15420>
  401844:	ldr	x17, [x16, #120]
  401848:	add	x16, x16, #0x78
  40184c:	br	x17

0000000000401850 <kill@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15420>
  401854:	ldr	x17, [x16, #128]
  401858:	add	x16, x16, #0x80
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15420>
  401864:	ldr	x17, [x16, #136]
  401868:	add	x16, x16, #0x88
  40186c:	br	x17

0000000000401870 <localeconv@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15420>
  401874:	ldr	x17, [x16, #144]
  401878:	add	x16, x16, #0x90
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15420>
  401884:	ldr	x17, [x16, #152]
  401888:	add	x16, x16, #0x98
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15420>
  401894:	ldr	x17, [x16, #160]
  401898:	add	x16, x16, #0xa0
  40189c:	br	x17

00000000004018a0 <malloc@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018a4:	ldr	x17, [x16, #168]
  4018a8:	add	x16, x16, #0xa8
  4018ac:	br	x17

00000000004018b0 <open@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018b4:	ldr	x17, [x16, #176]
  4018b8:	add	x16, x16, #0xb0
  4018bc:	br	x17

00000000004018c0 <__strtol_internal@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018c4:	ldr	x17, [x16, #184]
  4018c8:	add	x16, x16, #0xb8
  4018cc:	br	x17

00000000004018d0 <strncmp@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018d4:	ldr	x17, [x16, #192]
  4018d8:	add	x16, x16, #0xc0
  4018dc:	br	x17

00000000004018e0 <bindtextdomain@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018e4:	ldr	x17, [x16, #200]
  4018e8:	add	x16, x16, #0xc8
  4018ec:	br	x17

00000000004018f0 <__libc_current_sigrtmin@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018f4:	ldr	x17, [x16, #208]
  4018f8:	add	x16, x16, #0xd0
  4018fc:	br	x17

0000000000401900 <__libc_start_main@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15420>
  401904:	ldr	x17, [x16, #216]
  401908:	add	x16, x16, #0xd8
  40190c:	br	x17

0000000000401910 <fgetc@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15420>
  401914:	ldr	x17, [x16, #224]
  401918:	add	x16, x16, #0xe0
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15420>
  401924:	ldr	x17, [x16, #232]
  401928:	add	x16, x16, #0xe8
  40192c:	br	x17

0000000000401930 <fdopen@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15420>
  401934:	ldr	x17, [x16, #240]
  401938:	add	x16, x16, #0xf0
  40193c:	br	x17

0000000000401940 <__strtoul_internal@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15420>
  401944:	ldr	x17, [x16, #248]
  401948:	add	x16, x16, #0xf8
  40194c:	br	x17

0000000000401950 <calloc@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15420>
  401954:	ldr	x17, [x16, #256]
  401958:	add	x16, x16, #0x100
  40195c:	br	x17

0000000000401960 <strcasecmp@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15420>
  401964:	ldr	x17, [x16, #264]
  401968:	add	x16, x16, #0x108
  40196c:	br	x17

0000000000401970 <readdir@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15420>
  401974:	ldr	x17, [x16, #272]
  401978:	add	x16, x16, #0x110
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15420>
  401984:	ldr	x17, [x16, #280]
  401988:	add	x16, x16, #0x118
  40198c:	br	x17

0000000000401990 <closedir@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15420>
  401994:	ldr	x17, [x16, #288]
  401998:	add	x16, x16, #0x120
  40199c:	br	x17

00000000004019a0 <close@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019a4:	ldr	x17, [x16, #296]
  4019a8:	add	x16, x16, #0x128
  4019ac:	br	x17

00000000004019b0 <__gmon_start__@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019b4:	ldr	x17, [x16, #304]
  4019b8:	add	x16, x16, #0x130
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019c4:	ldr	x17, [x16, #312]
  4019c8:	add	x16, x16, #0x138
  4019cc:	br	x17

00000000004019d0 <puts@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019d4:	ldr	x17, [x16, #320]
  4019d8:	add	x16, x16, #0x140
  4019dc:	br	x17

00000000004019e0 <textdomain@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019e4:	ldr	x17, [x16, #328]
  4019e8:	add	x16, x16, #0x148
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019f4:	ldr	x17, [x16, #336]
  4019f8:	add	x16, x16, #0x150
  4019fc:	br	x17

0000000000401a00 <warn@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a04:	ldr	x17, [x16, #344]
  401a08:	add	x16, x16, #0x158
  401a0c:	br	x17

0000000000401a10 <__ctype_b_loc@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a14:	ldr	x17, [x16, #352]
  401a18:	add	x16, x16, #0x160
  401a1c:	br	x17

0000000000401a20 <strtol@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a24:	ldr	x17, [x16, #360]
  401a28:	add	x16, x16, #0x168
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a34:	ldr	x17, [x16, #368]
  401a38:	add	x16, x16, #0x170
  401a3c:	br	x17

0000000000401a40 <strncasecmp@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a44:	ldr	x17, [x16, #376]
  401a48:	add	x16, x16, #0x178
  401a4c:	br	x17

0000000000401a50 <nanosleep@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a54:	ldr	x17, [x16, #384]
  401a58:	add	x16, x16, #0x180
  401a5c:	br	x17

0000000000401a60 <vasprintf@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a64:	ldr	x17, [x16, #392]
  401a68:	add	x16, x16, #0x188
  401a6c:	br	x17

0000000000401a70 <strndup@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a74:	ldr	x17, [x16, #400]
  401a78:	add	x16, x16, #0x190
  401a7c:	br	x17

0000000000401a80 <strspn@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a84:	ldr	x17, [x16, #408]
  401a88:	add	x16, x16, #0x198
  401a8c:	br	x17

0000000000401a90 <strchr@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a94:	ldr	x17, [x16, #416]
  401a98:	add	x16, x16, #0x1a0
  401a9c:	br	x17

0000000000401aa0 <fwrite@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401aa4:	ldr	x17, [x16, #424]
  401aa8:	add	x16, x16, #0x1a8
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ab4:	ldr	x17, [x16, #432]
  401ab8:	add	x16, x16, #0x1b0
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ac4:	ldr	x17, [x16, #440]
  401ac8:	add	x16, x16, #0x1b8
  401acc:	br	x17

0000000000401ad0 <warnx@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ad4:	ldr	x17, [x16, #448]
  401ad8:	add	x16, x16, #0x1c0
  401adc:	br	x17

0000000000401ae0 <read@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ae4:	ldr	x17, [x16, #456]
  401ae8:	add	x16, x16, #0x1c8
  401aec:	br	x17

0000000000401af0 <isatty@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401af4:	ldr	x17, [x16, #464]
  401af8:	add	x16, x16, #0x1d0
  401afc:	br	x17

0000000000401b00 <dcgettext@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b04:	ldr	x17, [x16, #472]
  401b08:	add	x16, x16, #0x1d8
  401b0c:	br	x17

0000000000401b10 <__isoc99_sscanf@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b14:	ldr	x17, [x16, #480]
  401b18:	add	x16, x16, #0x1e0
  401b1c:	br	x17

0000000000401b20 <errx@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b24:	ldr	x17, [x16, #488]
  401b28:	add	x16, x16, #0x1e8
  401b2c:	br	x17

0000000000401b30 <strcspn@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b34:	ldr	x17, [x16, #496]
  401b38:	add	x16, x16, #0x1f0
  401b3c:	br	x17

0000000000401b40 <openat@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b44:	ldr	x17, [x16, #504]
  401b48:	add	x16, x16, #0x1f8
  401b4c:	br	x17

0000000000401b50 <printf@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b54:	ldr	x17, [x16, #512]
  401b58:	add	x16, x16, #0x200
  401b5c:	br	x17

0000000000401b60 <__errno_location@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b64:	ldr	x17, [x16, #520]
  401b68:	add	x16, x16, #0x208
  401b6c:	br	x17

0000000000401b70 <getenv@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b74:	ldr	x17, [x16, #528]
  401b78:	add	x16, x16, #0x210
  401b7c:	br	x17

0000000000401b80 <fprintf@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b84:	ldr	x17, [x16, #536]
  401b88:	add	x16, x16, #0x218
  401b8c:	br	x17

0000000000401b90 <fgets@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b94:	ldr	x17, [x16, #544]
  401b98:	add	x16, x16, #0x220
  401b9c:	br	x17

0000000000401ba0 <err@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ba4:	ldr	x17, [x16, #552]
  401ba8:	add	x16, x16, #0x228
  401bac:	br	x17

0000000000401bb0 <ioctl@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bb4:	ldr	x17, [x16, #560]
  401bb8:	add	x16, x16, #0x230
  401bbc:	br	x17

0000000000401bc0 <setlocale@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bc4:	ldr	x17, [x16, #568]
  401bc8:	add	x16, x16, #0x238
  401bcc:	br	x17

0000000000401bd0 <__fxstatat@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bd4:	ldr	x17, [x16, #576]
  401bd8:	add	x16, x16, #0x240
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401be4:	ldr	x17, [x16, #584]
  401be8:	add	x16, x16, #0x248
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	stp	x29, x30, [sp, #-128]!
  401bf4:	mov	w2, #0xf                   	// #15
  401bf8:	mov	x29, sp
  401bfc:	stp	xzr, xzr, [sp, #96]
  401c00:	stp	x19, x20, [sp, #16]
  401c04:	adrp	x19, 405000 <ferror@plt+0x3420>
  401c08:	add	x19, x19, #0x298
  401c0c:	stp	x21, x22, [sp, #32]
  401c10:	mov	w21, w0
  401c14:	mov	x22, x1
  401c18:	mov	w0, #0x6                   	// #6
  401c1c:	adrp	x1, 405000 <ferror@plt+0x3420>
  401c20:	add	x1, x1, #0x318
  401c24:	stp	x23, x24, [sp, #48]
  401c28:	sub	w21, w21, #0x1
  401c2c:	stp	x25, x26, [sp, #64]
  401c30:	add	x22, x22, #0x8
  401c34:	str	w2, [sp, #108]
  401c38:	stp	xzr, xzr, [sp, #112]
  401c3c:	bl	401bc0 <setlocale@plt>
  401c40:	adrp	x1, 405000 <ferror@plt+0x3420>
  401c44:	add	x1, x1, #0x280
  401c48:	mov	x0, x19
  401c4c:	bl	4018e0 <bindtextdomain@plt>
  401c50:	mov	x0, x19
  401c54:	bl	4019e0 <textdomain@plt>
  401c58:	adrp	x0, 402000 <ferror@plt+0x420>
  401c5c:	add	x0, x0, #0xa60
  401c60:	bl	4051a0 <ferror@plt+0x35c0>
  401c64:	cmp	w21, #0x0
  401c68:	b.le	401e98 <ferror@plt+0x2b8>
  401c6c:	adrp	x24, 405000 <ferror@plt+0x3420>
  401c70:	adrp	x23, 405000 <ferror@plt+0x3420>
  401c74:	add	x24, x24, #0x2a8
  401c78:	add	x23, x23, #0x308
  401c7c:	adrp	x25, 405000 <ferror@plt+0x3420>
  401c80:	b	401cb0 <ferror@plt+0xd0>
  401c84:	ldrb	w0, [x19, #1]
  401c88:	cmp	w0, #0x61
  401c8c:	b.ne	401d6c <ferror@plt+0x18c>  // b.any
  401c90:	ldrb	w0, [x19, #2]
  401c94:	cbnz	w0, 401d6c <ferror@plt+0x18c>
  401c98:	ldrb	w0, [sp, #120]
  401c9c:	orr	w0, w0, #0x1
  401ca0:	strb	w0, [sp, #120]
  401ca4:	add	x22, x22, #0x8
  401ca8:	subs	w21, w21, #0x1
  401cac:	b.eq	401e98 <ferror@plt+0x2b8>  // b.none
  401cb0:	ldr	x19, [x22]
  401cb4:	ldrsb	w0, [x19]
  401cb8:	cmp	w0, #0x2d
  401cbc:	b.ne	401ea0 <ferror@plt+0x2c0>  // b.any
  401cc0:	ldrb	w20, [x19]
  401cc4:	cmp	w20, #0x2d
  401cc8:	b.ne	401d18 <ferror@plt+0x138>  // b.any
  401ccc:	ldrb	w0, [x19, #1]
  401cd0:	cmp	w0, #0x2d
  401cd4:	b.ne	401ce0 <ferror@plt+0x100>  // b.any
  401cd8:	ldrb	w0, [x19, #2]
  401cdc:	cbz	w0, 4020ac <ferror@plt+0x4cc>
  401ce0:	cmp	w20, #0x2d
  401ce4:	b.ne	401d18 <ferror@plt+0x138>  // b.any
  401ce8:	ldrb	w0, [x19, #1]
  401cec:	cmp	w0, #0x76
  401cf0:	b.ne	401cfc <ferror@plt+0x11c>  // b.any
  401cf4:	ldrb	w0, [x19, #2]
  401cf8:	cbz	w0, 4021fc <ferror@plt+0x61c>
  401cfc:	cmp	w20, #0x2d
  401d00:	b.ne	401d18 <ferror@plt+0x138>  // b.any
  401d04:	ldrb	w0, [x19, #1]
  401d08:	cmp	w0, #0x56
  401d0c:	b.ne	401d18 <ferror@plt+0x138>  // b.any
  401d10:	ldrb	w0, [x19, #2]
  401d14:	cbz	w0, 4021fc <ferror@plt+0x61c>
  401d18:	mov	x1, x24
  401d1c:	mov	x0, x19
  401d20:	bl	4019f0 <strcmp@plt>
  401d24:	cbz	w0, 4021fc <ferror@plt+0x61c>
  401d28:	cmp	w20, #0x2d
  401d2c:	b.ne	401d44 <ferror@plt+0x164>  // b.any
  401d30:	ldrb	w0, [x19, #1]
  401d34:	cmp	w0, #0x68
  401d38:	b.ne	401d44 <ferror@plt+0x164>  // b.any
  401d3c:	ldrb	w0, [x19, #2]
  401d40:	cbz	w0, 40227c <ferror@plt+0x69c>
  401d44:	mov	x1, x23
  401d48:	mov	x0, x19
  401d4c:	bl	4019f0 <strcmp@plt>
  401d50:	cbz	w0, 40227c <ferror@plt+0x69c>
  401d54:	add	x1, x25, #0x630
  401d58:	mov	x0, x19
  401d5c:	bl	4019f0 <strcmp@plt>
  401d60:	cbz	w0, 401e80 <ferror@plt+0x2a0>
  401d64:	cmp	w20, #0x2d
  401d68:	b.eq	401c84 <ferror@plt+0xa4>  // b.none
  401d6c:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d70:	mov	x0, x19
  401d74:	add	x1, x1, #0x640
  401d78:	bl	4019f0 <strcmp@plt>
  401d7c:	cbz	w0, 401c98 <ferror@plt+0xb8>
  401d80:	cmp	w20, #0x2d
  401d84:	b.ne	401d9c <ferror@plt+0x1bc>  // b.any
  401d88:	ldrb	w0, [x19, #1]
  401d8c:	cmp	w0, #0x6c
  401d90:	b.ne	401d9c <ferror@plt+0x1bc>  // b.any
  401d94:	ldrb	w0, [x19, #2]
  401d98:	cbz	w0, 402184 <ferror@plt+0x5a4>
  401d9c:	adrp	x1, 405000 <ferror@plt+0x3420>
  401da0:	mov	x0, x19
  401da4:	add	x1, x1, #0x648
  401da8:	bl	4019f0 <strcmp@plt>
  401dac:	cbz	w0, 402184 <ferror@plt+0x5a4>
  401db0:	adrp	x1, 405000 <ferror@plt+0x3420>
  401db4:	mov	x0, x19
  401db8:	add	x1, x1, #0x680
  401dbc:	mov	x2, #0x7                   	// #7
  401dc0:	bl	4018d0 <strncmp@plt>
  401dc4:	cbz	w0, 4021b8 <ferror@plt+0x5d8>
  401dc8:	cmp	w20, #0x2d
  401dcc:	b.ne	401e08 <ferror@plt+0x228>  // b.any
  401dd0:	ldrb	w0, [x19, #1]
  401dd4:	cmp	w0, #0x6c
  401dd8:	b.ne	401de8 <ferror@plt+0x208>  // b.any
  401ddc:	ldrb	w0, [x19, #2]
  401de0:	cmp	w0, #0x3d
  401de4:	b.eq	4021b8 <ferror@plt+0x5d8>  // b.none
  401de8:	cmp	w20, #0x2d
  401dec:	b.ne	401e08 <ferror@plt+0x228>  // b.any
  401df0:	ldrb	w0, [x19, #1]
  401df4:	cmp	w0, #0x4c
  401df8:	b.ne	401e08 <ferror@plt+0x228>  // b.any
  401dfc:	ldrb	w0, [x19, #2]
  401e00:	cbz	w0, 4021cc <ferror@plt+0x5ec>
  401e04:	nop
  401e08:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e0c:	mov	x0, x19
  401e10:	add	x1, x1, #0x688
  401e14:	bl	4019f0 <strcmp@plt>
  401e18:	cbz	w0, 4021cc <ferror@plt+0x5ec>
  401e1c:	cmp	w20, #0x2d
  401e20:	b.ne	401f98 <ferror@plt+0x3b8>  // b.any
  401e24:	ldrb	w0, [x19, #1]
  401e28:	cmp	w0, #0x70
  401e2c:	b.ne	401f98 <ferror@plt+0x3b8>  // b.any
  401e30:	ldrb	w0, [x19, #2]
  401e34:	cbnz	w0, 401f98 <ferror@plt+0x3b8>
  401e38:	ldrb	w0, [sp, #120]
  401e3c:	orr	w0, w0, #0x4
  401e40:	strb	w0, [sp, #120]
  401e44:	and	w1, w0, #0xff
  401e48:	tbnz	w0, #1, 402454 <ferror@plt+0x874>
  401e4c:	tbz	w1, #3, 401ca4 <ferror@plt+0xc4>
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e58:	mov	x0, #0x0                   	// #0
  401e5c:	add	x1, x1, #0x698
  401e60:	bl	401b00 <dcgettext@plt>
  401e64:	mov	x1, x0
  401e68:	adrp	x3, 405000 <ferror@plt+0x3420>
  401e6c:	adrp	x2, 405000 <ferror@plt+0x3420>
  401e70:	add	x3, x3, #0x6d0
  401e74:	add	x2, x2, #0x690
  401e78:	mov	w0, #0x1                   	// #1
  401e7c:	bl	401b20 <errx@plt>
  401e80:	ldrb	w0, [sp, #120]
  401e84:	add	x22, x22, #0x8
  401e88:	subs	w21, w21, #0x1
  401e8c:	orr	w0, w0, #0x10
  401e90:	strb	w0, [sp, #120]
  401e94:	b.ne	401cb0 <ferror@plt+0xd0>  // b.any
  401e98:	ldr	x19, [x22]
  401e9c:	cbz	x19, 4024f4 <ferror@plt+0x914>
  401ea0:	adrp	x25, 405000 <ferror@plt+0x3420>
  401ea4:	add	x23, sp, #0x68
  401ea8:	add	x25, x25, #0x780
  401eac:	str	x19, [sp, #96]
  401eb0:	bl	401b60 <__errno_location@plt>
  401eb4:	mov	x24, x0
  401eb8:	mov	w20, #0x0                   	// #0
  401ebc:	mov	w21, #0x0                   	// #0
  401ec0:	str	wzr, [x24]
  401ec4:	add	x1, sp, #0x58
  401ec8:	mov	x0, x19
  401ecc:	mov	w2, #0xa                   	// #10
  401ed0:	str	xzr, [sp, #88]
  401ed4:	bl	401a20 <strtol@plt>
  401ed8:	ldr	w1, [x24]
  401edc:	str	w0, [sp, #104]
  401ee0:	cbnz	w1, 401f00 <ferror@plt+0x320>
  401ee4:	ldr	x0, [sp, #88]
  401ee8:	cbz	x0, 401f00 <ferror@plt+0x320>
  401eec:	ldrsb	w1, [x0]
  401ef0:	cbnz	w1, 401f00 <ferror@plt+0x320>
  401ef4:	ldr	x1, [sp, #96]
  401ef8:	cmp	x0, x1
  401efc:	b.hi	402094 <ferror@plt+0x4b4>  // b.pmore
  401f00:	bl	404e50 <ferror@plt+0x3270>
  401f04:	mov	x19, x0
  401f08:	cbz	x0, 401f5c <ferror@plt+0x37c>
  401f0c:	ldrb	w0, [sp, #120]
  401f10:	tbz	w0, #0, 40203c <ferror@plt+0x45c>
  401f14:	ldr	x1, [sp, #96]
  401f18:	mov	x0, x19
  401f1c:	mov	w26, #0x0                   	// #0
  401f20:	bl	404ee0 <ferror@plt+0x3300>
  401f24:	b	401f40 <ferror@plt+0x360>
  401f28:	add	x0, sp, #0x60
  401f2c:	bl	402880 <ferror@plt+0xca0>
  401f30:	cmp	w0, #0x0
  401f34:	add	w20, w20, #0x1
  401f38:	cinc	w21, w21, ne  // ne = any
  401f3c:	mov	w26, #0x1                   	// #1
  401f40:	mov	x1, x23
  401f44:	mov	x0, x19
  401f48:	bl	404f18 <ferror@plt+0x3338>
  401f4c:	cbz	w0, 401f28 <ferror@plt+0x348>
  401f50:	mov	x0, x19
  401f54:	bl	404eb0 <ferror@plt+0x32d0>
  401f58:	cbz	w26, 402050 <ferror@plt+0x470>
  401f5c:	ldr	x19, [x22, #8]!
  401f60:	str	x19, [sp, #96]
  401f64:	cbnz	x19, 401ec0 <ferror@plt+0x2e0>
  401f68:	cmp	w20, #0x0
  401f6c:	ccmp	w21, #0x0, #0x0, ne  // ne = any
  401f70:	b.eq	40208c <ferror@plt+0x4ac>  // b.none
  401f74:	cmp	w21, w20
  401f78:	mov	w0, #0x40                  	// #64
  401f7c:	csinc	w0, w0, wzr, ne  // ne = any
  401f80:	ldp	x19, x20, [sp, #16]
  401f84:	ldp	x21, x22, [sp, #32]
  401f88:	ldp	x23, x24, [sp, #48]
  401f8c:	ldp	x25, x26, [sp, #64]
  401f90:	ldp	x29, x30, [sp], #128
  401f94:	ret
  401f98:	adrp	x26, 405000 <ferror@plt+0x3420>
  401f9c:	add	x26, x26, #0x690
  401fa0:	mov	x1, x26
  401fa4:	mov	x0, x19
  401fa8:	bl	4019f0 <strcmp@plt>
  401fac:	cbz	w0, 401e38 <ferror@plt+0x258>
  401fb0:	cmp	w20, #0x2d
  401fb4:	b.eq	402074 <ferror@plt+0x494>  // b.none
  401fb8:	adrp	x20, 405000 <ferror@plt+0x3420>
  401fbc:	add	x20, x20, #0x6c0
  401fc0:	mov	x1, x20
  401fc4:	mov	x0, x19
  401fc8:	bl	4019f0 <strcmp@plt>
  401fcc:	cbnz	w0, 4020b4 <ferror@plt+0x4d4>
  401fd0:	cmp	w21, #0x1
  401fd4:	b.eq	402484 <ferror@plt+0x8a4>  // b.none
  401fd8:	ldrb	w0, [sp, #120]
  401fdc:	orr	w0, w0, #0x2
  401fe0:	strb	w0, [sp, #120]
  401fe4:	tbnz	w0, #2, 4024c8 <ferror@plt+0x8e8>
  401fe8:	ldr	x19, [x22, #8]
  401fec:	mov	w1, #0x0                   	// #0
  401ff0:	sub	w21, w21, #0x1
  401ff4:	add	x22, x22, #0x8
  401ff8:	mov	x0, x19
  401ffc:	bl	4029c0 <ferror@plt+0xde0>
  402000:	str	w0, [sp, #108]
  402004:	tbz	w0, #31, 401ca4 <ferror@plt+0xc4>
  402008:	mov	w2, #0x5                   	// #5
  40200c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402010:	mov	x0, #0x0                   	// #0
  402014:	add	x1, x1, #0x6f0
  402018:	bl	401b00 <dcgettext@plt>
  40201c:	mov	x1, x19
  402020:	bl	401ad0 <warnx@plt>
  402024:	adrp	x0, 417000 <ferror@plt+0x15420>
  402028:	mov	w1, #0x1                   	// #1
  40202c:	ldr	x0, [x0, #616]
  402030:	bl	402700 <ferror@plt+0xb20>
  402034:	mov	w0, #0x1                   	// #1
  402038:	bl	4017b0 <exit@plt>
  40203c:	bl	401810 <getuid@plt>
  402040:	mov	w1, w0
  402044:	mov	x0, x19
  402048:	bl	404f00 <ferror@plt+0x3320>
  40204c:	b	401f14 <ferror@plt+0x334>
  402050:	mov	x1, x25
  402054:	mov	w2, #0x5                   	// #5
  402058:	mov	x0, #0x0                   	// #0
  40205c:	bl	401b00 <dcgettext@plt>
  402060:	ldr	x1, [sp, #96]
  402064:	add	w21, w21, #0x1
  402068:	add	w20, w20, #0x1
  40206c:	bl	401ad0 <warnx@plt>
  402070:	b	401f5c <ferror@plt+0x37c>
  402074:	ldrb	w0, [x19, #1]
  402078:	cmp	w0, #0x73
  40207c:	b.ne	401fb8 <ferror@plt+0x3d8>  // b.any
  402080:	ldrb	w0, [x19, #2]
  402084:	cbz	w0, 401fd0 <ferror@plt+0x3f0>
  402088:	b	401fb8 <ferror@plt+0x3d8>
  40208c:	mov	w0, #0x0                   	// #0
  402090:	b	401f80 <ferror@plt+0x3a0>
  402094:	add	x0, sp, #0x60
  402098:	bl	402880 <ferror@plt+0xca0>
  40209c:	cmp	w0, #0x0
  4020a0:	add	w20, w20, #0x1
  4020a4:	cinc	w21, w21, ne  // ne = any
  4020a8:	b	401f5c <ferror@plt+0x37c>
  4020ac:	add	x22, x22, #0x8
  4020b0:	b	401e98 <ferror@plt+0x2b8>
  4020b4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020b8:	mov	x0, x19
  4020bc:	add	x1, x1, #0x718
  4020c0:	bl	4019f0 <strcmp@plt>
  4020c4:	cbz	w0, 402134 <ferror@plt+0x554>
  4020c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020cc:	mov	x0, x19
  4020d0:	add	x1, x1, #0x6d0
  4020d4:	bl	4019f0 <strcmp@plt>
  4020d8:	cbz	w0, 402134 <ferror@plt+0x554>
  4020dc:	ldrb	w0, [sp, #120]
  4020e0:	tbnz	w0, #1, 401ea0 <ferror@plt+0x2c0>
  4020e4:	add	x19, x19, #0x1
  4020e8:	mov	w1, #0x0                   	// #0
  4020ec:	mov	x0, x19
  4020f0:	bl	4029c0 <ferror@plt+0xde0>
  4020f4:	str	w0, [sp, #108]
  4020f8:	tbnz	w0, #31, 402570 <ferror@plt+0x990>
  4020fc:	ldrb	w0, [sp, #120]
  402100:	orr	w0, w0, #0x2
  402104:	strb	w0, [sp, #120]
  402108:	tbz	w0, #2, 401ca4 <ferror@plt+0xc4>
  40210c:	mov	w2, #0x5                   	// #5
  402110:	adrp	x1, 405000 <ferror@plt+0x3420>
  402114:	mov	x0, #0x0                   	// #0
  402118:	add	x1, x1, #0x698
  40211c:	bl	401b00 <dcgettext@plt>
  402120:	mov	x1, x0
  402124:	mov	x3, x20
  402128:	mov	x2, x26
  40212c:	mov	w0, #0x1                   	// #1
  402130:	bl	401b20 <errx@plt>
  402134:	cmp	w21, #0x1
  402138:	b.eq	402540 <ferror@plt+0x960>  // b.none
  40213c:	ldrb	w0, [sp, #120]
  402140:	tbnz	w0, #2, 402514 <ferror@plt+0x934>
  402144:	ldr	x19, [x22, #8]
  402148:	mov	w2, #0x5                   	// #5
  40214c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402150:	mov	x0, #0x0                   	// #0
  402154:	add	x1, x1, #0x748
  402158:	bl	401b00 <dcgettext@plt>
  40215c:	mov	x1, x0
  402160:	mov	x0, x19
  402164:	bl	403560 <ferror@plt+0x1980>
  402168:	sub	w21, w21, #0x1
  40216c:	ldrb	w1, [sp, #120]
  402170:	add	x22, x22, #0x8
  402174:	str	w0, [sp, #112]
  402178:	orr	w1, w1, #0x8
  40217c:	strb	w1, [sp, #120]
  402180:	b	401ca4 <ferror@plt+0xc4>
  402184:	cmp	w21, #0x1
  402188:	b.eq	4021e4 <ferror@plt+0x604>  // b.none
  40218c:	cmp	w21, #0x2
  402190:	b.ne	402550 <ferror@plt+0x970>  // b.any
  402194:	ldr	x19, [x22, #8]
  402198:	mov	x0, x19
  40219c:	mov	w1, #0x1                   	// #1
  4021a0:	bl	4029c0 <ferror@plt+0xde0>
  4021a4:	str	w0, [sp, #108]
  4021a8:	tbnz	w0, #31, 4024a4 <ferror@plt+0x8c4>
  4021ac:	bl	402950 <ferror@plt+0xd70>
  4021b0:	mov	w0, #0x0                   	// #0
  4021b4:	bl	4017b0 <exit@plt>
  4021b8:	mov	x0, x19
  4021bc:	mov	w1, #0x3d                  	// #61
  4021c0:	bl	401a90 <strchr@plt>
  4021c4:	add	x19, x0, #0x1
  4021c8:	b	402198 <ferror@plt+0x5b8>
  4021cc:	adrp	x0, 417000 <ferror@plt+0x15420>
  4021d0:	mov	w1, #0x1                   	// #1
  4021d4:	ldr	x0, [x0, #624]
  4021d8:	bl	402700 <ferror@plt+0xb20>
  4021dc:	mov	w0, #0x0                   	// #0
  4021e0:	bl	4017b0 <exit@plt>
  4021e4:	adrp	x0, 417000 <ferror@plt+0x15420>
  4021e8:	mov	w1, #0x0                   	// #0
  4021ec:	ldr	x0, [x0, #624]
  4021f0:	bl	402700 <ferror@plt+0xb20>
  4021f4:	mov	w0, #0x0                   	// #0
  4021f8:	bl	4017b0 <exit@plt>
  4021fc:	mov	w2, #0x5                   	// #5
  402200:	adrp	x1, 405000 <ferror@plt+0x3420>
  402204:	mov	x0, #0x0                   	// #0
  402208:	add	x1, x1, #0x2b8
  40220c:	bl	401b00 <dcgettext@plt>
  402210:	adrp	x19, 417000 <ferror@plt+0x15420>
  402214:	adrp	x1, 417000 <ferror@plt+0x15420>
  402218:	adrp	x2, 405000 <ferror@plt+0x3420>
  40221c:	add	x2, x2, #0x2c8
  402220:	ldr	x1, [x1, #632]
  402224:	bl	401b50 <printf@plt>
  402228:	mov	w2, #0x5                   	// #5
  40222c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402230:	mov	x0, #0x0                   	// #0
  402234:	add	x1, x1, #0x2e0
  402238:	bl	401b00 <dcgettext@plt>
  40223c:	ldr	x1, [x19, #624]
  402240:	bl	4017a0 <fputs@plt>
  402244:	ldr	x3, [x19, #624]
  402248:	mov	x2, #0x8                   	// #8
  40224c:	mov	x1, #0x1                   	// #1
  402250:	adrp	x0, 405000 <ferror@plt+0x3420>
  402254:	add	x0, x0, #0x2f0
  402258:	bl	401aa0 <fwrite@plt>
  40225c:	ldr	x3, [x19, #624]
  402260:	mov	x2, #0x2                   	// #2
  402264:	mov	x1, #0x1                   	// #1
  402268:	adrp	x0, 405000 <ferror@plt+0x3420>
  40226c:	add	x0, x0, #0x300
  402270:	bl	401aa0 <fwrite@plt>
  402274:	mov	w0, #0x0                   	// #0
  402278:	bl	4017b0 <exit@plt>
  40227c:	adrp	x3, 417000 <ferror@plt+0x15420>
  402280:	mov	w2, #0x5                   	// #5
  402284:	adrp	x1, 405000 <ferror@plt+0x3420>
  402288:	mov	x0, #0x0                   	// #0
  40228c:	ldr	x19, [x3, #624]
  402290:	add	x1, x1, #0x310
  402294:	bl	401b00 <dcgettext@plt>
  402298:	mov	x1, x19
  40229c:	bl	4017a0 <fputs@plt>
  4022a0:	mov	w2, #0x5                   	// #5
  4022a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4022a8:	mov	x0, #0x0                   	// #0
  4022ac:	add	x1, x1, #0x320
  4022b0:	bl	401b00 <dcgettext@plt>
  4022b4:	mov	x1, x0
  4022b8:	adrp	x2, 417000 <ferror@plt+0x15420>
  4022bc:	mov	x0, x19
  4022c0:	ldr	x2, [x2, #632]
  4022c4:	bl	401b80 <fprintf@plt>
  4022c8:	mov	x1, x19
  4022cc:	mov	w0, #0xa                   	// #10
  4022d0:	bl	401840 <fputc@plt>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	add	x1, x1, #0x340
  4022e4:	bl	401b00 <dcgettext@plt>
  4022e8:	mov	x1, x19
  4022ec:	bl	4017a0 <fputs@plt>
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4022f8:	mov	x0, #0x0                   	// #0
  4022fc:	add	x1, x1, #0x360
  402300:	bl	401b00 <dcgettext@plt>
  402304:	mov	x1, x19
  402308:	bl	4017a0 <fputs@plt>
  40230c:	mov	w2, #0x5                   	// #5
  402310:	adrp	x1, 405000 <ferror@plt+0x3420>
  402314:	mov	x0, #0x0                   	// #0
  402318:	add	x1, x1, #0x370
  40231c:	bl	401b00 <dcgettext@plt>
  402320:	mov	x1, x19
  402324:	bl	4017a0 <fputs@plt>
  402328:	mov	w2, #0x5                   	// #5
  40232c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402330:	mov	x0, #0x0                   	// #0
  402334:	add	x1, x1, #0x408
  402338:	bl	401b00 <dcgettext@plt>
  40233c:	mov	x1, x19
  402340:	bl	4017a0 <fputs@plt>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 405000 <ferror@plt+0x3420>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0x448
  402354:	bl	401b00 <dcgettext@plt>
  402358:	mov	x1, x19
  40235c:	bl	4017a0 <fputs@plt>
  402360:	mov	w2, #0x5                   	// #5
  402364:	adrp	x1, 405000 <ferror@plt+0x3420>
  402368:	mov	x0, #0x0                   	// #0
  40236c:	add	x1, x1, #0x498
  402370:	bl	401b00 <dcgettext@plt>
  402374:	mov	x1, x19
  402378:	bl	4017a0 <fputs@plt>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	adrp	x1, 405000 <ferror@plt+0x3420>
  402384:	mov	x0, #0x0                   	// #0
  402388:	add	x1, x1, #0x4d8
  40238c:	bl	401b00 <dcgettext@plt>
  402390:	mov	x1, x19
  402394:	bl	4017a0 <fputs@plt>
  402398:	mov	w2, #0x5                   	// #5
  40239c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	add	x1, x1, #0x530
  4023a8:	bl	401b00 <dcgettext@plt>
  4023ac:	mov	x1, x19
  4023b0:	bl	4017a0 <fputs@plt>
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	add	x1, x1, #0x568
  4023c4:	bl	401b00 <dcgettext@plt>
  4023c8:	mov	x1, x19
  4023cc:	bl	4017a0 <fputs@plt>
  4023d0:	mov	x1, x19
  4023d4:	mov	w0, #0xa                   	// #10
  4023d8:	bl	401840 <fputc@plt>
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023e4:	mov	x0, #0x0                   	// #0
  4023e8:	add	x1, x1, #0x5a8
  4023ec:	bl	401b00 <dcgettext@plt>
  4023f0:	mov	x19, x0
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023fc:	mov	x0, #0x0                   	// #0
  402400:	add	x1, x1, #0x5c0
  402404:	bl	401b00 <dcgettext@plt>
  402408:	mov	x4, x0
  40240c:	adrp	x3, 405000 <ferror@plt+0x3420>
  402410:	add	x3, x3, #0x5d0
  402414:	mov	x2, x19
  402418:	adrp	x1, 405000 <ferror@plt+0x3420>
  40241c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402420:	add	x1, x1, #0x5e0
  402424:	add	x0, x0, #0x5f0
  402428:	bl	401b50 <printf@plt>
  40242c:	mov	w2, #0x5                   	// #5
  402430:	adrp	x1, 405000 <ferror@plt+0x3420>
  402434:	mov	x0, #0x0                   	// #0
  402438:	add	x1, x1, #0x608
  40243c:	bl	401b00 <dcgettext@plt>
  402440:	adrp	x1, 405000 <ferror@plt+0x3420>
  402444:	add	x1, x1, #0x628
  402448:	bl	401b50 <printf@plt>
  40244c:	mov	w0, #0x0                   	// #0
  402450:	bl	4017b0 <exit@plt>
  402454:	mov	w2, #0x5                   	// #5
  402458:	adrp	x1, 405000 <ferror@plt+0x3420>
  40245c:	mov	x0, #0x0                   	// #0
  402460:	add	x1, x1, #0x698
  402464:	bl	401b00 <dcgettext@plt>
  402468:	mov	x1, x0
  40246c:	adrp	x3, 405000 <ferror@plt+0x3420>
  402470:	adrp	x2, 405000 <ferror@plt+0x3420>
  402474:	add	x3, x3, #0x6c0
  402478:	add	x2, x2, #0x690
  40247c:	mov	w0, #0x1                   	// #1
  402480:	bl	401b20 <errx@plt>
  402484:	mov	w2, #0x5                   	// #5
  402488:	adrp	x1, 405000 <ferror@plt+0x3420>
  40248c:	mov	x0, #0x0                   	// #0
  402490:	add	x1, x1, #0x6d8
  402494:	bl	401b00 <dcgettext@plt>
  402498:	mov	x1, x0
  40249c:	mov	w0, w21
  4024a0:	bl	401b20 <errx@plt>
  4024a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024a8:	add	x1, x1, #0x668
  4024ac:	mov	w2, #0x5                   	// #5
  4024b0:	mov	x0, #0x0                   	// #0
  4024b4:	bl	401b00 <dcgettext@plt>
  4024b8:	mov	x2, x19
  4024bc:	mov	x1, x0
  4024c0:	mov	w0, #0x1                   	// #1
  4024c4:	bl	401b20 <errx@plt>
  4024c8:	mov	w2, #0x5                   	// #5
  4024cc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024d0:	mov	x0, #0x0                   	// #0
  4024d4:	add	x1, x1, #0x698
  4024d8:	bl	401b00 <dcgettext@plt>
  4024dc:	mov	x1, x0
  4024e0:	adrp	x3, 405000 <ferror@plt+0x3420>
  4024e4:	mov	x2, x26
  4024e8:	add	x3, x3, #0x6c0
  4024ec:	mov	w0, #0x1                   	// #1
  4024f0:	bl	401b20 <errx@plt>
  4024f4:	mov	w2, #0x5                   	// #5
  4024f8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024fc:	mov	x0, #0x0                   	// #0
  402500:	add	x1, x1, #0x6d8
  402504:	bl	401b00 <dcgettext@plt>
  402508:	mov	x1, x0
  40250c:	mov	w0, #0x1                   	// #1
  402510:	bl	401b20 <errx@plt>
  402514:	mov	w2, #0x5                   	// #5
  402518:	adrp	x1, 405000 <ferror@plt+0x3420>
  40251c:	mov	x0, #0x0                   	// #0
  402520:	add	x1, x1, #0x698
  402524:	bl	401b00 <dcgettext@plt>
  402528:	mov	x1, x0
  40252c:	adrp	x3, 405000 <ferror@plt+0x3420>
  402530:	mov	x2, x26
  402534:	add	x3, x3, #0x6d0
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	401b20 <errx@plt>
  402540:	adrp	x1, 405000 <ferror@plt+0x3420>
  402544:	mov	w2, #0x5                   	// #5
  402548:	add	x1, x1, #0x720
  40254c:	b	4024b0 <ferror@plt+0x8d0>
  402550:	mov	w2, #0x5                   	// #5
  402554:	adrp	x1, 405000 <ferror@plt+0x3420>
  402558:	mov	x0, #0x0                   	// #0
  40255c:	add	x1, x1, #0x650
  402560:	bl	401b00 <dcgettext@plt>
  402564:	mov	x1, x0
  402568:	mov	w0, #0x1                   	// #1
  40256c:	bl	401b20 <errx@plt>
  402570:	adrp	x1, 405000 <ferror@plt+0x3420>
  402574:	mov	w2, #0x5                   	// #5
  402578:	add	x1, x1, #0x758
  40257c:	b	4024b0 <ferror@plt+0x8d0>
  402580:	mov	x29, #0x0                   	// #0
  402584:	mov	x30, #0x0                   	// #0
  402588:	mov	x5, x0
  40258c:	ldr	x1, [sp]
  402590:	add	x2, sp, #0x8
  402594:	mov	x6, sp
  402598:	movz	x0, #0x0, lsl #48
  40259c:	movk	x0, #0x0, lsl #32
  4025a0:	movk	x0, #0x40, lsl #16
  4025a4:	movk	x0, #0x1bf0
  4025a8:	movz	x3, #0x0, lsl #48
  4025ac:	movk	x3, #0x0, lsl #32
  4025b0:	movk	x3, #0x40, lsl #16
  4025b4:	movk	x3, #0x5118
  4025b8:	movz	x4, #0x0, lsl #48
  4025bc:	movk	x4, #0x0, lsl #32
  4025c0:	movk	x4, #0x40, lsl #16
  4025c4:	movk	x4, #0x5198
  4025c8:	bl	401900 <__libc_start_main@plt>
  4025cc:	bl	4019c0 <abort@plt>
  4025d0:	adrp	x0, 416000 <ferror@plt+0x14420>
  4025d4:	ldr	x0, [x0, #4064]
  4025d8:	cbz	x0, 4025e0 <ferror@plt+0xa00>
  4025dc:	b	4019b0 <__gmon_start__@plt>
  4025e0:	ret
  4025e4:	nop
  4025e8:	adrp	x0, 417000 <ferror@plt+0x15420>
  4025ec:	add	x0, x0, #0x268
  4025f0:	adrp	x1, 417000 <ferror@plt+0x15420>
  4025f4:	add	x1, x1, #0x268
  4025f8:	cmp	x1, x0
  4025fc:	b.eq	402614 <ferror@plt+0xa34>  // b.none
  402600:	adrp	x1, 405000 <ferror@plt+0x3420>
  402604:	ldr	x1, [x1, #456]
  402608:	cbz	x1, 402614 <ferror@plt+0xa34>
  40260c:	mov	x16, x1
  402610:	br	x16
  402614:	ret
  402618:	adrp	x0, 417000 <ferror@plt+0x15420>
  40261c:	add	x0, x0, #0x268
  402620:	adrp	x1, 417000 <ferror@plt+0x15420>
  402624:	add	x1, x1, #0x268
  402628:	sub	x1, x1, x0
  40262c:	lsr	x2, x1, #63
  402630:	add	x1, x2, x1, asr #3
  402634:	cmp	xzr, x1, asr #1
  402638:	asr	x1, x1, #1
  40263c:	b.eq	402654 <ferror@plt+0xa74>  // b.none
  402640:	adrp	x2, 405000 <ferror@plt+0x3420>
  402644:	ldr	x2, [x2, #464]
  402648:	cbz	x2, 402654 <ferror@plt+0xa74>
  40264c:	mov	x16, x2
  402650:	br	x16
  402654:	ret
  402658:	stp	x29, x30, [sp, #-32]!
  40265c:	mov	x29, sp
  402660:	str	x19, [sp, #16]
  402664:	adrp	x19, 417000 <ferror@plt+0x15420>
  402668:	ldrb	w0, [x19, #640]
  40266c:	cbnz	w0, 40267c <ferror@plt+0xa9c>
  402670:	bl	4025e8 <ferror@plt+0xa08>
  402674:	mov	w0, #0x1                   	// #1
  402678:	strb	w0, [x19, #640]
  40267c:	ldr	x19, [sp, #16]
  402680:	ldp	x29, x30, [sp], #32
  402684:	ret
  402688:	b	402618 <ferror@plt+0xa38>
  40268c:	nop
  402690:	stp	x29, x30, [sp, #-48]!
  402694:	mov	x29, sp
  402698:	ldr	x5, [x2]
  40269c:	stp	x19, x20, [sp, #16]
  4026a0:	mov	x19, x2
  4026a4:	stp	x21, x22, [sp, #32]
  4026a8:	add	x5, x5, #0xb
  4026ac:	mov	x20, x0
  4026b0:	mov	w21, w3
  4026b4:	mov	x22, x4
  4026b8:	cmp	x5, x1
  4026bc:	b.hi	4026e8 <ferror@plt+0xb08>  // b.pmore
  4026c0:	mov	x3, x22
  4026c4:	mov	w2, w21
  4026c8:	ldp	x21, x22, [sp, #32]
  4026cc:	str	x5, [x19]
  4026d0:	mov	x0, x20
  4026d4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026d8:	ldp	x19, x20, [sp, #16]
  4026dc:	add	x1, x1, #0x1d8
  4026e0:	ldp	x29, x30, [sp], #48
  4026e4:	b	401b80 <fprintf@plt>
  4026e8:	mov	x1, x0
  4026ec:	mov	w0, #0xa                   	// #10
  4026f0:	bl	401840 <fputc@plt>
  4026f4:	mov	x5, #0xb                   	// #11
  4026f8:	b	4026c0 <ferror@plt+0xae0>
  4026fc:	nop
  402700:	stp	x29, x30, [sp, #-96]!
  402704:	mov	x29, sp
  402708:	stp	x19, x20, [sp, #16]
  40270c:	mov	x20, x0
  402710:	stp	x21, x22, [sp, #32]
  402714:	str	x23, [sp, #48]
  402718:	str	wzr, [sp, #76]
  40271c:	stp	xzr, xzr, [sp, #80]
  402720:	cbnz	w1, 4027e4 <ferror@plt+0xc04>
  402724:	add	x23, sp, #0x58
  402728:	mov	x22, #0x0                   	// #0
  40272c:	b	402748 <ferror@plt+0xb68>
  402730:	cbnz	x1, 402794 <ferror@plt+0xbb4>
  402734:	add	x22, x22, #0x1
  402738:	mov	x1, x20
  40273c:	mov	x0, x21
  402740:	str	x2, [sp, #80]
  402744:	bl	4017a0 <fputs@plt>
  402748:	mov	x1, x23
  40274c:	mov	x0, x22
  402750:	mov	x2, #0x0                   	// #0
  402754:	bl	404ab0 <ferror@plt+0x2ed0>
  402758:	cbnz	w0, 4027ac <ferror@plt+0xbcc>
  40275c:	ldr	x21, [sp, #88]
  402760:	mov	x0, x21
  402764:	bl	401780 <strlen@plt>
  402768:	ldr	x1, [sp, #80]
  40276c:	add	x19, x0, #0x1
  402770:	add	x2, x1, x19
  402774:	cmp	x2, #0x48
  402778:	b.ls	402730 <ferror@plt+0xb50>  // b.plast
  40277c:	mov	x1, x20
  402780:	mov	w0, #0xa                   	// #10
  402784:	bl	401840 <fputc@plt>
  402788:	mov	x2, x19
  40278c:	ldr	x21, [sp, #88]
  402790:	b	402734 <ferror@plt+0xb54>
  402794:	mov	x1, x20
  402798:	mov	w0, #0x20                  	// #32
  40279c:	bl	401840 <fputc@plt>
  4027a0:	ldp	x2, x21, [sp, #80]
  4027a4:	add	x2, x19, x2
  4027a8:	b	402734 <ferror@plt+0xb54>
  4027ac:	mov	x3, x20
  4027b0:	mov	x2, #0x1a                  	// #26
  4027b4:	mov	x1, #0x1                   	// #1
  4027b8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4027bc:	add	x0, x0, #0x1e8
  4027c0:	bl	401aa0 <fwrite@plt>
  4027c4:	mov	x1, x20
  4027c8:	mov	w0, #0xa                   	// #10
  4027cc:	bl	401840 <fputc@plt>
  4027d0:	ldp	x19, x20, [sp, #16]
  4027d4:	ldp	x21, x22, [sp, #32]
  4027d8:	ldr	x23, [sp, #48]
  4027dc:	ldp	x29, x30, [sp], #96
  4027e0:	ret
  4027e4:	mov	w0, #0x49                  	// #73
  4027e8:	bl	404720 <ferror@plt+0x2b40>
  4027ec:	sub	w21, w0, #0x1
  4027f0:	add	x23, sp, #0x58
  4027f4:	mov	x19, #0x0                   	// #0
  4027f8:	sxtw	x21, w21
  4027fc:	b	402818 <ferror@plt+0xc38>
  402800:	ldr	w3, [sp, #76]
  402804:	add	x2, sp, #0x50
  402808:	ldr	x4, [sp, #88]
  40280c:	mov	x1, x21
  402810:	mov	x0, x20
  402814:	bl	402690 <ferror@plt+0xab0>
  402818:	mov	x0, x19
  40281c:	add	x2, sp, #0x4c
  402820:	mov	x1, x23
  402824:	add	x19, x19, #0x1
  402828:	bl	404ab0 <ferror@plt+0x2ed0>
  40282c:	cbz	w0, 402800 <ferror@plt+0xc20>
  402830:	bl	4018f0 <__libc_current_sigrtmin@plt>
  402834:	mov	w3, w0
  402838:	add	x2, sp, #0x50
  40283c:	mov	x1, x21
  402840:	mov	x0, x20
  402844:	adrp	x4, 405000 <ferror@plt+0x3420>
  402848:	add	x4, x4, #0x208
  40284c:	bl	402690 <ferror@plt+0xab0>
  402850:	bl	4017d0 <__libc_current_sigrtmax@plt>
  402854:	mov	w3, w0
  402858:	add	x2, sp, #0x50
  40285c:	adrp	x4, 405000 <ferror@plt+0x3420>
  402860:	add	x4, x4, #0x210
  402864:	mov	x1, x21
  402868:	mov	x0, x20
  40286c:	bl	402690 <ferror@plt+0xab0>
  402870:	mov	x1, x20
  402874:	mov	w0, #0xa                   	// #10
  402878:	bl	401840 <fputc@plt>
  40287c:	b	4027d0 <ferror@plt+0xbf0>
  402880:	stp	x29, x30, [sp, #-32]!
  402884:	mov	x29, sp
  402888:	ldrb	w2, [x0, #24]
  40288c:	stp	x19, x20, [sp, #16]
  402890:	mov	x19, x0
  402894:	tbnz	w2, #4, 402900 <ferror@plt+0xd20>
  402898:	ldr	w0, [x19, #8]
  40289c:	tbnz	w2, #2, 402928 <ferror@plt+0xd48>
  4028a0:	ldr	w1, [x19, #12]
  4028a4:	tbz	w2, #3, 4028c8 <ferror@plt+0xce8>
  4028a8:	ldr	x2, [x19, #16]
  4028ac:	bl	401790 <sigqueue@plt>
  4028b0:	mov	w20, w0
  4028b4:	tbnz	w20, #31, 4028d4 <ferror@plt+0xcf4>
  4028b8:	mov	w0, w20
  4028bc:	ldp	x19, x20, [sp, #16]
  4028c0:	ldp	x29, x30, [sp], #32
  4028c4:	ret
  4028c8:	bl	401850 <kill@plt>
  4028cc:	mov	w20, w0
  4028d0:	tbz	w20, #31, 4028b8 <ferror@plt+0xcd8>
  4028d4:	mov	w2, #0x5                   	// #5
  4028d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4028dc:	mov	x0, #0x0                   	// #0
  4028e0:	add	x1, x1, #0x240
  4028e4:	bl	401b00 <dcgettext@plt>
  4028e8:	ldr	x1, [x19]
  4028ec:	bl	401a00 <warn@plt>
  4028f0:	mov	w0, w20
  4028f4:	ldp	x19, x20, [sp, #16]
  4028f8:	ldp	x29, x30, [sp], #32
  4028fc:	ret
  402900:	mov	w2, #0x5                   	// #5
  402904:	adrp	x1, 405000 <ferror@plt+0x3420>
  402908:	mov	x0, #0x0                   	// #0
  40290c:	add	x1, x1, #0x218
  402910:	bl	401b00 <dcgettext@plt>
  402914:	ldp	w2, w1, [x19, #8]
  402918:	bl	401b50 <printf@plt>
  40291c:	ldrb	w2, [x19, #24]
  402920:	ldr	w0, [x19, #8]
  402924:	tbz	w2, #2, 4028a0 <ferror@plt+0xcc0>
  402928:	sxtw	x1, w0
  40292c:	mov	w20, #0x0                   	// #0
  402930:	adrp	x0, 405000 <ferror@plt+0x3420>
  402934:	add	x0, x0, #0x238
  402938:	bl	401b50 <printf@plt>
  40293c:	mov	w0, w20
  402940:	ldp	x19, x20, [sp, #16]
  402944:	ldp	x29, x30, [sp], #32
  402948:	ret
  40294c:	nop
  402950:	stp	x29, x30, [sp, #-32]!
  402954:	mov	x29, sp
  402958:	str	x19, [sp, #16]
  40295c:	mov	w19, w0
  402960:	bl	404a60 <ferror@plt+0x2e80>
  402964:	cbz	x0, 402974 <ferror@plt+0xd94>
  402968:	ldr	x19, [sp, #16]
  40296c:	ldp	x29, x30, [sp], #32
  402970:	b	4019d0 <puts@plt>
  402974:	bl	4018f0 <__libc_current_sigrtmin@plt>
  402978:	cmp	w0, w19
  40297c:	b.gt	40298c <ferror@plt+0xdac>
  402980:	bl	4017d0 <__libc_current_sigrtmax@plt>
  402984:	cmp	w0, w19
  402988:	b.ge	4029a4 <ferror@plt+0xdc4>  // b.tcont
  40298c:	mov	w1, w19
  402990:	adrp	x0, 405000 <ferror@plt+0x3420>
  402994:	ldr	x19, [sp, #16]
  402998:	add	x0, x0, #0x268
  40299c:	ldp	x29, x30, [sp], #32
  4029a0:	b	401b50 <printf@plt>
  4029a4:	bl	4018f0 <__libc_current_sigrtmin@plt>
  4029a8:	sub	w1, w19, w0
  4029ac:	ldr	x19, [sp, #16]
  4029b0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4029b4:	ldp	x29, x30, [sp], #32
  4029b8:	add	x0, x0, #0x260
  4029bc:	b	401b50 <printf@plt>
  4029c0:	stp	x29, x30, [sp, #-48]!
  4029c4:	mov	x29, sp
  4029c8:	stp	x19, x20, [sp, #16]
  4029cc:	mov	x19, x0
  4029d0:	mov	w20, w1
  4029d4:	bl	401a10 <__ctype_b_loc@plt>
  4029d8:	ldrsb	x1, [x19]
  4029dc:	ldr	x0, [x0]
  4029e0:	ldrh	w0, [x0, x1, lsl #1]
  4029e4:	tbz	w0, #11, 402a38 <ferror@plt+0xe58>
  4029e8:	add	x1, sp, #0x28
  4029ec:	mov	w2, #0xa                   	// #10
  4029f0:	mov	x0, x19
  4029f4:	bl	401a20 <strtol@plt>
  4029f8:	cmp	w0, #0x40
  4029fc:	mov	x1, x0
  402a00:	cset	w2, gt
  402a04:	tst	w20, w2
  402a08:	b.eq	402a4c <ferror@plt+0xe6c>  // b.none
  402a0c:	ldr	x2, [sp, #40]
  402a10:	mov	w0, #0xffffffff            	// #-1
  402a14:	ldrsb	w2, [x2]
  402a18:	tbz	w1, #7, 402a40 <ferror@plt+0xe60>
  402a1c:	sub	w0, w1, #0x80
  402a20:	cbnz	w2, 402a58 <ferror@plt+0xe78>
  402a24:	cmp	w0, #0x41
  402a28:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  402a2c:	ldp	x19, x20, [sp, #16]
  402a30:	ldp	x29, x30, [sp], #48
  402a34:	ret
  402a38:	mov	x0, x19
  402a3c:	bl	4048d0 <ferror@plt+0x2cf0>
  402a40:	ldp	x19, x20, [sp, #16]
  402a44:	ldp	x29, x30, [sp], #48
  402a48:	ret
  402a4c:	ldr	x1, [sp, #40]
  402a50:	ldrsb	w2, [x1]
  402a54:	b	402a20 <ferror@plt+0xe40>
  402a58:	mov	w0, #0xffffffff            	// #-1
  402a5c:	b	402a40 <ferror@plt+0xe60>
  402a60:	stp	x29, x30, [sp, #-32]!
  402a64:	adrp	x0, 417000 <ferror@plt+0x15420>
  402a68:	mov	x29, sp
  402a6c:	stp	x19, x20, [sp, #16]
  402a70:	ldr	x20, [x0, #624]
  402a74:	bl	401b60 <__errno_location@plt>
  402a78:	mov	x19, x0
  402a7c:	mov	x0, x20
  402a80:	str	wzr, [x19]
  402a84:	bl	401be0 <ferror@plt>
  402a88:	cbz	w0, 402b28 <ferror@plt+0xf48>
  402a8c:	ldr	w0, [x19]
  402a90:	cmp	w0, #0x9
  402a94:	b.ne	402ad8 <ferror@plt+0xef8>  // b.any
  402a98:	adrp	x0, 417000 <ferror@plt+0x15420>
  402a9c:	ldr	x20, [x0, #616]
  402aa0:	str	wzr, [x19]
  402aa4:	mov	x0, x20
  402aa8:	bl	401be0 <ferror@plt>
  402aac:	cbnz	w0, 402ac0 <ferror@plt+0xee0>
  402ab0:	mov	x0, x20
  402ab4:	bl	401ab0 <fflush@plt>
  402ab8:	cbz	w0, 402b08 <ferror@plt+0xf28>
  402abc:	nop
  402ac0:	ldr	w0, [x19]
  402ac4:	cmp	w0, #0x9
  402ac8:	b.ne	402b00 <ferror@plt+0xf20>  // b.any
  402acc:	ldp	x19, x20, [sp, #16]
  402ad0:	ldp	x29, x30, [sp], #32
  402ad4:	ret
  402ad8:	cmp	w0, #0x20
  402adc:	b.eq	402a98 <ferror@plt+0xeb8>  // b.none
  402ae0:	adrp	x1, 405000 <ferror@plt+0x3420>
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	add	x1, x1, #0x270
  402aec:	cbz	w0, 402b54 <ferror@plt+0xf74>
  402af0:	mov	x0, #0x0                   	// #0
  402af4:	bl	401b00 <dcgettext@plt>
  402af8:	bl	401a00 <warn@plt>
  402afc:	nop
  402b00:	mov	w0, #0x1                   	// #1
  402b04:	bl	401760 <_exit@plt>
  402b08:	mov	x0, x20
  402b0c:	bl	401880 <fileno@plt>
  402b10:	tbnz	w0, #31, 402ac0 <ferror@plt+0xee0>
  402b14:	bl	4017c0 <dup@plt>
  402b18:	tbnz	w0, #31, 402ac0 <ferror@plt+0xee0>
  402b1c:	bl	4019a0 <close@plt>
  402b20:	cbz	w0, 402acc <ferror@plt+0xeec>
  402b24:	b	402ac0 <ferror@plt+0xee0>
  402b28:	mov	x0, x20
  402b2c:	bl	401ab0 <fflush@plt>
  402b30:	cbnz	w0, 402a8c <ferror@plt+0xeac>
  402b34:	mov	x0, x20
  402b38:	bl	401880 <fileno@plt>
  402b3c:	tbnz	w0, #31, 402a8c <ferror@plt+0xeac>
  402b40:	bl	4017c0 <dup@plt>
  402b44:	tbnz	w0, #31, 402a8c <ferror@plt+0xeac>
  402b48:	bl	4019a0 <close@plt>
  402b4c:	cbz	w0, 402a98 <ferror@plt+0xeb8>
  402b50:	b	402a8c <ferror@plt+0xeac>
  402b54:	mov	x0, #0x0                   	// #0
  402b58:	bl	401b00 <dcgettext@plt>
  402b5c:	bl	401ad0 <warnx@plt>
  402b60:	b	402b00 <ferror@plt+0xf20>
  402b64:	nop
  402b68:	str	xzr, [x1]
  402b6c:	mov	x2, x0
  402b70:	cbz	x0, 402be8 <ferror@plt+0x1008>
  402b74:	ldrsb	w3, [x0]
  402b78:	cmp	w3, #0x2f
  402b7c:	b.ne	402bd4 <ferror@plt+0xff4>  // b.any
  402b80:	ldrsb	w3, [x2, #1]
  402b84:	mov	x0, x2
  402b88:	add	x2, x2, #0x1
  402b8c:	cmp	w3, #0x2f
  402b90:	b.eq	402b80 <ferror@plt+0xfa0>  // b.none
  402b94:	mov	x3, #0x1                   	// #1
  402b98:	str	x3, [x1]
  402b9c:	ldrsb	w3, [x0, #1]
  402ba0:	cmp	w3, #0x2f
  402ba4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402ba8:	b.eq	402bd0 <ferror@plt+0xff0>  // b.none
  402bac:	sub	x2, x2, #0x1
  402bb0:	mov	x3, #0x2                   	// #2
  402bb4:	nop
  402bb8:	str	x3, [x1]
  402bbc:	ldrsb	w4, [x2, x3]
  402bc0:	add	x3, x3, #0x1
  402bc4:	cmp	w4, #0x2f
  402bc8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  402bcc:	b.ne	402bb8 <ferror@plt+0xfd8>  // b.any
  402bd0:	ret
  402bd4:	mov	x0, #0x0                   	// #0
  402bd8:	cbz	w3, 402bd0 <ferror@plt+0xff0>
  402bdc:	mov	x0, x2
  402be0:	add	x2, x2, #0x1
  402be4:	b	402b94 <ferror@plt+0xfb4>
  402be8:	mov	x0, #0x0                   	// #0
  402bec:	ret
  402bf0:	stp	x29, x30, [sp, #-48]!
  402bf4:	mov	x29, sp
  402bf8:	stp	x19, x20, [sp, #16]
  402bfc:	mov	x20, x0
  402c00:	mov	w19, #0x0                   	// #0
  402c04:	str	x21, [sp, #32]
  402c08:	mov	x21, x1
  402c0c:	ldrsb	w1, [x0]
  402c10:	mov	x0, #0x0                   	// #0
  402c14:	cbz	w1, 402c3c <ferror@plt+0x105c>
  402c18:	cmp	w1, #0x5c
  402c1c:	b.eq	402c4c <ferror@plt+0x106c>  // b.none
  402c20:	mov	x0, x21
  402c24:	bl	401a90 <strchr@plt>
  402c28:	cbnz	x0, 402c78 <ferror@plt+0x1098>
  402c2c:	add	w19, w19, #0x1
  402c30:	sxtw	x0, w19
  402c34:	ldrsb	w1, [x20, w19, sxtw]
  402c38:	cbnz	w1, 402c18 <ferror@plt+0x1038>
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldr	x21, [sp, #32]
  402c44:	ldp	x29, x30, [sp], #48
  402c48:	ret
  402c4c:	add	w0, w19, #0x1
  402c50:	ldrsb	w0, [x20, w0, sxtw]
  402c54:	cbz	w0, 402c78 <ferror@plt+0x1098>
  402c58:	add	w19, w19, #0x2
  402c5c:	sxtw	x0, w19
  402c60:	ldrsb	w1, [x20, w19, sxtw]
  402c64:	cbnz	w1, 402c18 <ferror@plt+0x1038>
  402c68:	ldp	x19, x20, [sp, #16]
  402c6c:	ldr	x21, [sp, #32]
  402c70:	ldp	x29, x30, [sp], #48
  402c74:	ret
  402c78:	sxtw	x0, w19
  402c7c:	ldp	x19, x20, [sp, #16]
  402c80:	ldr	x21, [sp, #32]
  402c84:	ldp	x29, x30, [sp], #48
  402c88:	ret
  402c8c:	nop
  402c90:	stp	x29, x30, [sp, #-80]!
  402c94:	mov	x29, sp
  402c98:	stp	x19, x20, [sp, #16]
  402c9c:	mov	x19, x0
  402ca0:	stp	x21, x22, [sp, #32]
  402ca4:	mov	x22, x1
  402ca8:	mov	w21, w2
  402cac:	str	x23, [sp, #48]
  402cb0:	adrp	x23, 417000 <ferror@plt+0x15420>
  402cb4:	str	xzr, [sp, #72]
  402cb8:	bl	401b60 <__errno_location@plt>
  402cbc:	str	wzr, [x0]
  402cc0:	cbz	x19, 402cd4 <ferror@plt+0x10f4>
  402cc4:	mov	x20, x0
  402cc8:	ldrsb	w0, [x19]
  402ccc:	adrp	x23, 417000 <ferror@plt+0x15420>
  402cd0:	cbnz	w0, 402cec <ferror@plt+0x110c>
  402cd4:	ldr	w0, [x23, #608]
  402cd8:	adrp	x1, 405000 <ferror@plt+0x3420>
  402cdc:	mov	x3, x19
  402ce0:	mov	x2, x22
  402ce4:	add	x1, x1, #0x7a0
  402ce8:	bl	401b20 <errx@plt>
  402cec:	add	x1, sp, #0x48
  402cf0:	mov	w2, w21
  402cf4:	mov	x0, x19
  402cf8:	mov	w3, #0x0                   	// #0
  402cfc:	bl	401940 <__strtoul_internal@plt>
  402d00:	ldr	w1, [x20]
  402d04:	cbnz	w1, 402d34 <ferror@plt+0x1154>
  402d08:	ldr	x1, [sp, #72]
  402d0c:	cmp	x1, x19
  402d10:	b.eq	402cd4 <ferror@plt+0x10f4>  // b.none
  402d14:	cbz	x1, 402d20 <ferror@plt+0x1140>
  402d18:	ldrsb	w1, [x1]
  402d1c:	cbnz	w1, 402cd4 <ferror@plt+0x10f4>
  402d20:	ldp	x19, x20, [sp, #16]
  402d24:	ldp	x21, x22, [sp, #32]
  402d28:	ldr	x23, [sp, #48]
  402d2c:	ldp	x29, x30, [sp], #80
  402d30:	ret
  402d34:	ldr	w0, [x23, #608]
  402d38:	cmp	w1, #0x22
  402d3c:	b.ne	402cd4 <ferror@plt+0x10f4>  // b.any
  402d40:	adrp	x1, 405000 <ferror@plt+0x3420>
  402d44:	mov	x3, x19
  402d48:	mov	x2, x22
  402d4c:	add	x1, x1, #0x7a0
  402d50:	bl	401ba0 <err@plt>
  402d54:	nop
  402d58:	stp	x29, x30, [sp, #-32]!
  402d5c:	mov	x29, sp
  402d60:	stp	x19, x20, [sp, #16]
  402d64:	mov	x19, x1
  402d68:	mov	x20, x0
  402d6c:	bl	401b60 <__errno_location@plt>
  402d70:	mov	x4, x0
  402d74:	adrp	x0, 417000 <ferror@plt+0x15420>
  402d78:	mov	w5, #0x22                  	// #34
  402d7c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402d80:	mov	x3, x20
  402d84:	ldr	w0, [x0, #608]
  402d88:	mov	x2, x19
  402d8c:	str	w5, [x4]
  402d90:	add	x1, x1, #0x7a0
  402d94:	bl	401ba0 <err@plt>
  402d98:	stp	x29, x30, [sp, #-32]!
  402d9c:	mov	x29, sp
  402da0:	stp	x19, x20, [sp, #16]
  402da4:	mov	x20, x1
  402da8:	mov	x19, x0
  402dac:	bl	402c90 <ferror@plt+0x10b0>
  402db0:	mov	x1, #0xffffffff            	// #4294967295
  402db4:	cmp	x0, x1
  402db8:	b.hi	402dc8 <ferror@plt+0x11e8>  // b.pmore
  402dbc:	ldp	x19, x20, [sp, #16]
  402dc0:	ldp	x29, x30, [sp], #32
  402dc4:	ret
  402dc8:	mov	x1, x20
  402dcc:	mov	x0, x19
  402dd0:	bl	402d58 <ferror@plt+0x1178>
  402dd4:	nop
  402dd8:	adrp	x1, 417000 <ferror@plt+0x15420>
  402ddc:	str	w0, [x1, #608]
  402de0:	ret
  402de4:	nop
  402de8:	stp	x29, x30, [sp, #-128]!
  402dec:	mov	x29, sp
  402df0:	stp	x19, x20, [sp, #16]
  402df4:	mov	x20, x0
  402df8:	stp	x21, x22, [sp, #32]
  402dfc:	mov	x22, x1
  402e00:	stp	x23, x24, [sp, #48]
  402e04:	mov	x23, x2
  402e08:	str	xzr, [x1]
  402e0c:	bl	401b60 <__errno_location@plt>
  402e10:	mov	x21, x0
  402e14:	cbz	x20, 4030a8 <ferror@plt+0x14c8>
  402e18:	ldrsb	w19, [x20]
  402e1c:	cbz	w19, 4030a8 <ferror@plt+0x14c8>
  402e20:	bl	401a10 <__ctype_b_loc@plt>
  402e24:	mov	x24, x0
  402e28:	mov	x2, x20
  402e2c:	ldr	x0, [x0]
  402e30:	b	402e38 <ferror@plt+0x1258>
  402e34:	ldrsb	w19, [x2, #1]!
  402e38:	ubfiz	x1, x19, #1, #8
  402e3c:	ldrh	w1, [x0, x1]
  402e40:	tbnz	w1, #13, 402e34 <ferror@plt+0x1254>
  402e44:	cmp	w19, #0x2d
  402e48:	b.eq	4030a8 <ferror@plt+0x14c8>  // b.none
  402e4c:	stp	x25, x26, [sp, #64]
  402e50:	mov	x0, x20
  402e54:	mov	w3, #0x0                   	// #0
  402e58:	stp	x27, x28, [sp, #80]
  402e5c:	add	x27, sp, #0x78
  402e60:	mov	x1, x27
  402e64:	str	wzr, [x21]
  402e68:	mov	w2, #0x0                   	// #0
  402e6c:	str	xzr, [sp, #120]
  402e70:	bl	401940 <__strtoul_internal@plt>
  402e74:	mov	x25, x0
  402e78:	ldr	x28, [sp, #120]
  402e7c:	ldr	w0, [x21]
  402e80:	cmp	x28, x20
  402e84:	b.eq	403098 <ferror@plt+0x14b8>  // b.none
  402e88:	cbnz	w0, 4030c8 <ferror@plt+0x14e8>
  402e8c:	cbz	x28, 40313c <ferror@plt+0x155c>
  402e90:	ldrsb	w0, [x28]
  402e94:	mov	w20, #0x0                   	// #0
  402e98:	mov	x26, #0x0                   	// #0
  402e9c:	cbz	w0, 40313c <ferror@plt+0x155c>
  402ea0:	ldrsb	w0, [x28, #1]
  402ea4:	cmp	w0, #0x69
  402ea8:	b.eq	402f54 <ferror@plt+0x1374>  // b.none
  402eac:	and	w1, w0, #0xffffffdf
  402eb0:	cmp	w1, #0x42
  402eb4:	b.ne	40312c <ferror@plt+0x154c>  // b.any
  402eb8:	ldrsb	w0, [x28, #2]
  402ebc:	cbz	w0, 403174 <ferror@plt+0x1594>
  402ec0:	bl	401870 <localeconv@plt>
  402ec4:	cbz	x0, 4030a0 <ferror@plt+0x14c0>
  402ec8:	ldr	x1, [x0]
  402ecc:	cbz	x1, 4030a0 <ferror@plt+0x14c0>
  402ed0:	mov	x0, x1
  402ed4:	str	x1, [sp, #104]
  402ed8:	bl	401780 <strlen@plt>
  402edc:	mov	x19, x0
  402ee0:	cbnz	x26, 4030a0 <ferror@plt+0x14c0>
  402ee4:	ldrsb	w0, [x28]
  402ee8:	cbz	w0, 4030a0 <ferror@plt+0x14c0>
  402eec:	ldr	x1, [sp, #104]
  402ef0:	mov	x2, x19
  402ef4:	mov	x0, x1
  402ef8:	mov	x1, x28
  402efc:	bl	4018d0 <strncmp@plt>
  402f00:	cbnz	w0, 4030a0 <ferror@plt+0x14c0>
  402f04:	ldrsb	w4, [x28, x19]
  402f08:	add	x1, x28, x19
  402f0c:	cmp	w4, #0x30
  402f10:	b.ne	403150 <ferror@plt+0x1570>  // b.any
  402f14:	add	w0, w20, #0x1
  402f18:	mov	x19, x1
  402f1c:	nop
  402f20:	sub	w3, w19, w1
  402f24:	ldrsb	w4, [x19, #1]!
  402f28:	add	w20, w3, w0
  402f2c:	cmp	w4, #0x30
  402f30:	b.eq	402f20 <ferror@plt+0x1340>  // b.none
  402f34:	ldr	x0, [x24]
  402f38:	ldrh	w0, [x0, w4, sxtw #1]
  402f3c:	tbnz	w0, #11, 4030dc <ferror@plt+0x14fc>
  402f40:	mov	x28, x19
  402f44:	str	x19, [sp, #120]
  402f48:	ldrsb	w0, [x28, #1]
  402f4c:	cmp	w0, #0x69
  402f50:	b.ne	402eac <ferror@plt+0x12cc>  // b.any
  402f54:	ldrsb	w0, [x28, #2]
  402f58:	and	w0, w0, #0xffffffdf
  402f5c:	cmp	w0, #0x42
  402f60:	b.ne	402ec0 <ferror@plt+0x12e0>  // b.any
  402f64:	ldrsb	w0, [x28, #3]
  402f68:	cbnz	w0, 402ec0 <ferror@plt+0x12e0>
  402f6c:	mov	x19, #0x400                 	// #1024
  402f70:	ldrsb	w27, [x28]
  402f74:	adrp	x24, 405000 <ferror@plt+0x3420>
  402f78:	add	x24, x24, #0x7b0
  402f7c:	mov	x0, x24
  402f80:	mov	w1, w27
  402f84:	bl	401a90 <strchr@plt>
  402f88:	cbz	x0, 40317c <ferror@plt+0x159c>
  402f8c:	sub	x1, x0, x24
  402f90:	add	w1, w1, #0x1
  402f94:	cbz	w1, 403198 <ferror@plt+0x15b8>
  402f98:	sxtw	x2, w19
  402f9c:	umulh	x0, x25, x2
  402fa0:	cbnz	x0, 403168 <ferror@plt+0x1588>
  402fa4:	sub	w0, w1, #0x2
  402fa8:	b	402fb8 <ferror@plt+0x13d8>
  402fac:	umulh	x3, x25, x2
  402fb0:	sub	w0, w0, #0x1
  402fb4:	cbnz	x3, 403168 <ferror@plt+0x1588>
  402fb8:	mul	x25, x25, x2
  402fbc:	cmn	w0, #0x1
  402fc0:	b.ne	402fac <ferror@plt+0x13cc>  // b.any
  402fc4:	mov	w0, #0x0                   	// #0
  402fc8:	cbz	x23, 402fd0 <ferror@plt+0x13f0>
  402fcc:	str	w1, [x23]
  402fd0:	cmp	x26, #0x0
  402fd4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402fd8:	b.eq	403084 <ferror@plt+0x14a4>  // b.none
  402fdc:	sub	w1, w1, #0x2
  402fe0:	mov	x5, #0x1                   	// #1
  402fe4:	b	402ff4 <ferror@plt+0x1414>
  402fe8:	umulh	x2, x5, x19
  402fec:	sub	w1, w1, #0x1
  402ff0:	cbnz	x2, 403000 <ferror@plt+0x1420>
  402ff4:	mul	x5, x5, x19
  402ff8:	cmn	w1, #0x1
  402ffc:	b.ne	402fe8 <ferror@plt+0x1408>  // b.any
  403000:	cmp	x26, #0xa
  403004:	mov	x1, #0xa                   	// #10
  403008:	b.ls	403020 <ferror@plt+0x1440>  // b.plast
  40300c:	nop
  403010:	add	x1, x1, x1, lsl #2
  403014:	cmp	x26, x1, lsl #1
  403018:	lsl	x1, x1, #1
  40301c:	b.hi	403010 <ferror@plt+0x1430>  // b.pmore
  403020:	cbz	w20, 40303c <ferror@plt+0x145c>
  403024:	mov	w2, #0x0                   	// #0
  403028:	add	x1, x1, x1, lsl #2
  40302c:	add	w2, w2, #0x1
  403030:	cmp	w20, w2
  403034:	lsl	x1, x1, #1
  403038:	b.ne	403028 <ferror@plt+0x1448>  // b.any
  40303c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  403040:	mov	x4, #0x1                   	// #1
  403044:	movk	x8, #0xcccd
  403048:	umulh	x6, x26, x8
  40304c:	add	x7, x4, x4, lsl #2
  403050:	mov	x3, x4
  403054:	cmp	x26, #0x9
  403058:	lsl	x4, x7, #1
  40305c:	lsr	x2, x6, #3
  403060:	add	x2, x2, x2, lsl #2
  403064:	sub	x2, x26, x2, lsl #1
  403068:	lsr	x26, x6, #3
  40306c:	cbz	x2, 403080 <ferror@plt+0x14a0>
  403070:	udiv	x3, x1, x3
  403074:	udiv	x2, x3, x2
  403078:	udiv	x2, x5, x2
  40307c:	add	x25, x25, x2
  403080:	b.hi	403048 <ferror@plt+0x1468>  // b.pmore
  403084:	str	x25, [x22]
  403088:	tbnz	w0, #31, 403158 <ferror@plt+0x1578>
  40308c:	ldp	x25, x26, [sp, #64]
  403090:	ldp	x27, x28, [sp, #80]
  403094:	b	4030b4 <ferror@plt+0x14d4>
  403098:	cbnz	w0, 4030d4 <ferror@plt+0x14f4>
  40309c:	nop
  4030a0:	ldp	x25, x26, [sp, #64]
  4030a4:	ldp	x27, x28, [sp, #80]
  4030a8:	mov	w1, #0x16                  	// #22
  4030ac:	mov	w0, #0xffffffea            	// #-22
  4030b0:	str	w1, [x21]
  4030b4:	ldp	x19, x20, [sp, #16]
  4030b8:	ldp	x21, x22, [sp, #32]
  4030bc:	ldp	x23, x24, [sp, #48]
  4030c0:	ldp	x29, x30, [sp], #128
  4030c4:	ret
  4030c8:	sub	x1, x25, #0x1
  4030cc:	cmn	x1, #0x3
  4030d0:	b.ls	402e8c <ferror@plt+0x12ac>  // b.plast
  4030d4:	neg	w0, w0
  4030d8:	b	403088 <ferror@plt+0x14a8>
  4030dc:	str	wzr, [x21]
  4030e0:	mov	x1, x27
  4030e4:	mov	x0, x19
  4030e8:	mov	w3, #0x0                   	// #0
  4030ec:	mov	w2, #0x0                   	// #0
  4030f0:	str	xzr, [sp, #120]
  4030f4:	bl	401940 <__strtoul_internal@plt>
  4030f8:	mov	x26, x0
  4030fc:	ldr	x28, [sp, #120]
  403100:	ldr	w0, [x21]
  403104:	cmp	x28, x19
  403108:	b.eq	403098 <ferror@plt+0x14b8>  // b.none
  40310c:	cbz	w0, 403134 <ferror@plt+0x1554>
  403110:	sub	x1, x26, #0x1
  403114:	cmn	x1, #0x3
  403118:	b.hi	4030d4 <ferror@plt+0x14f4>  // b.pmore
  40311c:	cbz	x28, 4030a0 <ferror@plt+0x14c0>
  403120:	ldrsb	w0, [x28]
  403124:	cbnz	w0, 402ea0 <ferror@plt+0x12c0>
  403128:	b	4030a0 <ferror@plt+0x14c0>
  40312c:	cbnz	w0, 402ec0 <ferror@plt+0x12e0>
  403130:	b	402f6c <ferror@plt+0x138c>
  403134:	cbnz	x26, 40311c <ferror@plt+0x153c>
  403138:	b	402ea0 <ferror@plt+0x12c0>
  40313c:	mov	w0, #0x0                   	// #0
  403140:	ldp	x27, x28, [sp, #80]
  403144:	str	x25, [x22]
  403148:	ldp	x25, x26, [sp, #64]
  40314c:	b	4030b4 <ferror@plt+0x14d4>
  403150:	mov	x19, x1
  403154:	b	402f34 <ferror@plt+0x1354>
  403158:	neg	w1, w0
  40315c:	ldp	x25, x26, [sp, #64]
  403160:	ldp	x27, x28, [sp, #80]
  403164:	b	4030b0 <ferror@plt+0x14d0>
  403168:	mov	w0, #0xffffffde            	// #-34
  40316c:	cbnz	x23, 402fcc <ferror@plt+0x13ec>
  403170:	b	402fd0 <ferror@plt+0x13f0>
  403174:	mov	x19, #0x3e8                 	// #1000
  403178:	b	402f70 <ferror@plt+0x1390>
  40317c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403180:	add	x24, x1, #0x7c0
  403184:	mov	x0, x24
  403188:	mov	w1, w27
  40318c:	bl	401a90 <strchr@plt>
  403190:	cbnz	x0, 402f8c <ferror@plt+0x13ac>
  403194:	b	4030a0 <ferror@plt+0x14c0>
  403198:	mov	w0, #0x0                   	// #0
  40319c:	cbnz	x23, 402fcc <ferror@plt+0x13ec>
  4031a0:	ldp	x27, x28, [sp, #80]
  4031a4:	str	x25, [x22]
  4031a8:	ldp	x25, x26, [sp, #64]
  4031ac:	b	4030b4 <ferror@plt+0x14d4>
  4031b0:	mov	x2, #0x0                   	// #0
  4031b4:	b	402de8 <ferror@plt+0x1208>
  4031b8:	stp	x29, x30, [sp, #-48]!
  4031bc:	mov	x29, sp
  4031c0:	stp	x21, x22, [sp, #32]
  4031c4:	mov	x22, x1
  4031c8:	cbz	x0, 403228 <ferror@plt+0x1648>
  4031cc:	mov	x21, x0
  4031d0:	stp	x19, x20, [sp, #16]
  4031d4:	mov	x20, x0
  4031d8:	b	4031f4 <ferror@plt+0x1614>
  4031dc:	bl	401a10 <__ctype_b_loc@plt>
  4031e0:	ubfiz	x19, x19, #1, #8
  4031e4:	ldr	x2, [x0]
  4031e8:	ldrh	w2, [x2, x19]
  4031ec:	tbz	w2, #11, 4031fc <ferror@plt+0x161c>
  4031f0:	add	x20, x20, #0x1
  4031f4:	ldrsb	w19, [x20]
  4031f8:	cbnz	w19, 4031dc <ferror@plt+0x15fc>
  4031fc:	cbz	x22, 403204 <ferror@plt+0x1624>
  403200:	str	x20, [x22]
  403204:	cmp	x20, x21
  403208:	b.ls	403240 <ferror@plt+0x1660>  // b.plast
  40320c:	ldrsb	w1, [x20]
  403210:	mov	w0, #0x1                   	// #1
  403214:	ldp	x19, x20, [sp, #16]
  403218:	cbnz	w1, 403230 <ferror@plt+0x1650>
  40321c:	ldp	x21, x22, [sp, #32]
  403220:	ldp	x29, x30, [sp], #48
  403224:	ret
  403228:	cbz	x1, 403230 <ferror@plt+0x1650>
  40322c:	str	xzr, [x1]
  403230:	mov	w0, #0x0                   	// #0
  403234:	ldp	x21, x22, [sp, #32]
  403238:	ldp	x29, x30, [sp], #48
  40323c:	ret
  403240:	mov	w0, #0x0                   	// #0
  403244:	ldp	x19, x20, [sp, #16]
  403248:	b	403234 <ferror@plt+0x1654>
  40324c:	nop
  403250:	stp	x29, x30, [sp, #-48]!
  403254:	mov	x29, sp
  403258:	stp	x21, x22, [sp, #32]
  40325c:	mov	x22, x1
  403260:	cbz	x0, 4032c0 <ferror@plt+0x16e0>
  403264:	mov	x21, x0
  403268:	stp	x19, x20, [sp, #16]
  40326c:	mov	x20, x0
  403270:	b	40328c <ferror@plt+0x16ac>
  403274:	bl	401a10 <__ctype_b_loc@plt>
  403278:	ubfiz	x19, x19, #1, #8
  40327c:	ldr	x2, [x0]
  403280:	ldrh	w2, [x2, x19]
  403284:	tbz	w2, #12, 403294 <ferror@plt+0x16b4>
  403288:	add	x20, x20, #0x1
  40328c:	ldrsb	w19, [x20]
  403290:	cbnz	w19, 403274 <ferror@plt+0x1694>
  403294:	cbz	x22, 40329c <ferror@plt+0x16bc>
  403298:	str	x20, [x22]
  40329c:	cmp	x20, x21
  4032a0:	b.ls	4032d8 <ferror@plt+0x16f8>  // b.plast
  4032a4:	ldrsb	w1, [x20]
  4032a8:	mov	w0, #0x1                   	// #1
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	cbnz	w1, 4032c8 <ferror@plt+0x16e8>
  4032b4:	ldp	x21, x22, [sp, #32]
  4032b8:	ldp	x29, x30, [sp], #48
  4032bc:	ret
  4032c0:	cbz	x1, 4032c8 <ferror@plt+0x16e8>
  4032c4:	str	xzr, [x1]
  4032c8:	mov	w0, #0x0                   	// #0
  4032cc:	ldp	x21, x22, [sp, #32]
  4032d0:	ldp	x29, x30, [sp], #48
  4032d4:	ret
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	ldp	x19, x20, [sp, #16]
  4032e0:	b	4032cc <ferror@plt+0x16ec>
  4032e4:	nop
  4032e8:	stp	x29, x30, [sp, #-128]!
  4032ec:	mov	x29, sp
  4032f0:	stp	x19, x20, [sp, #16]
  4032f4:	mov	x20, x0
  4032f8:	mov	w0, #0xffffffd0            	// #-48
  4032fc:	stp	x21, x22, [sp, #32]
  403300:	mov	x21, x1
  403304:	add	x22, sp, #0x80
  403308:	add	x1, sp, #0x50
  40330c:	stp	x22, x22, [sp, #48]
  403310:	str	x1, [sp, #64]
  403314:	stp	w0, wzr, [sp, #72]
  403318:	stp	x2, x3, [sp, #80]
  40331c:	stp	x4, x5, [sp, #96]
  403320:	stp	x6, x7, [sp, #112]
  403324:	b	403370 <ferror@plt+0x1790>
  403328:	ldr	x1, [x2]
  40332c:	add	x0, x2, #0xf
  403330:	and	x0, x0, #0xfffffffffffffff8
  403334:	str	x0, [sp, #48]
  403338:	cbz	x1, 4033b0 <ferror@plt+0x17d0>
  40333c:	ldr	x2, [sp, #48]
  403340:	add	x0, x2, #0xf
  403344:	and	x0, x0, #0xfffffffffffffff8
  403348:	str	x0, [sp, #48]
  40334c:	ldr	x19, [x2]
  403350:	cbz	x19, 4033b0 <ferror@plt+0x17d0>
  403354:	mov	x0, x20
  403358:	bl	4019f0 <strcmp@plt>
  40335c:	cbz	w0, 4033cc <ferror@plt+0x17ec>
  403360:	mov	x1, x19
  403364:	mov	x0, x20
  403368:	bl	4019f0 <strcmp@plt>
  40336c:	cbz	w0, 4033d0 <ferror@plt+0x17f0>
  403370:	ldr	w3, [sp, #72]
  403374:	ldr	x2, [sp, #48]
  403378:	tbz	w3, #31, 403328 <ferror@plt+0x1748>
  40337c:	add	w0, w3, #0x8
  403380:	str	w0, [sp, #72]
  403384:	cmp	w0, #0x0
  403388:	b.gt	403328 <ferror@plt+0x1748>
  40338c:	ldr	x1, [x22, w3, sxtw]
  403390:	cbz	x1, 4033b0 <ferror@plt+0x17d0>
  403394:	cbz	w0, 403340 <ferror@plt+0x1760>
  403398:	add	w3, w3, #0x10
  40339c:	str	w3, [sp, #72]
  4033a0:	cmp	w3, #0x0
  4033a4:	b.gt	403340 <ferror@plt+0x1760>
  4033a8:	add	x2, x22, w0, sxtw
  4033ac:	b	40334c <ferror@plt+0x176c>
  4033b0:	adrp	x0, 417000 <ferror@plt+0x15420>
  4033b4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4033b8:	mov	x3, x20
  4033bc:	mov	x2, x21
  4033c0:	ldr	w0, [x0, #608]
  4033c4:	add	x1, x1, #0x7a0
  4033c8:	bl	401b20 <errx@plt>
  4033cc:	mov	w0, #0x1                   	// #1
  4033d0:	ldp	x19, x20, [sp, #16]
  4033d4:	ldp	x21, x22, [sp, #32]
  4033d8:	ldp	x29, x30, [sp], #128
  4033dc:	ret
  4033e0:	cbz	x1, 40340c <ferror@plt+0x182c>
  4033e4:	add	x3, x0, x1
  4033e8:	sxtb	w2, w2
  4033ec:	b	403400 <ferror@plt+0x1820>
  4033f0:	b.eq	403410 <ferror@plt+0x1830>  // b.none
  4033f4:	add	x0, x0, #0x1
  4033f8:	cmp	x3, x0
  4033fc:	b.eq	40340c <ferror@plt+0x182c>  // b.none
  403400:	ldrsb	w1, [x0]
  403404:	cmp	w2, w1
  403408:	cbnz	w1, 4033f0 <ferror@plt+0x1810>
  40340c:	mov	x0, #0x0                   	// #0
  403410:	ret
  403414:	nop
  403418:	stp	x29, x30, [sp, #-32]!
  40341c:	mov	w2, #0xa                   	// #10
  403420:	mov	x29, sp
  403424:	stp	x19, x20, [sp, #16]
  403428:	mov	x20, x1
  40342c:	mov	x19, x0
  403430:	bl	402d98 <ferror@plt+0x11b8>
  403434:	mov	w1, #0xffff                	// #65535
  403438:	cmp	w0, w1
  40343c:	b.hi	40344c <ferror@plt+0x186c>  // b.pmore
  403440:	ldp	x19, x20, [sp, #16]
  403444:	ldp	x29, x30, [sp], #32
  403448:	ret
  40344c:	mov	x1, x20
  403450:	mov	x0, x19
  403454:	bl	402d58 <ferror@plt+0x1178>
  403458:	stp	x29, x30, [sp, #-32]!
  40345c:	mov	w2, #0x10                  	// #16
  403460:	mov	x29, sp
  403464:	stp	x19, x20, [sp, #16]
  403468:	mov	x20, x1
  40346c:	mov	x19, x0
  403470:	bl	402d98 <ferror@plt+0x11b8>
  403474:	mov	w1, #0xffff                	// #65535
  403478:	cmp	w0, w1
  40347c:	b.hi	40348c <ferror@plt+0x18ac>  // b.pmore
  403480:	ldp	x19, x20, [sp, #16]
  403484:	ldp	x29, x30, [sp], #32
  403488:	ret
  40348c:	mov	x1, x20
  403490:	mov	x0, x19
  403494:	bl	402d58 <ferror@plt+0x1178>
  403498:	mov	w2, #0xa                   	// #10
  40349c:	b	402d98 <ferror@plt+0x11b8>
  4034a0:	mov	w2, #0x10                  	// #16
  4034a4:	b	402d98 <ferror@plt+0x11b8>
  4034a8:	stp	x29, x30, [sp, #-64]!
  4034ac:	mov	x29, sp
  4034b0:	stp	x19, x20, [sp, #16]
  4034b4:	mov	x19, x0
  4034b8:	stp	x21, x22, [sp, #32]
  4034bc:	mov	x21, x1
  4034c0:	adrp	x22, 417000 <ferror@plt+0x15420>
  4034c4:	str	xzr, [sp, #56]
  4034c8:	bl	401b60 <__errno_location@plt>
  4034cc:	str	wzr, [x0]
  4034d0:	cbz	x19, 4034e4 <ferror@plt+0x1904>
  4034d4:	mov	x20, x0
  4034d8:	ldrsb	w0, [x19]
  4034dc:	adrp	x22, 417000 <ferror@plt+0x15420>
  4034e0:	cbnz	w0, 4034fc <ferror@plt+0x191c>
  4034e4:	ldr	w0, [x22, #608]
  4034e8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4034ec:	mov	x3, x19
  4034f0:	mov	x2, x21
  4034f4:	add	x1, x1, #0x7a0
  4034f8:	bl	401b20 <errx@plt>
  4034fc:	add	x1, sp, #0x38
  403500:	mov	x0, x19
  403504:	mov	w3, #0x0                   	// #0
  403508:	mov	w2, #0xa                   	// #10
  40350c:	bl	4018c0 <__strtol_internal@plt>
  403510:	ldr	w1, [x20]
  403514:	cbnz	w1, 403540 <ferror@plt+0x1960>
  403518:	ldr	x1, [sp, #56]
  40351c:	cmp	x1, x19
  403520:	b.eq	4034e4 <ferror@plt+0x1904>  // b.none
  403524:	cbz	x1, 403530 <ferror@plt+0x1950>
  403528:	ldrsb	w1, [x1]
  40352c:	cbnz	w1, 4034e4 <ferror@plt+0x1904>
  403530:	ldp	x19, x20, [sp, #16]
  403534:	ldp	x21, x22, [sp, #32]
  403538:	ldp	x29, x30, [sp], #64
  40353c:	ret
  403540:	ldr	w0, [x22, #608]
  403544:	cmp	w1, #0x22
  403548:	b.ne	4034e4 <ferror@plt+0x1904>  // b.any
  40354c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403550:	mov	x3, x19
  403554:	mov	x2, x21
  403558:	add	x1, x1, #0x7a0
  40355c:	bl	401ba0 <err@plt>
  403560:	stp	x29, x30, [sp, #-32]!
  403564:	mov	x29, sp
  403568:	stp	x19, x20, [sp, #16]
  40356c:	mov	x19, x1
  403570:	mov	x20, x0
  403574:	bl	4034a8 <ferror@plt+0x18c8>
  403578:	mov	x2, #0x80000000            	// #2147483648
  40357c:	add	x2, x0, x2
  403580:	mov	x1, #0xffffffff            	// #4294967295
  403584:	cmp	x2, x1
  403588:	b.hi	403598 <ferror@plt+0x19b8>  // b.pmore
  40358c:	ldp	x19, x20, [sp, #16]
  403590:	ldp	x29, x30, [sp], #32
  403594:	ret
  403598:	bl	401b60 <__errno_location@plt>
  40359c:	mov	x4, x0
  4035a0:	adrp	x0, 417000 <ferror@plt+0x15420>
  4035a4:	mov	w5, #0x22                  	// #34
  4035a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4035ac:	mov	x3, x20
  4035b0:	ldr	w0, [x0, #608]
  4035b4:	mov	x2, x19
  4035b8:	str	w5, [x4]
  4035bc:	add	x1, x1, #0x7a0
  4035c0:	bl	401ba0 <err@plt>
  4035c4:	nop
  4035c8:	stp	x29, x30, [sp, #-32]!
  4035cc:	mov	x29, sp
  4035d0:	stp	x19, x20, [sp, #16]
  4035d4:	mov	x19, x1
  4035d8:	mov	x20, x0
  4035dc:	bl	403560 <ferror@plt+0x1980>
  4035e0:	add	w2, w0, #0x8, lsl #12
  4035e4:	mov	w1, #0xffff                	// #65535
  4035e8:	cmp	w2, w1
  4035ec:	b.hi	4035fc <ferror@plt+0x1a1c>  // b.pmore
  4035f0:	ldp	x19, x20, [sp, #16]
  4035f4:	ldp	x29, x30, [sp], #32
  4035f8:	ret
  4035fc:	bl	401b60 <__errno_location@plt>
  403600:	mov	x4, x0
  403604:	adrp	x0, 417000 <ferror@plt+0x15420>
  403608:	mov	w5, #0x22                  	// #34
  40360c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403610:	mov	x3, x20
  403614:	ldr	w0, [x0, #608]
  403618:	mov	x2, x19
  40361c:	str	w5, [x4]
  403620:	add	x1, x1, #0x7a0
  403624:	bl	401ba0 <err@plt>
  403628:	mov	w2, #0xa                   	// #10
  40362c:	b	402c90 <ferror@plt+0x10b0>
  403630:	mov	w2, #0x10                  	// #16
  403634:	b	402c90 <ferror@plt+0x10b0>
  403638:	stp	x29, x30, [sp, #-64]!
  40363c:	mov	x29, sp
  403640:	stp	x19, x20, [sp, #16]
  403644:	mov	x19, x0
  403648:	stp	x21, x22, [sp, #32]
  40364c:	mov	x21, x1
  403650:	adrp	x22, 417000 <ferror@plt+0x15420>
  403654:	str	xzr, [sp, #56]
  403658:	bl	401b60 <__errno_location@plt>
  40365c:	str	wzr, [x0]
  403660:	cbz	x19, 403674 <ferror@plt+0x1a94>
  403664:	mov	x20, x0
  403668:	ldrsb	w0, [x19]
  40366c:	adrp	x22, 417000 <ferror@plt+0x15420>
  403670:	cbnz	w0, 40368c <ferror@plt+0x1aac>
  403674:	ldr	w0, [x22, #608]
  403678:	adrp	x1, 405000 <ferror@plt+0x3420>
  40367c:	mov	x3, x19
  403680:	mov	x2, x21
  403684:	add	x1, x1, #0x7a0
  403688:	bl	401b20 <errx@plt>
  40368c:	mov	x0, x19
  403690:	add	x1, sp, #0x38
  403694:	bl	4017e0 <strtod@plt>
  403698:	ldr	w0, [x20]
  40369c:	cbnz	w0, 4036c8 <ferror@plt+0x1ae8>
  4036a0:	ldr	x0, [sp, #56]
  4036a4:	cmp	x0, x19
  4036a8:	b.eq	403674 <ferror@plt+0x1a94>  // b.none
  4036ac:	cbz	x0, 4036b8 <ferror@plt+0x1ad8>
  4036b0:	ldrsb	w0, [x0]
  4036b4:	cbnz	w0, 403674 <ferror@plt+0x1a94>
  4036b8:	ldp	x19, x20, [sp, #16]
  4036bc:	ldp	x21, x22, [sp, #32]
  4036c0:	ldp	x29, x30, [sp], #64
  4036c4:	ret
  4036c8:	cmp	w0, #0x22
  4036cc:	ldr	w0, [x22, #608]
  4036d0:	b.ne	403674 <ferror@plt+0x1a94>  // b.any
  4036d4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4036d8:	mov	x3, x19
  4036dc:	mov	x2, x21
  4036e0:	add	x1, x1, #0x7a0
  4036e4:	bl	401ba0 <err@plt>
  4036e8:	stp	x29, x30, [sp, #-64]!
  4036ec:	mov	x29, sp
  4036f0:	stp	x19, x20, [sp, #16]
  4036f4:	mov	x19, x0
  4036f8:	stp	x21, x22, [sp, #32]
  4036fc:	mov	x21, x1
  403700:	adrp	x22, 417000 <ferror@plt+0x15420>
  403704:	str	xzr, [sp, #56]
  403708:	bl	401b60 <__errno_location@plt>
  40370c:	str	wzr, [x0]
  403710:	cbz	x19, 403724 <ferror@plt+0x1b44>
  403714:	mov	x20, x0
  403718:	ldrsb	w0, [x19]
  40371c:	adrp	x22, 417000 <ferror@plt+0x15420>
  403720:	cbnz	w0, 40373c <ferror@plt+0x1b5c>
  403724:	ldr	w0, [x22, #608]
  403728:	adrp	x1, 405000 <ferror@plt+0x3420>
  40372c:	mov	x3, x19
  403730:	mov	x2, x21
  403734:	add	x1, x1, #0x7a0
  403738:	bl	401b20 <errx@plt>
  40373c:	add	x1, sp, #0x38
  403740:	mov	x0, x19
  403744:	mov	w2, #0xa                   	// #10
  403748:	bl	401a20 <strtol@plt>
  40374c:	ldr	w1, [x20]
  403750:	cbnz	w1, 40377c <ferror@plt+0x1b9c>
  403754:	ldr	x1, [sp, #56]
  403758:	cmp	x1, x19
  40375c:	b.eq	403724 <ferror@plt+0x1b44>  // b.none
  403760:	cbz	x1, 40376c <ferror@plt+0x1b8c>
  403764:	ldrsb	w1, [x1]
  403768:	cbnz	w1, 403724 <ferror@plt+0x1b44>
  40376c:	ldp	x19, x20, [sp, #16]
  403770:	ldp	x21, x22, [sp, #32]
  403774:	ldp	x29, x30, [sp], #64
  403778:	ret
  40377c:	ldr	w0, [x22, #608]
  403780:	cmp	w1, #0x22
  403784:	b.ne	403724 <ferror@plt+0x1b44>  // b.any
  403788:	adrp	x1, 405000 <ferror@plt+0x3420>
  40378c:	mov	x3, x19
  403790:	mov	x2, x21
  403794:	add	x1, x1, #0x7a0
  403798:	bl	401ba0 <err@plt>
  40379c:	nop
  4037a0:	stp	x29, x30, [sp, #-64]!
  4037a4:	mov	x29, sp
  4037a8:	stp	x19, x20, [sp, #16]
  4037ac:	mov	x19, x0
  4037b0:	stp	x21, x22, [sp, #32]
  4037b4:	mov	x21, x1
  4037b8:	adrp	x22, 417000 <ferror@plt+0x15420>
  4037bc:	str	xzr, [sp, #56]
  4037c0:	bl	401b60 <__errno_location@plt>
  4037c4:	str	wzr, [x0]
  4037c8:	cbz	x19, 4037dc <ferror@plt+0x1bfc>
  4037cc:	mov	x20, x0
  4037d0:	ldrsb	w0, [x19]
  4037d4:	adrp	x22, 417000 <ferror@plt+0x15420>
  4037d8:	cbnz	w0, 4037f4 <ferror@plt+0x1c14>
  4037dc:	ldr	w0, [x22, #608]
  4037e0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4037e4:	mov	x3, x19
  4037e8:	mov	x2, x21
  4037ec:	add	x1, x1, #0x7a0
  4037f0:	bl	401b20 <errx@plt>
  4037f4:	add	x1, sp, #0x38
  4037f8:	mov	x0, x19
  4037fc:	mov	w2, #0xa                   	// #10
  403800:	bl	401770 <strtoul@plt>
  403804:	ldr	w1, [x20]
  403808:	cbnz	w1, 403834 <ferror@plt+0x1c54>
  40380c:	ldr	x1, [sp, #56]
  403810:	cmp	x1, x19
  403814:	b.eq	4037dc <ferror@plt+0x1bfc>  // b.none
  403818:	cbz	x1, 403824 <ferror@plt+0x1c44>
  40381c:	ldrsb	w1, [x1]
  403820:	cbnz	w1, 4037dc <ferror@plt+0x1bfc>
  403824:	ldp	x19, x20, [sp, #16]
  403828:	ldp	x21, x22, [sp, #32]
  40382c:	ldp	x29, x30, [sp], #64
  403830:	ret
  403834:	ldr	w0, [x22, #608]
  403838:	cmp	w1, #0x22
  40383c:	b.ne	4037dc <ferror@plt+0x1bfc>  // b.any
  403840:	adrp	x1, 405000 <ferror@plt+0x3420>
  403844:	mov	x3, x19
  403848:	mov	x2, x21
  40384c:	add	x1, x1, #0x7a0
  403850:	bl	401ba0 <err@plt>
  403854:	nop
  403858:	stp	x29, x30, [sp, #-48]!
  40385c:	mov	x29, sp
  403860:	stp	x19, x20, [sp, #16]
  403864:	mov	x19, x1
  403868:	mov	x20, x0
  40386c:	add	x1, sp, #0x28
  403870:	bl	4031b0 <ferror@plt+0x15d0>
  403874:	cbz	w0, 4038ac <ferror@plt+0x1ccc>
  403878:	bl	401b60 <__errno_location@plt>
  40387c:	ldr	w1, [x0]
  403880:	adrp	x2, 417000 <ferror@plt+0x15420>
  403884:	mov	x3, x20
  403888:	ldr	w0, [x2, #608]
  40388c:	mov	x2, x19
  403890:	cbz	w1, 4038a0 <ferror@plt+0x1cc0>
  403894:	adrp	x1, 405000 <ferror@plt+0x3420>
  403898:	add	x1, x1, #0x7a0
  40389c:	bl	401ba0 <err@plt>
  4038a0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4038a4:	add	x1, x1, #0x7a0
  4038a8:	bl	401b20 <errx@plt>
  4038ac:	ldp	x19, x20, [sp, #16]
  4038b0:	ldr	x0, [sp, #40]
  4038b4:	ldp	x29, x30, [sp], #48
  4038b8:	ret
  4038bc:	nop
  4038c0:	stp	x29, x30, [sp, #-32]!
  4038c4:	mov	x29, sp
  4038c8:	str	x19, [sp, #16]
  4038cc:	mov	x19, x1
  4038d0:	mov	x1, x2
  4038d4:	bl	403638 <ferror@plt+0x1a58>
  4038d8:	fcvtzs	d2, d0
  4038dc:	mov	x0, #0x848000000000        	// #145685290680320
  4038e0:	movk	x0, #0x412e, lsl #48
  4038e4:	fmov	d1, x0
  4038e8:	scvtf	d3, d2
  4038ec:	fsub	d0, d0, d3
  4038f0:	fmul	d0, d0, d1
  4038f4:	fcvtzs	d0, d0
  4038f8:	stp	d2, d0, [x19]
  4038fc:	ldr	x19, [sp, #16]
  403900:	ldp	x29, x30, [sp], #32
  403904:	ret
  403908:	mov	w2, w0
  40390c:	mov	x0, x1
  403910:	and	w1, w2, #0xf000
  403914:	add	x14, x0, #0x1
  403918:	cmp	w1, #0x4, lsl #12
  40391c:	add	x13, x0, #0x2
  403920:	add	x12, x0, #0x3
  403924:	add	x11, x0, #0x4
  403928:	add	x10, x0, #0x5
  40392c:	add	x9, x0, #0x6
  403930:	add	x8, x0, #0x7
  403934:	add	x7, x0, #0x8
  403938:	add	x6, x0, #0x9
  40393c:	b.eq	403aa8 <ferror@plt+0x1ec8>  // b.none
  403940:	cmp	w1, #0xa, lsl #12
  403944:	b.eq	40399c <ferror@plt+0x1dbc>  // b.none
  403948:	cmp	w1, #0x2, lsl #12
  40394c:	b.eq	403ac8 <ferror@plt+0x1ee8>  // b.none
  403950:	cmp	w1, #0x6, lsl #12
  403954:	b.eq	403ab8 <ferror@plt+0x1ed8>  // b.none
  403958:	cmp	w1, #0xc, lsl #12
  40395c:	b.eq	403ad8 <ferror@plt+0x1ef8>  // b.none
  403960:	cmp	w1, #0x1, lsl #12
  403964:	b.eq	403ae8 <ferror@plt+0x1f08>  // b.none
  403968:	cmp	w1, #0x8, lsl #12
  40396c:	b.eq	403af8 <ferror@plt+0x1f18>  // b.none
  403970:	mov	x4, x6
  403974:	mov	x6, x7
  403978:	mov	x7, x8
  40397c:	mov	x8, x9
  403980:	mov	x9, x10
  403984:	mov	x10, x11
  403988:	mov	x11, x12
  40398c:	mov	x12, x13
  403990:	mov	x13, x14
  403994:	mov	x14, x0
  403998:	b	4039a8 <ferror@plt+0x1dc8>
  40399c:	mov	x4, x0
  4039a0:	mov	w1, #0x6c                  	// #108
  4039a4:	strb	w1, [x4], #10
  4039a8:	tst	x2, #0x100
  4039ac:	mov	w5, #0x2d                  	// #45
  4039b0:	mov	w3, #0x72                  	// #114
  4039b4:	csel	w3, w3, w5, ne  // ne = any
  4039b8:	tst	x2, #0x80
  4039bc:	strb	w3, [x14]
  4039c0:	mov	w3, #0x77                  	// #119
  4039c4:	csel	w3, w3, w5, ne  // ne = any
  4039c8:	strb	w3, [x13]
  4039cc:	and	w1, w2, #0x40
  4039d0:	tbz	w2, #11, 403a70 <ferror@plt+0x1e90>
  4039d4:	cmp	w1, #0x0
  4039d8:	mov	w3, #0x53                  	// #83
  4039dc:	mov	w1, #0x73                  	// #115
  4039e0:	csel	w1, w1, w3, ne  // ne = any
  4039e4:	tst	x2, #0x20
  4039e8:	strb	w1, [x12]
  4039ec:	mov	w5, #0x2d                  	// #45
  4039f0:	mov	w3, #0x72                  	// #114
  4039f4:	csel	w3, w3, w5, ne  // ne = any
  4039f8:	tst	x2, #0x10
  4039fc:	strb	w3, [x11]
  403a00:	mov	w3, #0x77                  	// #119
  403a04:	csel	w3, w3, w5, ne  // ne = any
  403a08:	strb	w3, [x10]
  403a0c:	and	w1, w2, #0x8
  403a10:	tbz	w2, #10, 403a98 <ferror@plt+0x1eb8>
  403a14:	cmp	w1, #0x0
  403a18:	mov	w3, #0x53                  	// #83
  403a1c:	mov	w1, #0x73                  	// #115
  403a20:	csel	w1, w1, w3, ne  // ne = any
  403a24:	tst	x2, #0x4
  403a28:	strb	w1, [x9]
  403a2c:	mov	w5, #0x2d                  	// #45
  403a30:	mov	w3, #0x72                  	// #114
  403a34:	csel	w3, w3, w5, ne  // ne = any
  403a38:	tst	x2, #0x2
  403a3c:	strb	w3, [x8]
  403a40:	mov	w3, #0x77                  	// #119
  403a44:	csel	w3, w3, w5, ne  // ne = any
  403a48:	strb	w3, [x7]
  403a4c:	and	w1, w2, #0x1
  403a50:	tbz	w2, #9, 403a80 <ferror@plt+0x1ea0>
  403a54:	cmp	w1, #0x0
  403a58:	mov	w2, #0x54                  	// #84
  403a5c:	mov	w1, #0x74                  	// #116
  403a60:	csel	w1, w1, w2, ne  // ne = any
  403a64:	strb	w1, [x6]
  403a68:	strb	wzr, [x4]
  403a6c:	ret
  403a70:	cmp	w1, #0x0
  403a74:	mov	w1, #0x78                  	// #120
  403a78:	csel	w1, w1, w5, ne  // ne = any
  403a7c:	b	4039e4 <ferror@plt+0x1e04>
  403a80:	cmp	w1, #0x0
  403a84:	mov	w1, #0x78                  	// #120
  403a88:	csel	w1, w1, w5, ne  // ne = any
  403a8c:	strb	w1, [x6]
  403a90:	strb	wzr, [x4]
  403a94:	ret
  403a98:	cmp	w1, #0x0
  403a9c:	mov	w1, #0x78                  	// #120
  403aa0:	csel	w1, w1, w5, ne  // ne = any
  403aa4:	b	403a24 <ferror@plt+0x1e44>
  403aa8:	mov	x4, x0
  403aac:	mov	w1, #0x64                  	// #100
  403ab0:	strb	w1, [x4], #10
  403ab4:	b	4039a8 <ferror@plt+0x1dc8>
  403ab8:	mov	x4, x0
  403abc:	mov	w1, #0x62                  	// #98
  403ac0:	strb	w1, [x4], #10
  403ac4:	b	4039a8 <ferror@plt+0x1dc8>
  403ac8:	mov	x4, x0
  403acc:	mov	w1, #0x63                  	// #99
  403ad0:	strb	w1, [x4], #10
  403ad4:	b	4039a8 <ferror@plt+0x1dc8>
  403ad8:	mov	x4, x0
  403adc:	mov	w1, #0x73                  	// #115
  403ae0:	strb	w1, [x4], #10
  403ae4:	b	4039a8 <ferror@plt+0x1dc8>
  403ae8:	mov	x4, x0
  403aec:	mov	w1, #0x70                  	// #112
  403af0:	strb	w1, [x4], #10
  403af4:	b	4039a8 <ferror@plt+0x1dc8>
  403af8:	mov	x4, x0
  403afc:	mov	w1, #0x2d                  	// #45
  403b00:	strb	w1, [x4], #10
  403b04:	b	4039a8 <ferror@plt+0x1dc8>
  403b08:	stp	x29, x30, [sp, #-96]!
  403b0c:	mov	x29, sp
  403b10:	stp	x19, x20, [sp, #16]
  403b14:	stp	x21, x22, [sp, #32]
  403b18:	add	x21, sp, #0x38
  403b1c:	mov	x4, x21
  403b20:	tbz	w0, #1, 403b30 <ferror@plt+0x1f50>
  403b24:	add	x4, x21, #0x1
  403b28:	mov	w2, #0x20                  	// #32
  403b2c:	strb	w2, [sp, #56]
  403b30:	mov	w2, #0xa                   	// #10
  403b34:	mov	x5, #0x1                   	// #1
  403b38:	lsl	x3, x5, x2
  403b3c:	cmp	x1, x3
  403b40:	b.cc	403c54 <ferror@plt+0x2074>  // b.lo, b.ul, b.last
  403b44:	add	w2, w2, #0xa
  403b48:	cmp	w2, #0x46
  403b4c:	b.ne	403b38 <ferror@plt+0x1f58>  // b.any
  403b50:	mov	w19, #0x3c                  	// #60
  403b54:	mov	w8, #0xcccd                	// #52429
  403b58:	adrp	x6, 405000 <ferror@plt+0x3420>
  403b5c:	movk	w8, #0xcccc, lsl #16
  403b60:	add	x6, x6, #0x7d8
  403b64:	mov	x5, #0xffffffffffffffff    	// #-1
  403b68:	and	w7, w0, #0x1
  403b6c:	umull	x8, w19, w8
  403b70:	lsl	x5, x5, x19
  403b74:	lsr	x19, x1, x19
  403b78:	bic	x5, x1, x5
  403b7c:	mov	w3, w19
  403b80:	lsr	x8, x8, #35
  403b84:	ldrsb	w1, [x6, w8, sxtw]
  403b88:	strb	w1, [x4]
  403b8c:	cmp	w1, #0x42
  403b90:	add	x1, x4, #0x1
  403b94:	csel	w7, w7, wzr, ne  // ne = any
  403b98:	cbz	w7, 403ba8 <ferror@plt+0x1fc8>
  403b9c:	add	x1, x4, #0x3
  403ba0:	mov	w6, #0x4269                	// #17001
  403ba4:	sturh	w6, [x4, #1]
  403ba8:	strb	wzr, [x1]
  403bac:	cbz	x5, 403c68 <ferror@plt+0x2088>
  403bb0:	sub	w2, w2, #0x14
  403bb4:	lsr	x2, x5, x2
  403bb8:	tbz	w0, #2, 403c9c <ferror@plt+0x20bc>
  403bbc:	add	x2, x2, #0x5
  403bc0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403bc4:	movk	x0, #0xcccd
  403bc8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403bcc:	movk	x4, #0x1999, lsl #48
  403bd0:	umulh	x20, x2, x0
  403bd4:	lsr	x20, x20, #3
  403bd8:	mul	x1, x20, x0
  403bdc:	umulh	x0, x20, x0
  403be0:	ror	x1, x1, #1
  403be4:	lsr	x0, x0, #3
  403be8:	cmp	x1, x4
  403bec:	csel	x20, x20, x0, hi  // hi = pmore
  403bf0:	cbz	x20, 403c68 <ferror@plt+0x2088>
  403bf4:	bl	401870 <localeconv@plt>
  403bf8:	cbz	x0, 403ccc <ferror@plt+0x20ec>
  403bfc:	ldr	x4, [x0]
  403c00:	cbz	x4, 403ccc <ferror@plt+0x20ec>
  403c04:	ldrsb	w1, [x4]
  403c08:	adrp	x0, 405000 <ferror@plt+0x3420>
  403c0c:	add	x0, x0, #0x7d0
  403c10:	cmp	w1, #0x0
  403c14:	csel	x4, x0, x4, eq  // eq = none
  403c18:	mov	x6, x21
  403c1c:	mov	x5, x20
  403c20:	mov	w3, w19
  403c24:	adrp	x2, 405000 <ferror@plt+0x3420>
  403c28:	add	x2, x2, #0x7e0
  403c2c:	add	x22, sp, #0x40
  403c30:	mov	x1, #0x20                  	// #32
  403c34:	mov	x0, x22
  403c38:	bl	401860 <snprintf@plt>
  403c3c:	mov	x0, x22
  403c40:	bl	401980 <strdup@plt>
  403c44:	ldp	x19, x20, [sp, #16]
  403c48:	ldp	x21, x22, [sp, #32]
  403c4c:	ldp	x29, x30, [sp], #96
  403c50:	ret
  403c54:	subs	w19, w2, #0xa
  403c58:	b.ne	403b54 <ferror@plt+0x1f74>  // b.any
  403c5c:	mov	w3, w1
  403c60:	mov	w0, #0x42                  	// #66
  403c64:	strh	w0, [x4]
  403c68:	mov	x4, x21
  403c6c:	adrp	x2, 405000 <ferror@plt+0x3420>
  403c70:	add	x2, x2, #0x7f0
  403c74:	add	x22, sp, #0x40
  403c78:	mov	x1, #0x20                  	// #32
  403c7c:	mov	x0, x22
  403c80:	bl	401860 <snprintf@plt>
  403c84:	mov	x0, x22
  403c88:	bl	401980 <strdup@plt>
  403c8c:	ldp	x19, x20, [sp, #16]
  403c90:	ldp	x21, x22, [sp, #32]
  403c94:	ldp	x29, x30, [sp], #96
  403c98:	ret
  403c9c:	add	x2, x2, #0x32
  403ca0:	mov	x5, #0xf5c3                	// #62915
  403ca4:	movk	x5, #0x5c28, lsl #16
  403ca8:	lsr	x20, x2, #2
  403cac:	movk	x5, #0xc28f, lsl #32
  403cb0:	movk	x5, #0x28f5, lsl #48
  403cb4:	umulh	x20, x20, x5
  403cb8:	lsr	x20, x20, #2
  403cbc:	cmp	x20, #0xa
  403cc0:	b.ne	403bf0 <ferror@plt+0x2010>  // b.any
  403cc4:	add	w3, w19, #0x1
  403cc8:	b	403c68 <ferror@plt+0x2088>
  403ccc:	adrp	x4, 405000 <ferror@plt+0x3420>
  403cd0:	add	x4, x4, #0x7d0
  403cd4:	b	403c18 <ferror@plt+0x2038>
  403cd8:	cbz	x0, 403dd4 <ferror@plt+0x21f4>
  403cdc:	stp	x29, x30, [sp, #-64]!
  403ce0:	mov	x29, sp
  403ce4:	stp	x19, x20, [sp, #16]
  403ce8:	mov	x20, x0
  403cec:	ldrsb	w4, [x0]
  403cf0:	cbz	w4, 403dc4 <ferror@plt+0x21e4>
  403cf4:	cmp	x1, #0x0
  403cf8:	stp	x21, x22, [sp, #32]
  403cfc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403d00:	stp	x23, x24, [sp, #48]
  403d04:	mov	x21, x2
  403d08:	mov	x23, x1
  403d0c:	mov	x22, x3
  403d10:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403d14:	b.eq	403dbc <ferror@plt+0x21dc>  // b.none
  403d18:	mov	x19, #0x0                   	// #0
  403d1c:	nop
  403d20:	cmp	w4, #0x2c
  403d24:	ldrsb	w4, [x20, #1]
  403d28:	b.eq	403d54 <ferror@plt+0x2174>  // b.none
  403d2c:	cbz	w4, 403d5c <ferror@plt+0x217c>
  403d30:	add	x20, x20, #0x1
  403d34:	cmp	x21, x19
  403d38:	b.hi	403d20 <ferror@plt+0x2140>  // b.pmore
  403d3c:	mov	w0, #0xfffffffe            	// #-2
  403d40:	ldp	x19, x20, [sp, #16]
  403d44:	ldp	x21, x22, [sp, #32]
  403d48:	ldp	x23, x24, [sp, #48]
  403d4c:	ldp	x29, x30, [sp], #64
  403d50:	ret
  403d54:	mov	x24, x20
  403d58:	cbnz	w4, 403d60 <ferror@plt+0x2180>
  403d5c:	add	x24, x20, #0x1
  403d60:	cmp	x0, x24
  403d64:	b.cs	403dbc <ferror@plt+0x21dc>  // b.hs, b.nlast
  403d68:	sub	x1, x24, x0
  403d6c:	blr	x22
  403d70:	cmn	w0, #0x1
  403d74:	b.eq	403dbc <ferror@plt+0x21dc>  // b.none
  403d78:	str	w0, [x23, x19, lsl #2]
  403d7c:	add	x19, x19, #0x1
  403d80:	ldrsb	w0, [x24]
  403d84:	cbz	w0, 403da4 <ferror@plt+0x21c4>
  403d88:	mov	x0, x20
  403d8c:	ldrsb	w4, [x0, #1]!
  403d90:	cbz	w4, 403da4 <ferror@plt+0x21c4>
  403d94:	cmp	x21, x19
  403d98:	b.ls	403d3c <ferror@plt+0x215c>  // b.plast
  403d9c:	mov	x20, x0
  403da0:	b	403d20 <ferror@plt+0x2140>
  403da4:	mov	w0, w19
  403da8:	ldp	x19, x20, [sp, #16]
  403dac:	ldp	x21, x22, [sp, #32]
  403db0:	ldp	x23, x24, [sp, #48]
  403db4:	ldp	x29, x30, [sp], #64
  403db8:	ret
  403dbc:	ldp	x21, x22, [sp, #32]
  403dc0:	ldp	x23, x24, [sp, #48]
  403dc4:	mov	w0, #0xffffffff            	// #-1
  403dc8:	ldp	x19, x20, [sp, #16]
  403dcc:	ldp	x29, x30, [sp], #64
  403dd0:	ret
  403dd4:	mov	w0, #0xffffffff            	// #-1
  403dd8:	ret
  403ddc:	nop
  403de0:	cbz	x0, 403e5c <ferror@plt+0x227c>
  403de4:	stp	x29, x30, [sp, #-32]!
  403de8:	mov	x29, sp
  403dec:	str	x19, [sp, #16]
  403df0:	mov	x19, x3
  403df4:	mov	x3, x4
  403df8:	cmp	x19, #0x0
  403dfc:	ldrsb	w4, [x0]
  403e00:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403e04:	b.eq	403e54 <ferror@plt+0x2274>  // b.none
  403e08:	ldr	x5, [x19]
  403e0c:	cmp	x5, x2
  403e10:	b.hi	403e54 <ferror@plt+0x2274>  // b.pmore
  403e14:	cmp	w4, #0x2b
  403e18:	b.eq	403e44 <ferror@plt+0x2264>  // b.none
  403e1c:	str	xzr, [x19]
  403e20:	bl	403cd8 <ferror@plt+0x20f8>
  403e24:	cmp	w0, #0x0
  403e28:	b.le	403e38 <ferror@plt+0x2258>
  403e2c:	ldr	x1, [x19]
  403e30:	add	x1, x1, w0, sxtw
  403e34:	str	x1, [x19]
  403e38:	ldr	x19, [sp, #16]
  403e3c:	ldp	x29, x30, [sp], #32
  403e40:	ret
  403e44:	add	x0, x0, #0x1
  403e48:	add	x1, x1, x5, lsl #2
  403e4c:	sub	x2, x2, x5
  403e50:	b	403e20 <ferror@plt+0x2240>
  403e54:	mov	w0, #0xffffffff            	// #-1
  403e58:	b	403e38 <ferror@plt+0x2258>
  403e5c:	mov	w0, #0xffffffff            	// #-1
  403e60:	ret
  403e64:	nop
  403e68:	cmp	x2, #0x0
  403e6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403e70:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403e74:	b.eq	403f50 <ferror@plt+0x2370>  // b.none
  403e78:	stp	x29, x30, [sp, #-64]!
  403e7c:	mov	x29, sp
  403e80:	stp	x19, x20, [sp, #16]
  403e84:	mov	x20, x2
  403e88:	mov	x19, x0
  403e8c:	stp	x21, x22, [sp, #32]
  403e90:	mov	w21, #0x1                   	// #1
  403e94:	str	x23, [sp, #48]
  403e98:	mov	x23, x1
  403e9c:	ldrsb	w3, [x0]
  403ea0:	cbz	w3, 403f38 <ferror@plt+0x2358>
  403ea4:	nop
  403ea8:	cmp	w3, #0x2c
  403eac:	ldrsb	w3, [x19, #1]
  403eb0:	b.eq	403ec8 <ferror@plt+0x22e8>  // b.none
  403eb4:	cbz	w3, 403f14 <ferror@plt+0x2334>
  403eb8:	add	x19, x19, #0x1
  403ebc:	cmp	w3, #0x2c
  403ec0:	ldrsb	w3, [x19, #1]
  403ec4:	b.ne	403eb4 <ferror@plt+0x22d4>  // b.any
  403ec8:	mov	x22, x19
  403ecc:	cbz	w3, 403f14 <ferror@plt+0x2334>
  403ed0:	cmp	x0, x22
  403ed4:	b.cs	403f20 <ferror@plt+0x2340>  // b.hs, b.nlast
  403ed8:	sub	x1, x22, x0
  403edc:	blr	x20
  403ee0:	tbnz	w0, #31, 403f24 <ferror@plt+0x2344>
  403ee4:	asr	w2, w0, #3
  403ee8:	and	w0, w0, #0x7
  403eec:	lsl	w0, w21, w0
  403ef0:	ldrb	w1, [x23, w2, sxtw]
  403ef4:	orr	w0, w0, w1
  403ef8:	strb	w0, [x23, w2, sxtw]
  403efc:	ldrsb	w0, [x22]
  403f00:	cbz	w0, 403f38 <ferror@plt+0x2358>
  403f04:	ldrsb	w3, [x19, #1]!
  403f08:	cbz	w3, 403f38 <ferror@plt+0x2358>
  403f0c:	mov	x0, x19
  403f10:	b	403ea8 <ferror@plt+0x22c8>
  403f14:	add	x22, x19, #0x1
  403f18:	cmp	x0, x22
  403f1c:	b.cc	403ed8 <ferror@plt+0x22f8>  // b.lo, b.ul, b.last
  403f20:	mov	w0, #0xffffffff            	// #-1
  403f24:	ldp	x19, x20, [sp, #16]
  403f28:	ldp	x21, x22, [sp, #32]
  403f2c:	ldr	x23, [sp, #48]
  403f30:	ldp	x29, x30, [sp], #64
  403f34:	ret
  403f38:	mov	w0, #0x0                   	// #0
  403f3c:	ldp	x19, x20, [sp, #16]
  403f40:	ldp	x21, x22, [sp, #32]
  403f44:	ldr	x23, [sp, #48]
  403f48:	ldp	x29, x30, [sp], #64
  403f4c:	ret
  403f50:	mov	w0, #0xffffffea            	// #-22
  403f54:	ret
  403f58:	cmp	x2, #0x0
  403f5c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403f60:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403f64:	b.eq	404024 <ferror@plt+0x2444>  // b.none
  403f68:	stp	x29, x30, [sp, #-48]!
  403f6c:	mov	x29, sp
  403f70:	stp	x19, x20, [sp, #16]
  403f74:	mov	x19, x0
  403f78:	stp	x21, x22, [sp, #32]
  403f7c:	mov	x21, x2
  403f80:	mov	x22, x1
  403f84:	ldrsb	w3, [x0]
  403f88:	cbz	w3, 404010 <ferror@plt+0x2430>
  403f8c:	nop
  403f90:	cmp	w3, #0x2c
  403f94:	ldrsb	w3, [x19, #1]
  403f98:	b.eq	403fb0 <ferror@plt+0x23d0>  // b.none
  403f9c:	cbz	w3, 403ff0 <ferror@plt+0x2410>
  403fa0:	add	x19, x19, #0x1
  403fa4:	cmp	w3, #0x2c
  403fa8:	ldrsb	w3, [x19, #1]
  403fac:	b.ne	403f9c <ferror@plt+0x23bc>  // b.any
  403fb0:	mov	x20, x19
  403fb4:	cbz	w3, 403ff0 <ferror@plt+0x2410>
  403fb8:	cmp	x0, x20
  403fbc:	b.cs	403ffc <ferror@plt+0x241c>  // b.hs, b.nlast
  403fc0:	sub	x1, x20, x0
  403fc4:	blr	x21
  403fc8:	tbnz	x0, #63, 404000 <ferror@plt+0x2420>
  403fcc:	ldr	x2, [x22]
  403fd0:	orr	x0, x2, x0
  403fd4:	str	x0, [x22]
  403fd8:	ldrsb	w0, [x20]
  403fdc:	cbz	w0, 404010 <ferror@plt+0x2430>
  403fe0:	ldrsb	w3, [x19, #1]!
  403fe4:	cbz	w3, 404010 <ferror@plt+0x2430>
  403fe8:	mov	x0, x19
  403fec:	b	403f90 <ferror@plt+0x23b0>
  403ff0:	add	x20, x19, #0x1
  403ff4:	cmp	x0, x20
  403ff8:	b.cc	403fc0 <ferror@plt+0x23e0>  // b.lo, b.ul, b.last
  403ffc:	mov	w0, #0xffffffff            	// #-1
  404000:	ldp	x19, x20, [sp, #16]
  404004:	ldp	x21, x22, [sp, #32]
  404008:	ldp	x29, x30, [sp], #48
  40400c:	ret
  404010:	mov	w0, #0x0                   	// #0
  404014:	ldp	x19, x20, [sp, #16]
  404018:	ldp	x21, x22, [sp, #32]
  40401c:	ldp	x29, x30, [sp], #48
  404020:	ret
  404024:	mov	w0, #0xffffffea            	// #-22
  404028:	ret
  40402c:	nop
  404030:	stp	x29, x30, [sp, #-80]!
  404034:	mov	x29, sp
  404038:	str	xzr, [sp, #72]
  40403c:	cbz	x0, 4040d0 <ferror@plt+0x24f0>
  404040:	stp	x19, x20, [sp, #16]
  404044:	mov	x19, x0
  404048:	mov	x20, x2
  40404c:	stp	x21, x22, [sp, #32]
  404050:	mov	w21, w3
  404054:	stp	x23, x24, [sp, #48]
  404058:	mov	x23, x1
  40405c:	str	w3, [x1]
  404060:	str	w3, [x2]
  404064:	bl	401b60 <__errno_location@plt>
  404068:	str	wzr, [x0]
  40406c:	mov	x22, x0
  404070:	ldrsb	w0, [x19]
  404074:	cmp	w0, #0x3a
  404078:	b.eq	4040dc <ferror@plt+0x24fc>  // b.none
  40407c:	add	x24, sp, #0x48
  404080:	mov	x0, x19
  404084:	mov	x1, x24
  404088:	mov	w2, #0xa                   	// #10
  40408c:	bl	401a20 <strtol@plt>
  404090:	str	w0, [x23]
  404094:	str	w0, [x20]
  404098:	ldr	w0, [x22]
  40409c:	cbnz	w0, 404114 <ferror@plt+0x2534>
  4040a0:	ldr	x2, [sp, #72]
  4040a4:	cmp	x2, #0x0
  4040a8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4040ac:	b.eq	404114 <ferror@plt+0x2534>  // b.none
  4040b0:	ldrsb	w3, [x2]
  4040b4:	cmp	w3, #0x3a
  4040b8:	b.eq	404128 <ferror@plt+0x2548>  // b.none
  4040bc:	cmp	w3, #0x2d
  4040c0:	b.eq	404144 <ferror@plt+0x2564>  // b.none
  4040c4:	ldp	x19, x20, [sp, #16]
  4040c8:	ldp	x21, x22, [sp, #32]
  4040cc:	ldp	x23, x24, [sp, #48]
  4040d0:	mov	w0, #0x0                   	// #0
  4040d4:	ldp	x29, x30, [sp], #80
  4040d8:	ret
  4040dc:	add	x19, x19, #0x1
  4040e0:	add	x1, sp, #0x48
  4040e4:	mov	x0, x19
  4040e8:	mov	w2, #0xa                   	// #10
  4040ec:	bl	401a20 <strtol@plt>
  4040f0:	str	w0, [x20]
  4040f4:	ldr	w0, [x22]
  4040f8:	cbnz	w0, 404114 <ferror@plt+0x2534>
  4040fc:	ldr	x0, [sp, #72]
  404100:	cbz	x0, 404114 <ferror@plt+0x2534>
  404104:	ldrsb	w1, [x0]
  404108:	cmp	w1, #0x0
  40410c:	ccmp	x0, x19, #0x4, eq  // eq = none
  404110:	b.ne	4040c4 <ferror@plt+0x24e4>  // b.any
  404114:	mov	w0, #0xffffffff            	// #-1
  404118:	ldp	x19, x20, [sp, #16]
  40411c:	ldp	x21, x22, [sp, #32]
  404120:	ldp	x23, x24, [sp, #48]
  404124:	b	4040d4 <ferror@plt+0x24f4>
  404128:	ldrsb	w1, [x2, #1]
  40412c:	cbnz	w1, 404144 <ferror@plt+0x2564>
  404130:	ldp	x23, x24, [sp, #48]
  404134:	str	w21, [x20]
  404138:	ldp	x19, x20, [sp, #16]
  40413c:	ldp	x21, x22, [sp, #32]
  404140:	b	4040d4 <ferror@plt+0x24f4>
  404144:	str	wzr, [x22]
  404148:	add	x19, x2, #0x1
  40414c:	mov	x1, x24
  404150:	mov	x0, x19
  404154:	mov	w2, #0xa                   	// #10
  404158:	str	xzr, [sp, #72]
  40415c:	bl	401a20 <strtol@plt>
  404160:	str	w0, [x20]
  404164:	ldr	w0, [x22]
  404168:	cbz	w0, 4040fc <ferror@plt+0x251c>
  40416c:	b	404114 <ferror@plt+0x2534>
  404170:	cmp	x1, #0x0
  404174:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404178:	b.eq	40424c <ferror@plt+0x266c>  // b.none
  40417c:	stp	x29, x30, [sp, #-80]!
  404180:	mov	x29, sp
  404184:	stp	x19, x20, [sp, #16]
  404188:	mov	x19, x1
  40418c:	stp	x21, x22, [sp, #32]
  404190:	add	x22, sp, #0x48
  404194:	str	x23, [sp, #48]
  404198:	add	x23, sp, #0x40
  40419c:	b	4041c0 <ferror@plt+0x25e0>
  4041a0:	cmp	x20, #0x0
  4041a4:	add	x19, x3, x4
  4041a8:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4041ac:	ccmp	x21, x4, #0x0, ne  // ne = any
  4041b0:	b.ne	404234 <ferror@plt+0x2654>  // b.any
  4041b4:	bl	4018d0 <strncmp@plt>
  4041b8:	cbnz	w0, 404234 <ferror@plt+0x2654>
  4041bc:	add	x0, x20, x21
  4041c0:	mov	x1, x23
  4041c4:	bl	402b68 <ferror@plt+0xf88>
  4041c8:	mov	x1, x22
  4041cc:	mov	x20, x0
  4041d0:	mov	x0, x19
  4041d4:	bl	402b68 <ferror@plt+0xf88>
  4041d8:	ldp	x21, x4, [sp, #64]
  4041dc:	mov	x3, x0
  4041e0:	mov	x1, x3
  4041e4:	mov	x0, x20
  4041e8:	mov	x2, x21
  4041ec:	adds	x5, x21, x4
  4041f0:	b.eq	40421c <ferror@plt+0x263c>  // b.none
  4041f4:	cmp	x5, #0x1
  4041f8:	b.ne	4041a0 <ferror@plt+0x25c0>  // b.any
  4041fc:	cbz	x20, 40420c <ferror@plt+0x262c>
  404200:	ldrsb	w5, [x20]
  404204:	cmp	w5, #0x2f
  404208:	b.eq	40421c <ferror@plt+0x263c>  // b.none
  40420c:	cbz	x3, 404234 <ferror@plt+0x2654>
  404210:	ldrsb	w5, [x3]
  404214:	cmp	w5, #0x2f
  404218:	b.ne	4041a0 <ferror@plt+0x25c0>  // b.any
  40421c:	mov	w0, #0x1                   	// #1
  404220:	ldp	x19, x20, [sp, #16]
  404224:	ldp	x21, x22, [sp, #32]
  404228:	ldr	x23, [sp, #48]
  40422c:	ldp	x29, x30, [sp], #80
  404230:	ret
  404234:	mov	w0, #0x0                   	// #0
  404238:	ldp	x19, x20, [sp, #16]
  40423c:	ldp	x21, x22, [sp, #32]
  404240:	ldr	x23, [sp, #48]
  404244:	ldp	x29, x30, [sp], #80
  404248:	ret
  40424c:	mov	w0, #0x0                   	// #0
  404250:	ret
  404254:	nop
  404258:	stp	x29, x30, [sp, #-64]!
  40425c:	mov	x29, sp
  404260:	stp	x19, x20, [sp, #16]
  404264:	mov	x19, x1
  404268:	orr	x1, x0, x1
  40426c:	cbz	x1, 4042ec <ferror@plt+0x270c>
  404270:	stp	x21, x22, [sp, #32]
  404274:	mov	x20, x0
  404278:	mov	x21, x2
  40427c:	cbz	x0, 404300 <ferror@plt+0x2720>
  404280:	cbz	x19, 404318 <ferror@plt+0x2738>
  404284:	stp	x23, x24, [sp, #48]
  404288:	bl	401780 <strlen@plt>
  40428c:	mov	x23, x0
  404290:	mvn	x0, x0
  404294:	mov	x22, #0x0                   	// #0
  404298:	cmp	x21, x0
  40429c:	b.hi	4042d4 <ferror@plt+0x26f4>  // b.pmore
  4042a0:	add	x24, x21, x23
  4042a4:	add	x0, x24, #0x1
  4042a8:	bl	4018a0 <malloc@plt>
  4042ac:	mov	x22, x0
  4042b0:	cbz	x0, 4042d4 <ferror@plt+0x26f4>
  4042b4:	mov	x1, x20
  4042b8:	mov	x2, x23
  4042bc:	bl	401750 <memcpy@plt>
  4042c0:	mov	x2, x21
  4042c4:	mov	x1, x19
  4042c8:	add	x0, x22, x23
  4042cc:	bl	401750 <memcpy@plt>
  4042d0:	strb	wzr, [x22, x24]
  4042d4:	mov	x0, x22
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	ldp	x21, x22, [sp, #32]
  4042e0:	ldp	x23, x24, [sp, #48]
  4042e4:	ldp	x29, x30, [sp], #64
  4042e8:	ret
  4042ec:	ldp	x19, x20, [sp, #16]
  4042f0:	adrp	x0, 405000 <ferror@plt+0x3420>
  4042f4:	ldp	x29, x30, [sp], #64
  4042f8:	add	x0, x0, #0x318
  4042fc:	b	401980 <strdup@plt>
  404300:	mov	x0, x19
  404304:	mov	x1, x2
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldp	x21, x22, [sp, #32]
  404310:	ldp	x29, x30, [sp], #64
  404314:	b	401a70 <strndup@plt>
  404318:	ldp	x19, x20, [sp, #16]
  40431c:	ldp	x21, x22, [sp, #32]
  404320:	ldp	x29, x30, [sp], #64
  404324:	b	401980 <strdup@plt>
  404328:	stp	x29, x30, [sp, #-32]!
  40432c:	mov	x2, #0x0                   	// #0
  404330:	mov	x29, sp
  404334:	stp	x19, x20, [sp, #16]
  404338:	mov	x20, x0
  40433c:	mov	x19, x1
  404340:	cbz	x1, 404350 <ferror@plt+0x2770>
  404344:	mov	x0, x1
  404348:	bl	401780 <strlen@plt>
  40434c:	mov	x2, x0
  404350:	mov	x1, x19
  404354:	mov	x0, x20
  404358:	ldp	x19, x20, [sp, #16]
  40435c:	ldp	x29, x30, [sp], #32
  404360:	b	404258 <ferror@plt+0x2678>
  404364:	nop
  404368:	stp	x29, x30, [sp, #-288]!
  40436c:	mov	w9, #0xffffffd0            	// #-48
  404370:	mov	w8, #0xffffff80            	// #-128
  404374:	mov	x29, sp
  404378:	add	x10, sp, #0xf0
  40437c:	add	x11, sp, #0x120
  404380:	stp	x11, x11, [sp, #80]
  404384:	str	x10, [sp, #96]
  404388:	stp	w9, w8, [sp, #104]
  40438c:	ldp	x10, x11, [sp, #80]
  404390:	str	x19, [sp, #16]
  404394:	ldp	x8, x9, [sp, #96]
  404398:	mov	x19, x0
  40439c:	add	x0, sp, #0x48
  4043a0:	stp	x10, x11, [sp, #32]
  4043a4:	stp	x8, x9, [sp, #48]
  4043a8:	str	q0, [sp, #112]
  4043ac:	str	q1, [sp, #128]
  4043b0:	str	q2, [sp, #144]
  4043b4:	str	q3, [sp, #160]
  4043b8:	str	q4, [sp, #176]
  4043bc:	str	q5, [sp, #192]
  4043c0:	str	q6, [sp, #208]
  4043c4:	str	q7, [sp, #224]
  4043c8:	stp	x2, x3, [sp, #240]
  4043cc:	add	x2, sp, #0x20
  4043d0:	stp	x4, x5, [sp, #256]
  4043d4:	stp	x6, x7, [sp, #272]
  4043d8:	bl	401a60 <vasprintf@plt>
  4043dc:	tbnz	w0, #31, 40440c <ferror@plt+0x282c>
  4043e0:	ldr	x1, [sp, #72]
  4043e4:	sxtw	x2, w0
  4043e8:	mov	x0, x19
  4043ec:	bl	404258 <ferror@plt+0x2678>
  4043f0:	mov	x19, x0
  4043f4:	ldr	x0, [sp, #72]
  4043f8:	bl	401a30 <free@plt>
  4043fc:	mov	x0, x19
  404400:	ldr	x19, [sp, #16]
  404404:	ldp	x29, x30, [sp], #288
  404408:	ret
  40440c:	mov	x19, #0x0                   	// #0
  404410:	mov	x0, x19
  404414:	ldr	x19, [sp, #16]
  404418:	ldp	x29, x30, [sp], #288
  40441c:	ret
  404420:	stp	x29, x30, [sp, #-80]!
  404424:	mov	x29, sp
  404428:	stp	x21, x22, [sp, #32]
  40442c:	ldr	x21, [x0]
  404430:	stp	x19, x20, [sp, #16]
  404434:	mov	x19, x0
  404438:	ldrsb	w0, [x21]
  40443c:	cbz	w0, 404580 <ferror@plt+0x29a0>
  404440:	mov	x0, x21
  404444:	mov	x22, x2
  404448:	stp	x23, x24, [sp, #48]
  40444c:	mov	x24, x1
  404450:	mov	w23, w3
  404454:	mov	x1, x2
  404458:	bl	401a80 <strspn@plt>
  40445c:	add	x20, x21, x0
  404460:	ldrsb	w21, [x21, x0]
  404464:	cbz	w21, 404544 <ferror@plt+0x2964>
  404468:	cbz	w23, 4044ec <ferror@plt+0x290c>
  40446c:	adrp	x0, 405000 <ferror@plt+0x3420>
  404470:	mov	w1, w21
  404474:	add	x0, x0, #0x7f8
  404478:	bl	401a90 <strchr@plt>
  40447c:	cbz	x0, 40451c <ferror@plt+0x293c>
  404480:	add	x1, sp, #0x48
  404484:	add	x23, x20, #0x1
  404488:	mov	x0, x23
  40448c:	strb	w21, [sp, #72]
  404490:	strb	wzr, [sp, #73]
  404494:	bl	402bf0 <ferror@plt+0x1010>
  404498:	add	x1, x20, x0
  40449c:	str	x0, [x24]
  4044a0:	ldrsb	w1, [x1, #1]
  4044a4:	cmp	w1, #0x0
  4044a8:	ccmp	w21, w1, #0x0, ne  // ne = any
  4044ac:	b.ne	404544 <ferror@plt+0x2964>  // b.any
  4044b0:	add	x0, x0, #0x2
  4044b4:	add	x21, x20, x0
  4044b8:	ldrsb	w1, [x20, x0]
  4044bc:	cbz	w1, 4044cc <ferror@plt+0x28ec>
  4044c0:	mov	x0, x22
  4044c4:	bl	401a90 <strchr@plt>
  4044c8:	cbz	x0, 404544 <ferror@plt+0x2964>
  4044cc:	mov	x20, x23
  4044d0:	ldp	x23, x24, [sp, #48]
  4044d4:	str	x21, [x19]
  4044d8:	mov	x0, x20
  4044dc:	ldp	x19, x20, [sp, #16]
  4044e0:	ldp	x21, x22, [sp, #32]
  4044e4:	ldp	x29, x30, [sp], #80
  4044e8:	ret
  4044ec:	mov	x1, x22
  4044f0:	mov	x0, x20
  4044f4:	bl	401b30 <strcspn@plt>
  4044f8:	str	x0, [x24]
  4044fc:	add	x0, x20, x0
  404500:	ldp	x23, x24, [sp, #48]
  404504:	str	x0, [x19]
  404508:	mov	x0, x20
  40450c:	ldp	x19, x20, [sp, #16]
  404510:	ldp	x21, x22, [sp, #32]
  404514:	ldp	x29, x30, [sp], #80
  404518:	ret
  40451c:	mov	x1, x22
  404520:	mov	x0, x20
  404524:	bl	402bf0 <ferror@plt+0x1010>
  404528:	str	x0, [x24]
  40452c:	add	x21, x20, x0
  404530:	ldrsb	w1, [x20, x0]
  404534:	cbz	w1, 404564 <ferror@plt+0x2984>
  404538:	mov	x0, x22
  40453c:	bl	401a90 <strchr@plt>
  404540:	cbnz	x0, 404564 <ferror@plt+0x2984>
  404544:	ldp	x23, x24, [sp, #48]
  404548:	str	x20, [x19]
  40454c:	mov	x20, #0x0                   	// #0
  404550:	mov	x0, x20
  404554:	ldp	x19, x20, [sp, #16]
  404558:	ldp	x21, x22, [sp, #32]
  40455c:	ldp	x29, x30, [sp], #80
  404560:	ret
  404564:	ldp	x23, x24, [sp, #48]
  404568:	str	x21, [x19]
  40456c:	mov	x0, x20
  404570:	ldp	x19, x20, [sp, #16]
  404574:	ldp	x21, x22, [sp, #32]
  404578:	ldp	x29, x30, [sp], #80
  40457c:	ret
  404580:	mov	x20, #0x0                   	// #0
  404584:	mov	x0, x20
  404588:	ldp	x19, x20, [sp, #16]
  40458c:	ldp	x21, x22, [sp, #32]
  404590:	ldp	x29, x30, [sp], #80
  404594:	ret
  404598:	stp	x29, x30, [sp, #-32]!
  40459c:	mov	x29, sp
  4045a0:	str	x19, [sp, #16]
  4045a4:	mov	x19, x0
  4045a8:	b	4045b4 <ferror@plt+0x29d4>
  4045ac:	cmp	w0, #0xa
  4045b0:	b.eq	4045d4 <ferror@plt+0x29f4>  // b.none
  4045b4:	mov	x0, x19
  4045b8:	bl	401910 <fgetc@plt>
  4045bc:	cmn	w0, #0x1
  4045c0:	b.ne	4045ac <ferror@plt+0x29cc>  // b.any
  4045c4:	mov	w0, #0x1                   	// #1
  4045c8:	ldr	x19, [sp, #16]
  4045cc:	ldp	x29, x30, [sp], #32
  4045d0:	ret
  4045d4:	mov	w0, #0x0                   	// #0
  4045d8:	ldr	x19, [sp, #16]
  4045dc:	ldp	x29, x30, [sp], #32
  4045e0:	ret
  4045e4:	nop
  4045e8:	stp	x29, x30, [sp, #-48]!
  4045ec:	mov	x29, sp
  4045f0:	bl	401b70 <getenv@plt>
  4045f4:	cbz	x0, 40466c <ferror@plt+0x2a8c>
  4045f8:	stp	x19, x20, [sp, #16]
  4045fc:	mov	x19, x0
  404600:	str	xzr, [sp, #40]
  404604:	bl	401b60 <__errno_location@plt>
  404608:	mov	x20, x0
  40460c:	add	x1, sp, #0x28
  404610:	mov	x0, x19
  404614:	mov	w2, #0xa                   	// #10
  404618:	str	wzr, [x20]
  40461c:	bl	401a20 <strtol@plt>
  404620:	ldr	w1, [x20]
  404624:	cbnz	w1, 40465c <ferror@plt+0x2a7c>
  404628:	ldr	x1, [sp, #40]
  40462c:	cbz	x1, 40465c <ferror@plt+0x2a7c>
  404630:	ldrsb	w2, [x1]
  404634:	cmp	w2, #0x0
  404638:	ccmp	x1, x19, #0x0, eq  // eq = none
  40463c:	b.ls	40465c <ferror@plt+0x2a7c>  // b.plast
  404640:	sub	x2, x0, #0x1
  404644:	mov	x1, #0x7ffffffe            	// #2147483646
  404648:	cmp	x2, x1
  40464c:	b.hi	40465c <ferror@plt+0x2a7c>  // b.pmore
  404650:	ldp	x19, x20, [sp, #16]
  404654:	ldp	x29, x30, [sp], #48
  404658:	ret
  40465c:	mov	w0, #0xffffffff            	// #-1
  404660:	ldp	x19, x20, [sp, #16]
  404664:	ldp	x29, x30, [sp], #48
  404668:	ret
  40466c:	mov	w0, #0xffffffff            	// #-1
  404670:	b	404654 <ferror@plt+0x2a74>
  404674:	nop
  404678:	stp	x29, x30, [sp, #-64]!
  40467c:	mov	x29, sp
  404680:	add	x2, sp, #0x38
  404684:	stp	x19, x20, [sp, #16]
  404688:	mov	x20, x0
  40468c:	mov	x19, x1
  404690:	mov	w0, #0x1                   	// #1
  404694:	mov	x1, #0x5413                	// #21523
  404698:	str	x21, [sp, #32]
  40469c:	bl	401bb0 <ioctl@plt>
  4046a0:	cbz	w0, 4046e4 <ferror@plt+0x2b04>
  4046a4:	cbz	x20, 4046b8 <ferror@plt+0x2ad8>
  4046a8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4046ac:	add	x0, x0, #0x800
  4046b0:	bl	4045e8 <ferror@plt+0x2a08>
  4046b4:	str	w0, [x20]
  4046b8:	cbz	x19, 4046d0 <ferror@plt+0x2af0>
  4046bc:	adrp	x0, 405000 <ferror@plt+0x3420>
  4046c0:	add	x0, x0, #0x808
  4046c4:	bl	4045e8 <ferror@plt+0x2a08>
  4046c8:	mov	w21, w0
  4046cc:	str	w21, [x19]
  4046d0:	mov	w0, #0x0                   	// #0
  4046d4:	ldp	x19, x20, [sp, #16]
  4046d8:	ldr	x21, [sp, #32]
  4046dc:	ldp	x29, x30, [sp], #64
  4046e0:	ret
  4046e4:	ldrh	w21, [sp, #56]
  4046e8:	cbz	x20, 4046f8 <ferror@plt+0x2b18>
  4046ec:	ldrh	w0, [sp, #58]
  4046f0:	cbz	w0, 404708 <ferror@plt+0x2b28>
  4046f4:	str	w0, [x20]
  4046f8:	cbz	x19, 4046d0 <ferror@plt+0x2af0>
  4046fc:	cbz	w21, 4046bc <ferror@plt+0x2adc>
  404700:	str	w21, [x19]
  404704:	b	4046d0 <ferror@plt+0x2af0>
  404708:	adrp	x0, 405000 <ferror@plt+0x3420>
  40470c:	add	x0, x0, #0x800
  404710:	bl	4045e8 <ferror@plt+0x2a08>
  404714:	str	w0, [x20]
  404718:	b	4046f8 <ferror@plt+0x2b18>
  40471c:	nop
  404720:	stp	x29, x30, [sp, #-48]!
  404724:	mov	x1, #0x0                   	// #0
  404728:	mov	x29, sp
  40472c:	str	x19, [sp, #16]
  404730:	mov	w19, w0
  404734:	add	x0, sp, #0x2c
  404738:	str	wzr, [sp, #44]
  40473c:	bl	404678 <ferror@plt+0x2a98>
  404740:	ldr	w0, [sp, #44]
  404744:	cmp	w0, #0x0
  404748:	csel	w0, w0, w19, gt
  40474c:	ldr	x19, [sp, #16]
  404750:	ldp	x29, x30, [sp], #48
  404754:	ret
  404758:	stp	x29, x30, [sp, #-16]!
  40475c:	mov	w0, #0x0                   	// #0
  404760:	mov	x29, sp
  404764:	bl	401af0 <isatty@plt>
  404768:	mov	w1, #0x0                   	// #0
  40476c:	cbz	w0, 40477c <ferror@plt+0x2b9c>
  404770:	mov	w0, w1
  404774:	ldp	x29, x30, [sp], #16
  404778:	ret
  40477c:	mov	w0, #0x1                   	// #1
  404780:	bl	401af0 <isatty@plt>
  404784:	mov	w1, #0x1                   	// #1
  404788:	cbnz	w0, 404770 <ferror@plt+0x2b90>
  40478c:	mov	w0, #0x2                   	// #2
  404790:	bl	401af0 <isatty@plt>
  404794:	cmp	w0, #0x0
  404798:	mov	w1, #0xffffffea            	// #-22
  40479c:	mov	w0, #0x2                   	// #2
  4047a0:	csel	w1, w1, w0, eq  // eq = none
  4047a4:	mov	w0, w1
  4047a8:	ldp	x29, x30, [sp], #16
  4047ac:	ret
  4047b0:	stp	x29, x30, [sp, #-48]!
  4047b4:	mov	x29, sp
  4047b8:	stp	x19, x20, [sp, #16]
  4047bc:	mov	x20, x1
  4047c0:	stp	x21, x22, [sp, #32]
  4047c4:	mov	x22, x0
  4047c8:	mov	x21, x2
  4047cc:	cbz	x1, 4047d4 <ferror@plt+0x2bf4>
  4047d0:	str	xzr, [x1]
  4047d4:	cbz	x22, 4047dc <ferror@plt+0x2bfc>
  4047d8:	str	xzr, [x22]
  4047dc:	cbz	x21, 4047e4 <ferror@plt+0x2c04>
  4047e0:	str	xzr, [x21]
  4047e4:	bl	404758 <ferror@plt+0x2b78>
  4047e8:	mov	w1, w0
  4047ec:	tbnz	w0, #31, 404864 <ferror@plt+0x2c84>
  4047f0:	bl	4017f0 <ttyname@plt>
  4047f4:	mov	x19, x0
  4047f8:	cbz	x0, 404890 <ferror@plt+0x2cb0>
  4047fc:	cbz	x22, 404804 <ferror@plt+0x2c24>
  404800:	str	x0, [x22]
  404804:	orr	x0, x20, x21
  404808:	cbz	x0, 404878 <ferror@plt+0x2c98>
  40480c:	mov	x0, x19
  404810:	adrp	x1, 405000 <ferror@plt+0x3420>
  404814:	mov	x2, #0x5                   	// #5
  404818:	add	x1, x1, #0x810
  40481c:	bl	4018d0 <strncmp@plt>
  404820:	cmp	w0, #0x0
  404824:	add	x0, x19, #0x5
  404828:	csel	x19, x0, x19, eq  // eq = none
  40482c:	cbz	x20, 404838 <ferror@plt+0x2c58>
  404830:	str	x19, [x20]
  404834:	cbz	x21, 404878 <ferror@plt+0x2c98>
  404838:	ldrsb	w20, [x19]
  40483c:	cbz	w20, 404878 <ferror@plt+0x2c98>
  404840:	bl	401a10 <__ctype_b_loc@plt>
  404844:	ldr	x1, [x0]
  404848:	b	404854 <ferror@plt+0x2c74>
  40484c:	ldrsb	w20, [x19, #1]!
  404850:	cbz	w20, 404878 <ferror@plt+0x2c98>
  404854:	ldrh	w0, [x1, w20, sxtw #1]
  404858:	tbz	w0, #11, 40484c <ferror@plt+0x2c6c>
  40485c:	mov	w1, #0x0                   	// #0
  404860:	str	x19, [x21]
  404864:	mov	w0, w1
  404868:	ldp	x19, x20, [sp, #16]
  40486c:	ldp	x21, x22, [sp, #32]
  404870:	ldp	x29, x30, [sp], #48
  404874:	ret
  404878:	mov	w1, #0x0                   	// #0
  40487c:	mov	w0, w1
  404880:	ldp	x19, x20, [sp, #16]
  404884:	ldp	x21, x22, [sp, #32]
  404888:	ldp	x29, x30, [sp], #48
  40488c:	ret
  404890:	mov	w1, #0xffffffff            	// #-1
  404894:	b	404864 <ferror@plt+0x2c84>
  404898:	stp	x29, x30, [sp, #-32]!
  40489c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4048a0:	mov	x29, sp
  4048a4:	str	x19, [sp, #16]
  4048a8:	mov	x19, x0
  4048ac:	add	x0, x1, #0x818
  4048b0:	bl	401b70 <getenv@plt>
  4048b4:	cmp	x0, #0x0
  4048b8:	mov	w1, #0xffffffea            	// #-22
  4048bc:	str	x0, [x19]
  4048c0:	csel	w0, w1, wzr, ne  // ne = any
  4048c4:	ldr	x19, [sp, #16]
  4048c8:	ldp	x29, x30, [sp], #32
  4048cc:	ret
  4048d0:	stp	x29, x30, [sp, #-64]!
  4048d4:	mov	x2, #0x3                   	// #3
  4048d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4048dc:	mov	x29, sp
  4048e0:	add	x1, x1, #0x828
  4048e4:	stp	x19, x20, [sp, #16]
  4048e8:	mov	x20, x0
  4048ec:	stp	x21, x22, [sp, #32]
  4048f0:	bl	401a40 <strncasecmp@plt>
  4048f4:	cmp	w0, #0x0
  4048f8:	add	x2, x20, #0x3
  4048fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  404900:	csel	x20, x2, x20, eq  // eq = none
  404904:	add	x1, x1, #0x830
  404908:	mov	x0, x20
  40490c:	mov	x2, #0x2                   	// #2
  404910:	bl	401a40 <strncasecmp@plt>
  404914:	cbz	w0, 404974 <ferror@plt+0x2d94>
  404918:	adrp	x0, 405000 <ferror@plt+0x3420>
  40491c:	adrp	x21, 416000 <ferror@plt+0x14420>
  404920:	add	x0, x0, #0x820
  404924:	add	x21, x21, #0xbd8
  404928:	mov	x19, #0x0                   	// #0
  40492c:	b	404944 <ferror@plt+0x2d64>
  404930:	add	x19, x19, #0x1
  404934:	cmp	x19, #0x22
  404938:	b.eq	404a34 <ferror@plt+0x2e54>  // b.none
  40493c:	lsl	x1, x19, #4
  404940:	ldr	x0, [x1, x21]
  404944:	mov	x1, x20
  404948:	bl	401960 <strcasecmp@plt>
  40494c:	cbnz	w0, 404930 <ferror@plt+0x2d50>
  404950:	adrp	x0, 416000 <ferror@plt+0x14420>
  404954:	add	x0, x0, #0xbd8
  404958:	add	x19, x0, x19, lsl #4
  40495c:	ldr	w19, [x19, #8]
  404960:	mov	w0, w19
  404964:	ldp	x19, x20, [sp, #16]
  404968:	ldp	x21, x22, [sp, #32]
  40496c:	ldp	x29, x30, [sp], #64
  404970:	ret
  404974:	add	x21, x20, #0x2
  404978:	adrp	x1, 405000 <ferror@plt+0x3420>
  40497c:	mov	x0, x21
  404980:	add	x1, x1, #0x838
  404984:	mov	x2, #0x4                   	// #4
  404988:	str	xzr, [sp, #56]
  40498c:	bl	401a40 <strncasecmp@plt>
  404990:	mov	w22, w0
  404994:	cbz	w0, 404a4c <ferror@plt+0x2e6c>
  404998:	adrp	x1, 405000 <ferror@plt+0x3420>
  40499c:	mov	x0, x21
  4049a0:	add	x1, x1, #0x840
  4049a4:	mov	x2, #0x4                   	// #4
  4049a8:	mov	w22, #0x0                   	// #0
  4049ac:	bl	401a40 <strncasecmp@plt>
  4049b0:	cbnz	w0, 4049bc <ferror@plt+0x2ddc>
  4049b4:	add	x21, x20, #0x6
  4049b8:	mov	w22, #0x1                   	// #1
  4049bc:	bl	401a10 <__ctype_b_loc@plt>
  4049c0:	ldrsb	x1, [x21]
  4049c4:	ldr	x0, [x0]
  4049c8:	ldrh	w0, [x0, x1, lsl #1]
  4049cc:	tbz	w0, #11, 404a34 <ferror@plt+0x2e54>
  4049d0:	bl	401b60 <__errno_location@plt>
  4049d4:	mov	x20, x0
  4049d8:	add	x1, sp, #0x38
  4049dc:	mov	x0, x21
  4049e0:	mov	w2, #0xa                   	// #10
  4049e4:	str	wzr, [x20]
  4049e8:	bl	401a20 <strtol@plt>
  4049ec:	mov	x19, x0
  4049f0:	ldr	x0, [sp, #56]
  4049f4:	cmp	x0, #0x0
  4049f8:	ccmp	x21, x0, #0x4, ne  // ne = any
  4049fc:	b.eq	404a34 <ferror@plt+0x2e54>  // b.none
  404a00:	ldr	w0, [x20]
  404a04:	cmp	w0, #0x0
  404a08:	ccmp	w19, #0x0, #0x1, eq  // eq = none
  404a0c:	b.lt	404a34 <ferror@plt+0x2e54>  // b.tstop
  404a10:	cbz	w22, 404a54 <ferror@plt+0x2e74>
  404a14:	bl	4017d0 <__libc_current_sigrtmax@plt>
  404a18:	sub	w19, w0, w19
  404a1c:	bl	4018f0 <__libc_current_sigrtmin@plt>
  404a20:	cmp	w0, w19
  404a24:	b.gt	404a34 <ferror@plt+0x2e54>
  404a28:	bl	4017d0 <__libc_current_sigrtmax@plt>
  404a2c:	cmp	w19, w0
  404a30:	b.le	404960 <ferror@plt+0x2d80>
  404a34:	mov	w19, #0xffffffff            	// #-1
  404a38:	mov	w0, w19
  404a3c:	ldp	x19, x20, [sp, #16]
  404a40:	ldp	x21, x22, [sp, #32]
  404a44:	ldp	x29, x30, [sp], #64
  404a48:	ret
  404a4c:	add	x21, x20, #0x6
  404a50:	b	4049bc <ferror@plt+0x2ddc>
  404a54:	bl	4018f0 <__libc_current_sigrtmin@plt>
  404a58:	add	w19, w0, w19
  404a5c:	b	404a1c <ferror@plt+0x2e3c>
  404a60:	adrp	x3, 416000 <ferror@plt+0x14420>
  404a64:	mov	w2, #0x1                   	// #1
  404a68:	add	x3, x3, #0xbd8
  404a6c:	mov	x1, #0x0                   	// #0
  404a70:	b	404a88 <ferror@plt+0x2ea8>
  404a74:	add	x1, x1, #0x1
  404a78:	cmp	x1, #0x22
  404a7c:	b.eq	404aa4 <ferror@plt+0x2ec4>  // b.none
  404a80:	add	x2, x3, x1, lsl #4
  404a84:	ldr	w2, [x2, #8]
  404a88:	cmp	w2, w0
  404a8c:	b.ne	404a74 <ferror@plt+0x2e94>  // b.any
  404a90:	lsl	x1, x1, #4
  404a94:	adrp	x0, 416000 <ferror@plt+0x14420>
  404a98:	add	x0, x0, #0xbd8
  404a9c:	ldr	x0, [x0, x1]
  404aa0:	ret
  404aa4:	mov	x0, #0x0                   	// #0
  404aa8:	ret
  404aac:	nop
  404ab0:	mov	x3, x0
  404ab4:	cmp	x0, #0x21
  404ab8:	b.hi	404af4 <ferror@plt+0x2f14>  // b.pmore
  404abc:	cbz	x1, 404ad4 <ferror@plt+0x2ef4>
  404ac0:	lsl	x0, x0, #4
  404ac4:	adrp	x4, 416000 <ferror@plt+0x14420>
  404ac8:	add	x4, x4, #0xbd8
  404acc:	ldr	x0, [x4, x0]
  404ad0:	str	x0, [x1]
  404ad4:	mov	w0, #0x0                   	// #0
  404ad8:	cbz	x2, 404af0 <ferror@plt+0x2f10>
  404adc:	adrp	x1, 416000 <ferror@plt+0x14420>
  404ae0:	add	x1, x1, #0xbd8
  404ae4:	add	x3, x1, x3, lsl #4
  404ae8:	ldr	w1, [x3, #8]
  404aec:	str	w1, [x2]
  404af0:	ret
  404af4:	mov	w0, #0xffffffff            	// #-1
  404af8:	ret
  404afc:	nop
  404b00:	mov	x12, #0x2060                	// #8288
  404b04:	sub	sp, sp, x12
  404b08:	mov	w3, w0
  404b0c:	mov	x4, x1
  404b10:	adrp	x2, 405000 <ferror@plt+0x3420>
  404b14:	add	x2, x2, #0x948
  404b18:	stp	x29, x30, [sp]
  404b1c:	mov	x29, sp
  404b20:	mov	x1, #0x2000                	// #8192
  404b24:	stp	x23, x24, [sp, #48]
  404b28:	add	x23, sp, #0x60
  404b2c:	mov	x0, x23
  404b30:	stp	x19, x20, [sp, #16]
  404b34:	bl	401860 <snprintf@plt>
  404b38:	mov	x0, x23
  404b3c:	mov	w1, #0x0                   	// #0
  404b40:	mov	x19, #0x0                   	// #0
  404b44:	bl	4018b0 <open@plt>
  404b48:	tbnz	w0, #31, 404c38 <ferror@plt+0x3058>
  404b4c:	stp	x25, x26, [sp, #64]
  404b50:	mov	x25, #0xb280                	// #45696
  404b54:	mov	x20, #0x2000                	// #8192
  404b58:	add	x26, sp, #0x50
  404b5c:	mov	x2, x20
  404b60:	mov	x19, #0x0                   	// #0
  404b64:	mov	w24, #0x0                   	// #0
  404b68:	movk	x25, #0xee6, lsl #16
  404b6c:	mov	w1, #0x0                   	// #0
  404b70:	stp	x21, x22, [sp, #32]
  404b74:	mov	w21, w0
  404b78:	mov	x22, x23
  404b7c:	mov	x0, x23
  404b80:	bl	401920 <memset@plt>
  404b84:	mov	x2, x20
  404b88:	mov	x1, x22
  404b8c:	mov	w0, w21
  404b90:	bl	401ae0 <read@plt>
  404b94:	cmp	x0, #0x0
  404b98:	b.le	404bc8 <ferror@plt+0x2fe8>
  404b9c:	add	x22, x22, x0
  404ba0:	add	x19, x19, x0
  404ba4:	subs	x20, x20, x0
  404ba8:	b.eq	404bec <ferror@plt+0x300c>  // b.none
  404bac:	mov	x2, x20
  404bb0:	mov	x1, x22
  404bb4:	mov	w0, w21
  404bb8:	mov	w24, #0x0                   	// #0
  404bbc:	bl	401ae0 <read@plt>
  404bc0:	cmp	x0, #0x0
  404bc4:	b.gt	404b9c <ferror@plt+0x2fbc>
  404bc8:	b.eq	404be8 <ferror@plt+0x3008>  // b.none
  404bcc:	bl	401b60 <__errno_location@plt>
  404bd0:	ldr	w0, [x0]
  404bd4:	cmp	w0, #0xb
  404bd8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  404bdc:	b.ne	404be8 <ferror@plt+0x3008>  // b.any
  404be0:	cmp	w24, #0x4
  404be4:	b.le	404c54 <ferror@plt+0x3074>
  404be8:	cbz	x19, 404c28 <ferror@plt+0x3048>
  404bec:	mov	x1, x23
  404bf0:	mov	x2, #0x0                   	// #0
  404bf4:	mov	w0, #0x20                  	// #32
  404bf8:	ldrsb	w3, [x1]
  404bfc:	add	x2, x2, #0x1
  404c00:	cmp	x2, x19
  404c04:	cbnz	w3, 404c0c <ferror@plt+0x302c>
  404c08:	strb	w0, [x1]
  404c0c:	add	x1, x1, #0x1
  404c10:	b.cc	404bf8 <ferror@plt+0x3018>  // b.lo, b.ul, b.last
  404c14:	add	x1, sp, #0x5f
  404c18:	mov	x0, x23
  404c1c:	strb	wzr, [x1, x19]
  404c20:	bl	401980 <strdup@plt>
  404c24:	mov	x19, x0
  404c28:	mov	w0, w21
  404c2c:	bl	4019a0 <close@plt>
  404c30:	ldp	x21, x22, [sp, #32]
  404c34:	ldp	x25, x26, [sp, #64]
  404c38:	mov	x0, x19
  404c3c:	mov	x12, #0x2060                	// #8288
  404c40:	ldp	x29, x30, [sp]
  404c44:	ldp	x19, x20, [sp, #16]
  404c48:	ldp	x23, x24, [sp, #48]
  404c4c:	add	sp, sp, x12
  404c50:	ret
  404c54:	add	w24, w24, #0x1
  404c58:	mov	x0, x26
  404c5c:	mov	x1, #0x0                   	// #0
  404c60:	stp	xzr, x25, [sp, #80]
  404c64:	bl	401a50 <nanosleep@plt>
  404c68:	b	404b84 <ferror@plt+0x2fa4>
  404c6c:	nop
  404c70:	mov	x12, #0x1020                	// #4128
  404c74:	sub	sp, sp, x12
  404c78:	mov	w2, w0
  404c7c:	adrp	x1, 405000 <ferror@plt+0x3420>
  404c80:	add	x1, x1, #0x958
  404c84:	stp	x29, x30, [sp]
  404c88:	mov	x29, sp
  404c8c:	stp	x19, x20, [sp, #16]
  404c90:	add	x20, sp, #0x20
  404c94:	mov	x0, x20
  404c98:	bl	401800 <sprintf@plt>
  404c9c:	mov	x0, #0x8                   	// #8
  404ca0:	bl	4018a0 <malloc@plt>
  404ca4:	mov	x19, x0
  404ca8:	cbz	x0, 404cd4 <ferror@plt+0x30f4>
  404cac:	mov	x0, x20
  404cb0:	bl	401820 <opendir@plt>
  404cb4:	str	x0, [x19]
  404cb8:	cbz	x0, 404cd4 <ferror@plt+0x30f4>
  404cbc:	mov	x0, x19
  404cc0:	mov	x12, #0x1020                	// #4128
  404cc4:	ldp	x29, x30, [sp]
  404cc8:	ldp	x19, x20, [sp, #16]
  404ccc:	add	sp, sp, x12
  404cd0:	ret
  404cd4:	mov	x0, x19
  404cd8:	mov	x19, #0x0                   	// #0
  404cdc:	bl	401a30 <free@plt>
  404ce0:	mov	x0, x19
  404ce4:	mov	x12, #0x1020                	// #4128
  404ce8:	ldp	x29, x30, [sp]
  404cec:	ldp	x19, x20, [sp, #16]
  404cf0:	add	sp, sp, x12
  404cf4:	ret
  404cf8:	stp	x29, x30, [sp, #-32]!
  404cfc:	mov	x29, sp
  404d00:	str	x19, [sp, #16]
  404d04:	mov	x19, x0
  404d08:	cbz	x0, 404d18 <ferror@plt+0x3138>
  404d0c:	ldr	x0, [x0]
  404d10:	cbz	x0, 404d18 <ferror@plt+0x3138>
  404d14:	bl	401990 <closedir@plt>
  404d18:	mov	x0, x19
  404d1c:	ldr	x19, [sp, #16]
  404d20:	ldp	x29, x30, [sp], #32
  404d24:	b	401a30 <free@plt>
  404d28:	cmp	x0, #0x0
  404d2c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404d30:	b.eq	404e24 <ferror@plt+0x3244>  // b.none
  404d34:	stp	x29, x30, [sp, #-80]!
  404d38:	mov	x29, sp
  404d3c:	stp	x19, x20, [sp, #16]
  404d40:	stp	x21, x22, [sp, #32]
  404d44:	mov	x22, x0
  404d48:	mov	x21, x1
  404d4c:	stp	x23, x24, [sp, #48]
  404d50:	add	x24, sp, #0x48
  404d54:	str	wzr, [x1]
  404d58:	bl	401b60 <__errno_location@plt>
  404d5c:	mov	x23, x0
  404d60:	str	wzr, [x0]
  404d64:	nop
  404d68:	ldr	x0, [x22]
  404d6c:	bl	401970 <readdir@plt>
  404d70:	mov	x19, x0
  404d74:	cbz	x0, 404e04 <ferror@plt+0x3224>
  404d78:	bl	401a10 <__ctype_b_loc@plt>
  404d7c:	mov	x2, x0
  404d80:	ldrb	w4, [x19, #19]
  404d84:	add	x20, x19, #0x13
  404d88:	mov	x1, x24
  404d8c:	mov	x0, x20
  404d90:	ldr	x3, [x2]
  404d94:	mov	w2, #0xa                   	// #10
  404d98:	ldrh	w3, [x3, x4, lsl #1]
  404d9c:	tbnz	w3, #11, 404dc0 <ferror@plt+0x31e0>
  404da0:	ldr	w0, [x21]
  404da4:	cbz	w0, 404d68 <ferror@plt+0x3188>
  404da8:	mov	w0, #0x0                   	// #0
  404dac:	ldp	x19, x20, [sp, #16]
  404db0:	ldp	x21, x22, [sp, #32]
  404db4:	ldp	x23, x24, [sp, #48]
  404db8:	ldp	x29, x30, [sp], #80
  404dbc:	ret
  404dc0:	str	wzr, [x23]
  404dc4:	bl	401a20 <strtol@plt>
  404dc8:	str	w0, [x21]
  404dcc:	ldr	w1, [x23]
  404dd0:	cbnz	w1, 404dec <ferror@plt+0x320c>
  404dd4:	ldr	x1, [sp, #72]
  404dd8:	cmp	x20, x1
  404ddc:	b.eq	404dec <ferror@plt+0x320c>  // b.none
  404de0:	cbz	x1, 404da4 <ferror@plt+0x31c4>
  404de4:	ldrsb	w1, [x1]
  404de8:	cbz	w1, 404da4 <ferror@plt+0x31c4>
  404dec:	mov	w0, #0xffffffff            	// #-1
  404df0:	ldp	x19, x20, [sp, #16]
  404df4:	ldp	x21, x22, [sp, #32]
  404df8:	ldp	x23, x24, [sp, #48]
  404dfc:	ldp	x29, x30, [sp], #80
  404e00:	ret
  404e04:	ldr	w1, [x23]
  404e08:	mov	w0, #0x1                   	// #1
  404e0c:	cbnz	w1, 404dec <ferror@plt+0x320c>
  404e10:	ldp	x19, x20, [sp, #16]
  404e14:	ldp	x21, x22, [sp, #32]
  404e18:	ldp	x23, x24, [sp, #48]
  404e1c:	ldp	x29, x30, [sp], #80
  404e20:	ret
  404e24:	mov	w0, #0xffffffea            	// #-22
  404e28:	ret
  404e2c:	nop
  404e30:	adrp	x1, 405000 <ferror@plt+0x3420>
  404e34:	add	x1, x1, #0x968
  404e38:	b	404b00 <ferror@plt+0x2f20>
  404e3c:	nop
  404e40:	adrp	x1, 405000 <ferror@plt+0x3420>
  404e44:	add	x1, x1, #0x970
  404e48:	b	404b00 <ferror@plt+0x2f20>
  404e4c:	nop
  404e50:	stp	x29, x30, [sp, #-32]!
  404e54:	mov	x1, #0x18                  	// #24
  404e58:	mov	x0, #0x1                   	// #1
  404e5c:	mov	x29, sp
  404e60:	str	x19, [sp, #16]
  404e64:	bl	401950 <calloc@plt>
  404e68:	mov	x19, x0
  404e6c:	cbz	x0, 404e94 <ferror@plt+0x32b4>
  404e70:	adrp	x0, 405000 <ferror@plt+0x3420>
  404e74:	add	x0, x0, #0x978
  404e78:	bl	401820 <opendir@plt>
  404e7c:	str	x0, [x19]
  404e80:	cbz	x0, 404e94 <ferror@plt+0x32b4>
  404e84:	mov	x0, x19
  404e88:	ldr	x19, [sp, #16]
  404e8c:	ldp	x29, x30, [sp], #32
  404e90:	ret
  404e94:	mov	x0, x19
  404e98:	mov	x19, #0x0                   	// #0
  404e9c:	bl	401a30 <free@plt>
  404ea0:	mov	x0, x19
  404ea4:	ldr	x19, [sp, #16]
  404ea8:	ldp	x29, x30, [sp], #32
  404eac:	ret
  404eb0:	stp	x29, x30, [sp, #-32]!
  404eb4:	mov	x29, sp
  404eb8:	str	x19, [sp, #16]
  404ebc:	mov	x19, x0
  404ec0:	cbz	x0, 404ed0 <ferror@plt+0x32f0>
  404ec4:	ldr	x0, [x0]
  404ec8:	cbz	x0, 404ed0 <ferror@plt+0x32f0>
  404ecc:	bl	401990 <closedir@plt>
  404ed0:	mov	x0, x19
  404ed4:	ldr	x19, [sp, #16]
  404ed8:	ldp	x29, x30, [sp], #32
  404edc:	b	401a30 <free@plt>
  404ee0:	ldrb	w2, [x0, #20]
  404ee4:	cmp	x1, #0x0
  404ee8:	cset	w3, ne  // ne = any
  404eec:	str	x1, [x0, #8]
  404ef0:	bfxil	w2, w3, #0, #1
  404ef4:	strb	w2, [x0, #20]
  404ef8:	ret
  404efc:	nop
  404f00:	ldrb	w2, [x0, #20]
  404f04:	str	w1, [x0, #16]
  404f08:	orr	w2, w2, #0x2
  404f0c:	strb	w2, [x0, #20]
  404f10:	ret
  404f14:	nop
  404f18:	cmp	x0, #0x0
  404f1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404f20:	b.eq	405110 <ferror@plt+0x3530>  // b.none
  404f24:	mov	x12, #0x2160                	// #8544
  404f28:	sub	sp, sp, x12
  404f2c:	stp	x29, x30, [sp]
  404f30:	mov	x29, sp
  404f34:	stp	x19, x20, [sp, #16]
  404f38:	mov	x20, x0
  404f3c:	stp	x21, x22, [sp, #32]
  404f40:	add	x22, sp, #0x160
  404f44:	stp	x23, x24, [sp, #48]
  404f48:	adrp	x24, 405000 <ferror@plt+0x3420>
  404f4c:	add	x24, x24, #0x980
  404f50:	stp	x25, x26, [sp, #64]
  404f54:	mov	x25, x1
  404f58:	adrp	x26, 405000 <ferror@plt+0x3420>
  404f5c:	str	wzr, [x1]
  404f60:	add	x26, x26, #0x988
  404f64:	bl	401b60 <__errno_location@plt>
  404f68:	mov	x23, x0
  404f6c:	nop
  404f70:	ldr	x0, [x20]
  404f74:	str	wzr, [x23]
  404f78:	bl	401970 <readdir@plt>
  404f7c:	mov	x19, x0
  404f80:	cbz	x0, 4050fc <ferror@plt+0x351c>
  404f84:	bl	401a10 <__ctype_b_loc@plt>
  404f88:	ldrb	w1, [x19, #19]
  404f8c:	ldr	x0, [x0]
  404f90:	ldrh	w0, [x0, x1, lsl #1]
  404f94:	tbz	w0, #11, 404f70 <ferror@plt+0x3390>
  404f98:	ldrb	w0, [x20, #20]
  404f9c:	add	x19, x19, #0x13
  404fa0:	tbnz	w0, #1, 40509c <ferror@plt+0x34bc>
  404fa4:	tbz	w0, #0, 40503c <ferror@plt+0x345c>
  404fa8:	mov	x2, x24
  404fac:	mov	x1, #0x2000                	// #8192
  404fb0:	mov	x3, x19
  404fb4:	mov	x0, x22
  404fb8:	bl	401860 <snprintf@plt>
  404fbc:	ldr	x0, [x20]
  404fc0:	bl	401ac0 <dirfd@plt>
  404fc4:	mov	x1, x22
  404fc8:	mov	w2, #0x80000               	// #524288
  404fcc:	bl	401b40 <openat@plt>
  404fd0:	tbnz	w0, #31, 404f70 <ferror@plt+0x3390>
  404fd4:	mov	x1, x26
  404fd8:	bl	401930 <fdopen@plt>
  404fdc:	mov	x21, x0
  404fe0:	cbz	x0, 404f70 <ferror@plt+0x3390>
  404fe4:	mov	w1, #0x2000                	// #8192
  404fe8:	mov	x2, x0
  404fec:	mov	x0, x22
  404ff0:	bl	401b90 <fgets@plt>
  404ff4:	mov	x1, x0
  404ff8:	mov	x0, x21
  404ffc:	str	x1, [sp, #88]
  405000:	bl	401890 <fclose@plt>
  405004:	ldr	x0, [sp, #88]
  405008:	cbz	x0, 404f70 <ferror@plt+0x3390>
  40500c:	add	x21, sp, #0x60
  405010:	mov	x0, x22
  405014:	mov	x2, x21
  405018:	adrp	x1, 405000 <ferror@plt+0x3420>
  40501c:	add	x1, x1, #0x990
  405020:	bl	401b10 <__isoc99_sscanf@plt>
  405024:	cmp	w0, #0x1
  405028:	b.ne	404f70 <ferror@plt+0x3390>  // b.any
  40502c:	ldr	x1, [x20, #8]
  405030:	mov	x0, x21
  405034:	bl	4019f0 <strcmp@plt>
  405038:	cbnz	w0, 404f70 <ferror@plt+0x3390>
  40503c:	str	wzr, [x23]
  405040:	add	x1, sp, #0x58
  405044:	mov	x0, x19
  405048:	mov	w2, #0xa                   	// #10
  40504c:	str	xzr, [sp, #88]
  405050:	bl	401a20 <strtol@plt>
  405054:	str	w0, [x25]
  405058:	ldr	w0, [x23]
  40505c:	cbnz	w0, 4050d8 <ferror@plt+0x34f8>
  405060:	ldr	x1, [sp, #88]
  405064:	cmp	x1, x19
  405068:	b.eq	405078 <ferror@plt+0x3498>  // b.none
  40506c:	cbz	x1, 4050dc <ferror@plt+0x34fc>
  405070:	ldrsb	w1, [x1]
  405074:	cbz	w1, 4050dc <ferror@plt+0x34fc>
  405078:	mov	w0, #0xffffffff            	// #-1
  40507c:	mov	x12, #0x2160                	// #8544
  405080:	ldp	x29, x30, [sp]
  405084:	ldp	x19, x20, [sp, #16]
  405088:	ldp	x21, x22, [sp, #32]
  40508c:	ldp	x23, x24, [sp, #48]
  405090:	ldp	x25, x26, [sp, #64]
  405094:	add	sp, sp, x12
  405098:	ret
  40509c:	ldr	x0, [x20]
  4050a0:	bl	401ac0 <dirfd@plt>
  4050a4:	mov	w1, w0
  4050a8:	mov	x3, x22
  4050ac:	mov	x2, x19
  4050b0:	mov	w4, #0x0                   	// #0
  4050b4:	mov	w0, #0x0                   	// #0
  4050b8:	bl	401bd0 <__fxstatat@plt>
  4050bc:	cbnz	w0, 404f70 <ferror@plt+0x3390>
  4050c0:	ldr	w1, [x20, #16]
  4050c4:	ldr	w0, [sp, #376]
  4050c8:	cmp	w1, w0
  4050cc:	b.ne	404f70 <ferror@plt+0x3390>  // b.any
  4050d0:	ldrb	w0, [x20, #20]
  4050d4:	b	404fa4 <ferror@plt+0x33c4>
  4050d8:	neg	w0, w0
  4050dc:	mov	x12, #0x2160                	// #8544
  4050e0:	ldp	x29, x30, [sp]
  4050e4:	ldp	x19, x20, [sp, #16]
  4050e8:	ldp	x21, x22, [sp, #32]
  4050ec:	ldp	x23, x24, [sp, #48]
  4050f0:	ldp	x25, x26, [sp, #64]
  4050f4:	add	sp, sp, x12
  4050f8:	ret
  4050fc:	ldr	w1, [x23]
  405100:	mov	w0, #0x1                   	// #1
  405104:	cbz	w1, 4050dc <ferror@plt+0x34fc>
  405108:	mov	w0, #0xffffffff            	// #-1
  40510c:	b	40507c <ferror@plt+0x349c>
  405110:	mov	w0, #0xffffffea            	// #-22
  405114:	ret
  405118:	stp	x29, x30, [sp, #-64]!
  40511c:	mov	x29, sp
  405120:	stp	x19, x20, [sp, #16]
  405124:	adrp	x20, 416000 <ferror@plt+0x14420>
  405128:	add	x20, x20, #0xbd0
  40512c:	stp	x21, x22, [sp, #32]
  405130:	adrp	x21, 416000 <ferror@plt+0x14420>
  405134:	add	x21, x21, #0xbc8
  405138:	sub	x20, x20, x21
  40513c:	mov	w22, w0
  405140:	stp	x23, x24, [sp, #48]
  405144:	mov	x23, x1
  405148:	mov	x24, x2
  40514c:	bl	401718 <memcpy@plt-0x38>
  405150:	cmp	xzr, x20, asr #3
  405154:	b.eq	405180 <ferror@plt+0x35a0>  // b.none
  405158:	asr	x20, x20, #3
  40515c:	mov	x19, #0x0                   	// #0
  405160:	ldr	x3, [x21, x19, lsl #3]
  405164:	mov	x2, x24
  405168:	add	x19, x19, #0x1
  40516c:	mov	x1, x23
  405170:	mov	w0, w22
  405174:	blr	x3
  405178:	cmp	x20, x19
  40517c:	b.ne	405160 <ferror@plt+0x3580>  // b.any
  405180:	ldp	x19, x20, [sp, #16]
  405184:	ldp	x21, x22, [sp, #32]
  405188:	ldp	x23, x24, [sp, #48]
  40518c:	ldp	x29, x30, [sp], #64
  405190:	ret
  405194:	nop
  405198:	ret
  40519c:	nop
  4051a0:	adrp	x2, 417000 <ferror@plt+0x15420>
  4051a4:	mov	x1, #0x0                   	// #0
  4051a8:	ldr	x2, [x2, #600]
  4051ac:	b	401830 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004051b0 <.fini>:
  4051b0:	stp	x29, x30, [sp, #-16]!
  4051b4:	mov	x29, sp
  4051b8:	ldp	x29, x30, [sp], #16
  4051bc:	ret
