<profile>

<section name = "Vitis HLS Report for 'runge_kutta_45'" level="0">
<item name = "Date">Mon May 22 17:32:40 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">rk45_vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_ode_fpga_fu_868">ode_fpga, 1317, 1317, 65.850 us, 65.850 us, 1317, 1317, no</column>
<column name="grp_macply_fu_900">macply, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_multiply_fu_962">multiply, 0, 0, 0 ns, 0 ns, 0, 0, no</column>
<column name="grp_ap_fixed_base_fu_989">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="atol_loc_V_ap_fixed_base_fu_994">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="tf_loc_V_ap_fixed_base_fu_999">ap_fixed_base, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005">runge_kutta_45_Pipeline_VITIS_LOOP_160_1, 16, 16, 0.800 us, 0.800 us, 16, 16, no</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014">runge_kutta_45_Pipeline_VITIS_LOOP_177_2, 12291, 12291, 0.615 ms, 0.615 ms, 12291, 12291, no</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022">runge_kutta_45_Pipeline_VITIS_LOOP_180_3, 2051, 2051, 0.103 ms, 0.103 ms, 2051, 2051, no</column>
<column name="grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030">runge_kutta_45_Pipeline_sq_sum_loop, 8, 8, 0.400 us, 0.400 us, 8, 8, no</column>
<column name="grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036">runge_kutta_45_Pipeline_sqrt_loop, 83, 83, 4.150 us, 4.150 us, 83, 83, no</column>
<column name="grp_runge_kutta_45_Pipeline_update_fu_1042">runge_kutta_45_Pipeline_update, 8, 8, 0.400 us, 0.400 us, 8, 8, no</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051">runge_kutta_45_Pipeline_last_copy_y, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062">runge_kutta_45_Pipeline_last_copy_t, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- main_loop">9519, 22005999999, 9520 ~ 22006, -, -, 0 ~ 1000000, no</column>
<column name=" + k_outer">6659, 6839, 1332 ~ 1368, -, -, 5, no</column>
<column name="  ++ k_middle">11, 47, 2 ~ 8, -, -, 6, no</column>
<column name="   +++ k_inner">1, 5, 2, 1, 1, 1 ~ 5, yes</column>
<column name=" + y_new_outer">59, 59, 10, -, -, 6, no</column>
<column name="  ++ y_new_inner">7, 7, 2, 1, 1, 7, yes</column>
<column name=" + err_outer">59, 59, 10, -, -, 6, no</column>
<column name="  ++ err_inner">7, 7, 2, 1, 1, 7, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4490, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 92, 11814, 32740, -</column>
<column name="Memory">94, -, 438, 30, 0</column>
<column name="Multiplexer">-, -, -, 1329, -</column>
<column name="Register">-, -, 2807, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">33, 41, 14, 72, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="T_BUS_m_axi_U">T_BUS_m_axi, 0, 0, 1621, 2323, 0</column>
<column name="X_BUS_m_axi_U">X_BUS_m_axi, 0, 0, 1621, 2323, 0</column>
<column name="grp_ap_fixed_base_fu_989">ap_fixed_base, 0, 0, 0, 984, 0</column>
<column name="atol_loc_V_ap_fixed_base_fu_994">ap_fixed_base, 0, 0, 0, 984, 0</column>
<column name="tf_loc_V_ap_fixed_base_fu_999">ap_fixed_base, 0, 0, 0, 984, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 634, 1128, 0</column>
<column name="grp_macply_fu_900">macply, 0, 15, 0, 238, 0</column>
<column name="mul_61ns_80s_140_1_1_U97">mul_61ns_80s_140_1_1, 0, 11, 0, 91, 0</column>
<column name="grp_multiply_fu_962">multiply, 0, 15, 0, 91, 0</column>
<column name="grp_ode_fpga_fu_868">ode_fpga, 0, 36, 3852, 7282, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005">runge_kutta_45_Pipeline_VITIS_LOOP_160_1, 0, 0, 923, 2492, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014">runge_kutta_45_Pipeline_VITIS_LOOP_177_2, 0, 0, 534, 2142, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022">runge_kutta_45_Pipeline_VITIS_LOOP_180_3, 0, 0, 532, 2137, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062">runge_kutta_45_Pipeline_last_copy_t, 0, 0, 684, 4218, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051">runge_kutta_45_Pipeline_last_copy_y, 0, 0, 812, 4329, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030">runge_kutta_45_Pipeline_sq_sum_loop, 0, 15, 168, 326, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036">runge_kutta_45_Pipeline_sqrt_loop, 0, 0, 413, 490, 0</column>
<column name="grp_runge_kutta_45_Pipeline_update_fu_1042">runge_kutta_45_Pipeline_update, 0, 0, 20, 178, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_U">A_ROM_AUTO_1R, 2, 0, 0, 0, 30, 65, 1, 1950</column>
<column name="B_U">B_ROM_AUTO_1R, 0, 61, 7, 0, 7, 61, 1, 427</column>
<column name="E1_U">E1_ROM_AUTO_1R, 0, 57, 7, 0, 7, 57, 1, 399</column>
<column name="c_V_U">c_V_RAM_AUTO_1R1W, 0, 160, 8, 0, 6, 80, 1, 480</column>
<column name="e_V_U">e_V_RAM_AUTO_1R1W, 0, 160, 8, 0, 6, 80, 1, 480</column>
<column name="k_V_U">k_V_RAM_AUTO_1R1W, 3, 0, 0, 0, 42, 80, 1, 3360</column>
<column name="tt_loc_V_U">tt_loc_V_RAM_AUTO_1R1W, 9, 0, 0, 0, 2048, 80, 1, 163840</column>
<column name="yy_loc_V_U">yy_loc_V_RAM_AUTO_1R1W, 80, 0, 0, 0, 12288, 80, 1, 983040</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add382_fu_2682_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln177_fu_2042_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln180_fu_2069_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln189_fu_1994_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln209_1_fu_2192_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln209_2_fu_2232_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln209_fu_2170_p2">+, 0, 0, 13, 5, 5</column>
<column name="add_ln225_fu_2324_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln237_fu_2418_p2">+, 0, 0, 7, 6, 6</column>
<column name="add_ln616_1_fu_1464_p2">+, 0, 0, 12, 12, 7</column>
<column name="add_ln616_2_fu_1737_p2">+, 0, 0, 12, 12, 7</column>
<column name="add_ln616_fu_1191_p2">+, 0, 0, 12, 12, 7</column>
<column name="add_ln859_fu_2517_p2">+, 0, 0, 87, 80, 80</column>
<column name="cycles_1_fu_2104_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_fu_2271_p2">+, 0, 0, 11, 3, 1</column>
<column name="j_1_fu_2335_p2">+, 0, 0, 11, 3, 1</column>
<column name="j_2_fu_2440_p2">+, 0, 0, 11, 3, 1</column>
<column name="j_fu_2243_p2">+, 0, 0, 11, 3, 1</column>
<column name="mul366_fu_2666_p2">+, 0, 0, 32, 32, 3</column>
<column name="n_2_fu_2283_p2">+, 0, 0, 11, 3, 1</column>
<column name="n_3_fu_2371_p2">+, 0, 0, 11, 3, 1</column>
<column name="n_fu_2182_p2">+, 0, 0, 11, 3, 1</column>
<column name="ret_V_fu_2118_p2">+, 0, 0, 88, 81, 81</column>
<column name="size">+, 0, 0, 39, 32, 32</column>
<column name="F2_1_fu_1452_p2">-, 0, 0, 12, 11, 12</column>
<column name="F2_2_fu_1725_p2">-, 0, 0, 12, 11, 12</column>
<column name="F2_fu_1179_p2">-, 0, 0, 12, 11, 12</column>
<column name="empty_70_fu_2660_p2">-, 0, 0, 32, 32, 32</column>
<column name="h_loc_fu_2129_p2">-, 0, 0, 87, 80, 80</column>
<column name="man_V_2_fu_1159_p2">-, 0, 0, 61, 1, 54</column>
<column name="man_V_6_fu_1432_p2">-, 0, 0, 61, 1, 54</column>
<column name="man_V_7_fu_1705_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub_ln209_fu_2222_p2">-, 0, 0, 7, 6, 6</column>
<column name="sub_ln225_fu_2314_p2">-, 0, 0, 7, 6, 6</column>
<column name="sub_ln237_fu_2412_p2">-, 0, 0, 7, 6, 6</column>
<column name="sub_ln254_fu_2510_p2">-, 0, 0, 17, 14, 14</column>
<column name="sub_ln616_1_fu_1470_p2">-, 0, 0, 12, 6, 12</column>
<column name="sub_ln616_2_fu_1743_p2">-, 0, 0, 12, 6, 12</column>
<column name="sub_ln616_fu_1197_p2">-, 0, 0, 12, 6, 12</column>
<column name="sub_ln859_fu_2552_p2">-, 0, 0, 17, 14, 14</column>
<column name="y_gap_1_fu_2024_p2">-, 0, 0, 39, 32, 32</column>
<column name="y_gap_fu_2642_p2">-, 0, 0, 39, 32, 32</column>
<column name="and_ln172_fu_1982_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_1_fu_1552_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_2_fu_1825_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_fu_1279_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_1_fu_1311_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_2_fu_1578_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_3_fu_1584_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_4_fu_1843_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_5_fu_1849_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln620_fu_1305_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_1_fu_1367_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_2_fu_1614_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_3_fu_1640_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_4_fu_1867_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_5_fu_1885_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln638_fu_1341_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state46_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="h_loc_2_fu_1787_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="h_max_loc_1_fu_1241_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="h_min_loc_1_fu_1514_p2">ashr, 0, 0, 161, 54, 54</column>
<column name="addr_cmp_fu_2431_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln1695_1_fu_2593_p2">icmp, 0, 0, 34, 80, 80</column>
<column name="icmp_ln1695_fu_2124_p2">icmp, 0, 0, 34, 81, 81</column>
<column name="icmp_ln1696_1_fu_2581_p2">icmp, 0, 0, 34, 80, 80</column>
<column name="icmp_ln1696_2_fu_1961_p2">icmp, 0, 0, 34, 80, 80</column>
<column name="icmp_ln1696_fu_2605_p2">icmp, 0, 0, 34, 80, 80</column>
<column name="icmp_ln1698_fu_2486_p2">icmp, 0, 0, 34, 81, 81</column>
<column name="icmp_ln172_1_fu_1976_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln172_fu_1970_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln188_fu_1988_p2">icmp, 0, 0, 18, 32, 11</column>
<column name="icmp_ln200_fu_2277_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln202_fu_2265_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln205_1_fu_2176_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln205_fu_2249_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln219_fu_2356_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln222_fu_2341_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln233_fu_2473_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln234_fu_2446_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln606_1_fu_1446_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln606_2_fu_1719_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln606_fu_1173_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln616_1_fu_1458_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_2_fu_1731_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_3_fu_1355_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_4_fu_1628_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_5_fu_1873_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln616_fu_1185_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln617_1_fu_1484_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln617_2_fu_1757_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln617_fu_1211_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_1_fu_1494_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_2_fu_1767_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_fu_1221_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln638_1_fu_1500_p2">icmp, 0, 0, 12, 12, 7</column>
<column name="icmp_ln638_2_fu_1773_p2">icmp, 0, 0, 12, 12, 7</column>
<column name="icmp_ln638_fu_1227_p2">icmp, 0, 0, 12, 12, 7</column>
<column name="ap_block_state12_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state49_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln616_1_fu_1602_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln616_2_fu_1855_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln616_fu_1329_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_1_fu_1566_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_2_fu_1831_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_fu_1293_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_1_fu_1646_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_2_fu_1891_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_3_fu_1905_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_4_fu_1923_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_5_fu_1937_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln638_fu_1373_p2">or, 0, 0, 2, 1, 1</column>
<column name="h_loc_5_fu_1943_p3">select, 0, 0, 80, 1, 80</column>
<column name="h_loc_8_fu_2598_p3">select, 0, 0, 80, 1, 80</column>
<column name="h_loc_9_fu_2134_p3">select, 0, 0, 80, 1, 80</column>
<column name="h_max_loc_4_fu_1285_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_max_loc_5_fu_1317_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_max_loc_6_fu_1347_p3">select, 0, 0, 80, 1, 80</column>
<column name="h_max_loc_7_fu_1379_p3">select, 0, 0, 80, 1, 1</column>
<column name="h_min_loc_4_fu_1558_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_min_loc_5_fu_1590_p3">select, 0, 0, 54, 1, 54</column>
<column name="h_min_loc_6_fu_1620_p3">select, 0, 0, 80, 1, 80</column>
<column name="h_min_loc_7_fu_1652_p3">select, 0, 0, 80, 1, 1</column>
<column name="man_V_10_fu_1438_p3">select, 0, 0, 54, 1, 54</column>
<column name="man_V_9_fu_1165_p3">select, 0, 0, 54, 1, 54</column>
<column name="man_V_fu_1711_p3">select, 0, 0, 54, 1, 54</column>
<column name="reuse_select_fu_2460_p3">select, 0, 0, 80, 1, 80</column>
<column name="select_ln155_1_fu_1528_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln155_fu_1255_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln269_fu_2586_p3">select, 0, 0, 80, 1, 80</column>
<column name="select_ln623_fu_1801_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln638_1_fu_1911_p3">select, 0, 0, 54, 1, 54</column>
<column name="select_ln638_2_fu_1929_p3">select, 0, 0, 80, 1, 80</column>
<column name="select_ln638_fu_1897_p3">select, 0, 0, 80, 1, 1</column>
<column name="sh_amt_1_fu_1476_p3">select, 0, 0, 12, 1, 12</column>
<column name="sh_amt_2_fu_1749_p3">select, 0, 0, 12, 1, 12</column>
<column name="sh_amt_fu_1203_p3">select, 0, 0, 12, 1, 12</column>
<column name="tk_next_1_fu_2000_p3">select, 0, 0, 32, 1, 32</column>
<column name="h_loc_4_fu_1813_p2">shl, 0, 0, 246, 80, 80</column>
<column name="h_max_loc_3_fu_1267_p2">shl, 0, 0, 246, 80, 80</column>
<column name="h_min_loc_3_fu_1540_p2">shl, 0, 0, 246, 80, 80</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_1_fu_1546_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_2_fu_1819_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_fu_1273_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln616_1_fu_1608_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln616_2_fu_1861_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln616_fu_1335_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_1_fu_1572_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_2_fu_1837_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_fu_1299_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln638_1_fu_1634_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln638_2_fu_1879_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln638_fu_1361_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="T_BUS_AWADDR">20, 4, 64, 256</column>
<column name="T_BUS_AWLEN">20, 4, 32, 128</column>
<column name="T_BUS_AWVALID">20, 4, 1, 4</column>
<column name="T_BUS_BREADY">20, 4, 1, 4</column>
<column name="T_BUS_WDATA">14, 3, 512, 1536</column>
<column name="T_BUS_WSTRB">14, 3, 64, 192</column>
<column name="T_BUS_WVALID">14, 3, 1, 3</column>
<column name="T_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="T_BUS_blk_n_AW">9, 2, 1, 2</column>
<column name="T_BUS_blk_n_B">9, 2, 1, 2</column>
<column name="T_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="X_BUS_ARVALID">9, 2, 1, 2</column>
<column name="X_BUS_AWADDR">20, 4, 64, 256</column>
<column name="X_BUS_AWLEN">20, 4, 32, 128</column>
<column name="X_BUS_AWVALID">20, 4, 1, 4</column>
<column name="X_BUS_BREADY">20, 4, 1, 4</column>
<column name="X_BUS_RREADY">9, 2, 1, 2</column>
<column name="X_BUS_WDATA">14, 3, 512, 1536</column>
<column name="X_BUS_WSTRB">14, 3, 64, 192</column>
<column name="X_BUS_WVALID">14, 3, 1, 3</column>
<column name="X_BUS_blk_n_AW">9, 2, 1, 2</column>
<column name="X_BUS_blk_n_B">9, 2, 1, 2</column>
<column name="ap_NS_fsm">205, 47, 1, 47</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_j23_phi_fu_733_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_j_118_phi_fu_778_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_j_214_phi_fu_812_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_sum_V_1_021_phi_fu_755_p4">9, 2, 80, 160</column>
<column name="ap_phi_mux_tk_prev_phi_fu_823_p4">9, 2, 32, 64</column>
<column name="atol_loc_V_ap_fixed_base_fu_994_d">14, 3, 64, 192</column>
<column name="c_V_address0">37, 7, 3, 21</column>
<column name="c_V_address1">25, 5, 3, 15</column>
<column name="c_V_ce0">20, 4, 1, 4</column>
<column name="c_V_d0">14, 3, 80, 240</column>
<column name="c_V_d1">14, 3, 80, 240</column>
<column name="cycles35_reg_857">9, 2, 21, 42</column>
<column name="cycles36_reg_658">9, 2, 32, 64</column>
<column name="cycles_reg_680">9, 2, 32, 64</column>
<column name="e_V_address0">31, 6, 3, 18</column>
<column name="e_V_address1">25, 5, 3, 15</column>
<column name="e_V_ce0">14, 3, 1, 3</column>
<column name="e_V_d0">20, 4, 80, 320</column>
<column name="grp_ap_fixed_base_fu_989_d">14, 3, 64, 192</column>
<column name="grp_macply_fu_900_result_V_read">20, 4, 80, 320</column>
<column name="grp_macply_fu_900_x">20, 4, 80, 320</column>
<column name="grp_multiply_fu_962_y">20, 4, 80, 320</column>
<column name="grp_ode_fpga_fu_868_out_offset">20, 4, 64, 256</column>
<column name="h_loc_1434_reg_670">9, 2, 80, 160</column>
<column name="i_925_reg_705">9, 2, 3, 6</column>
<column name="j23_reg_729">9, 2, 3, 6</column>
<column name="j_118_reg_774">9, 2, 3, 6</column>
<column name="j_214_reg_808">9, 2, 3, 6</column>
<column name="k_V_address0">25, 5, 6, 30</column>
<column name="k_V_ce0">14, 3, 1, 3</column>
<column name="k_V_we0">9, 2, 1, 2</column>
<column name="lhs_V42_reg_613">9, 2, 80, 160</column>
<column name="n19_reg_762">9, 2, 3, 6</column>
<column name="n_124_reg_717">9, 2, 3, 6</column>
<column name="n_215_reg_796">9, 2, 3, 6</column>
<column name="reuse_addr_reg_fu_276">9, 2, 64, 128</column>
<column name="reuse_reg_fu_280">9, 2, 80, 160</column>
<column name="scale_V_reg_832">9, 2, 22, 44</column>
<column name="sub_ln85941_reg_623">9, 2, 13, 26</column>
<column name="sum_V_017_reg_785">9, 2, 80, 160</column>
<column name="sum_V_1_021_reg_751">9, 2, 80, 160</column>
<column name="sum_V_1_022_reg_740">9, 2, 80, 160</column>
<column name="tk_next37_reg_845">9, 2, 32, 64</column>
<column name="tk_next38_reg_647">9, 2, 32, 64</column>
<column name="tk_next_reg_692">9, 2, 32, 64</column>
<column name="tk_prev_reg_819">9, 2, 32, 64</column>
<column name="tt_loc_V_address0">31, 6, 11, 66</column>
<column name="tt_loc_V_ce0">20, 4, 1, 4</column>
<column name="tt_loc_V_d0">14, 3, 80, 240</column>
<column name="yy_loc_V_address0">31, 6, 14, 84</column>
<column name="yy_loc_V_ce0">31, 6, 1, 6</column>
<column name="yy_loc_V_ce1">9, 2, 1, 2</column>
<column name="yy_loc_V_d0">14, 3, 80, 240</column>
<column name="yy_loc_V_we0">14, 3, 1, 3</column>
<column name="zext_ln16940_reg_635">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add382_reg_3154">32, 0, 32, 0</column>
<column name="add_ln209_reg_2983">5, 0, 5, 0</column>
<column name="addr_cmp_reg_3092">1, 0, 1, 0</column>
<column name="and_ln172_reg_2920">1, 0, 1, 0</column>
<column name="ap_CS_fsm">46, 0, 46, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="atol_loc_V_reg_2801">80, 0, 80, 0</column>
<column name="atol_read_reg_2738">64, 0, 64, 0</column>
<column name="conv_i_reg_2906">81, 0, 81, 0</column>
<column name="cycles35_reg_857">21, 0, 21, 0</column>
<column name="cycles36_reg_658">32, 0, 32, 0</column>
<column name="cycles_reg_680">32, 0, 32, 0</column>
<column name="e_V_addr_reg_3071">3, 0, 3, 0</column>
<column name="grp_ode_fpga_fu_868_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_runge_kutta_45_Pipeline_update_fu_1042_ap_start_reg">1, 0, 1, 0</column>
<column name="h0_read_reg_2743">64, 0, 64, 0</column>
<column name="h_loc_1434_reg_670">80, 0, 80, 0</column>
<column name="h_loc_9_reg_2956">80, 0, 80, 0</column>
<column name="h_max_loc_7_reg_2819">80, 0, 80, 0</column>
<column name="h_max_read_reg_2733">64, 0, 64, 0</column>
<column name="h_min_loc_7_reg_2825">80, 0, 80, 0</column>
<column name="h_min_read_reg_2728">64, 0, 64, 0</column>
<column name="i_925_reg_705">3, 0, 3, 0</column>
<column name="i_reg_3019">3, 0, 3, 0</column>
<column name="icmp_ln1696_2_reg_2911">1, 0, 1, 0</column>
<column name="icmp_ln1698_reg_3112">1, 0, 1, 0</column>
<column name="icmp_ln200_reg_3024">1, 0, 1, 0</column>
<column name="icmp_ln205_1_reg_2988">1, 0, 1, 0</column>
<column name="icmp_ln205_reg_3012">1, 0, 1, 0</column>
<column name="icmp_ln222_reg_3048">1, 0, 1, 0</column>
<column name="icmp_ln234_reg_3102">1, 0, 1, 0</column>
<column name="j23_reg_729">3, 0, 3, 0</column>
<column name="j_118_reg_774">3, 0, 3, 0</column>
<column name="j_1_reg_3043">3, 0, 3, 0</column>
<column name="j_214_reg_808">3, 0, 3, 0</column>
<column name="j_2_reg_3097">3, 0, 3, 0</column>
<column name="j_reg_3007">3, 0, 3, 0</column>
<column name="lhs_V42_reg_613">80, 0, 80, 0</column>
<column name="lhs_V_1_reg_2841">81, 0, 81, 0</column>
<column name="macply_ret_reg_889">80, 0, 80, 0</column>
<column name="mu_loc_V_reg_2796">80, 0, 80, 0</column>
<column name="mu_read_reg_2723">64, 0, 64, 0</column>
<column name="mul366_reg_3144">31, 0, 32, 1</column>
<column name="n19_reg_762">3, 0, 3, 0</column>
<column name="n_124_reg_717">3, 0, 3, 0</column>
<column name="n_215_reg_796">3, 0, 3, 0</column>
<column name="n_2_reg_3028">3, 0, 3, 0</column>
<column name="n_3_reg_3077">3, 0, 3, 0</column>
<column name="n_reg_2992">3, 0, 3, 0</column>
<column name="reuse_addr_reg_fu_276">64, 0, 64, 0</column>
<column name="reuse_reg_fu_280">80, 0, 80, 0</column>
<column name="scale_V_reg_832">22, 0, 61, 39</column>
<column name="shl_ln1_reg_3149">20, 0, 35, 15</column>
<column name="shl_ln4_reg_3159">21, 0, 35, 14</column>
<column name="sub_ln254_reg_3116">13, 0, 14, 1</column>
<column name="sub_ln85941_reg_623">13, 0, 14, 1</column>
<column name="sub_ln859_reg_3121">13, 0, 14, 1</column>
<column name="sum_V_017_reg_785">80, 0, 80, 0</column>
<column name="sum_V_1_021_reg_751">80, 0, 80, 0</column>
<column name="sum_V_1_022_reg_740">80, 0, 80, 0</column>
<column name="sum_V_1_reg_892">80, 0, 80, 0</column>
<column name="sum_V_reg_897">80, 0, 80, 0</column>
<column name="tf_loc_V_reg_2806">80, 0, 80, 0</column>
<column name="tf_read_reg_2748">64, 0, 64, 0</column>
<column name="tk_next37_reg_845">32, 0, 32, 0</column>
<column name="tk_next38_reg_647">32, 0, 32, 0</column>
<column name="tk_next_reg_692">32, 0, 32, 0</column>
<column name="tk_prev_reg_819">32, 0, 32, 0</column>
<column name="trunc_ln161_reg_2779">6, 0, 6, 0</column>
<column name="trunc_ln163_1_reg_2785">58, 0, 58, 0</column>
<column name="trunc_ln163_reg_2814">64, 0, 64, 0</column>
<column name="trunc_ln166_1_reg_2968">13, 0, 13, 0</column>
<column name="trunc_ln166_2_reg_2973">11, 0, 11, 0</column>
<column name="trunc_ln166_reg_2963">21, 0, 21, 0</column>
<column name="trunc_ln279_reg_3164">6, 0, 6, 0</column>
<column name="trunc_ln4_reg_2929">58, 0, 58, 0</column>
<column name="trunc_ln9_reg_2935">58, 0, 58, 0</column>
<column name="tt_read_reg_2753">64, 0, 64, 0</column>
<column name="yy_read_reg_2760">64, 0, 64, 0</column>
<column name="zext_ln157_reg_2915">32, 0, 64, 32</column>
<column name="zext_ln16940_reg_635">32, 0, 32, 0</column>
<column name="zext_ln200_reg_2978">3, 0, 64, 61</column>
<column name="zext_ln219_reg_3052">3, 0, 64, 61</column>
<column name="zext_ln233_1_reg_3066">3, 0, 6, 3</column>
<column name="zext_ln233_reg_3060">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, pointer</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, pointer</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, pointer</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, pointer</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, pointer</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, pointer</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, pointer</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, runge_kutta_45, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, runge_kutta_45, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, runge_kutta_45, return value</column>
<column name="m_axi_X_BUS_AWVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWADDR">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWLEN">out, 8, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWSIZE">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWBURST">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWLOCK">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWCACHE">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWPROT">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWQOS">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWREGION">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_AWUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WDATA">out, 512, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WSTRB">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WLAST">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_WUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARVALID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARREADY">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARADDR">out, 64, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARID">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARLEN">out, 8, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARSIZE">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARBURST">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARLOCK">out, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARCACHE">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARPROT">out, 3, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARQOS">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARREGION">out, 4, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_ARUSER">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RVALID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RREADY">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RDATA">in, 512, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RLAST">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RUSER">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_RRESP">in, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BVALID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BREADY">out, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BRESP">in, 2, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BID">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_X_BUS_BUSER">in, 1, m_axi, X_BUS, pointer</column>
<column name="m_axi_T_BUS_AWVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWADDR">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWLEN">out, 8, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWSIZE">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWBURST">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWLOCK">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWCACHE">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWPROT">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWQOS">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWREGION">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_AWUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WDATA">out, 512, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WSTRB">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WLAST">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_WUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARVALID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARREADY">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARADDR">out, 64, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARID">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARLEN">out, 8, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARSIZE">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARBURST">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARLOCK">out, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARCACHE">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARPROT">out, 3, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARQOS">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARREGION">out, 4, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_ARUSER">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RVALID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RREADY">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RDATA">in, 512, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RLAST">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RUSER">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_RRESP">in, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BVALID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BREADY">out, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BRESP">in, 2, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BID">in, 1, m_axi, T_BUS, pointer</column>
<column name="m_axi_T_BUS_BUSER">in, 1, m_axi, T_BUS, pointer</column>
</table>
</item>
</section>
</profile>
