# Lab 2 - Binary to BCD by Jack Gaon and Francis Tanglao

## Part 1
### You can find the code for add_3 [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%201/add_3.v)

### Tracing the double dabble
### ![Tracing the double dabble](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%201/double%20dabble%20breakdown.png)
### You can find the code for bin2bcd [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%201/bin2bcd.v)

### Testbench for double dabble
### ![Testbench](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%201/bin2bcd%20testbench.png)
### You can find the code for bin2bcd_tb [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%201/bin2bcd_tb.v)

## Part 2
### Note: We imported the code for simple_calc and all its dependencies for this lab. You can find that code in the repository for Lab 1

### BCD calculator block diagram
### ![Block diagram](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%202/bcd%20calculator%20block%20diagram.png)

### You can find the code for bcd_calc_signed [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%202/bcd_calc_signed.v)
### You can find the code for the constraint file for bcd_calc_signed [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%202/Part%202/Nexys-A7-100T-Master.xdc)
