Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Sep 13 20:37:17 2020
| Host         : swiftie running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file selection_sort_design_wrapper_timing_summary_routed.rpt -pb selection_sort_design_wrapper_timing_summary_routed.pb -rpx selection_sort_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : selection_sort_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.340        0.000                      0                 2267        0.035        0.000                      0                 2267        4.020        0.000                       0                   998  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.340        0.000                      0                 2224        0.035        0.000                      0                 2224        4.020        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.649        0.000                      0                   43        0.646        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.965ns (33.111%)  route 3.970ns (66.889%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.481     5.888    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y45         LUT5 (Prop_lut5_I1_O)        0.124     6.012 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.739     6.751    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.149     6.900 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.090     7.989    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.358     8.347 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.660     9.007    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.508    12.700    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y49          FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.429    12.348    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.965ns (33.111%)  route 3.970ns (66.889%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.481     5.888    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y45         LUT5 (Prop_lut5_I1_O)        0.124     6.012 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.739     6.751    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.149     6.900 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.090     7.989    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.358     8.347 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.660     9.007    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.508    12.700    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y49          FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[27]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.429    12.348    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[27]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.935ns  (logic 1.965ns (33.111%)  route 3.970ns (66.889%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.481     5.888    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y45         LUT5 (Prop_lut5_I1_O)        0.124     6.012 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.739     6.751    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.149     6.900 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.090     7.989    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.358     8.347 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2[31]_i_1/O
                         net (fo=8, routed)           0.660     9.007    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.508    12.700    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y49          FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X9Y49          FDRE (Setup_fdre_C_CE)      -0.429    12.348    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg2_reg[29]
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[4]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 2.148ns (37.193%)  route 3.627ns (62.807%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.765     3.073    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.383     5.790    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y45         LUT5 (Prop_lut5_I1_O)        0.118     5.908 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=7, routed)           0.673     6.581    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X16Y45         LUT4 (Prop_lut4_I3_O)        0.319     6.900 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=8, routed)           0.923     7.823    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X10Y43         LUT4 (Prop_lut4_I0_O)        0.377     8.200 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.648     8.848    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.505    12.697    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y40          FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y40          FDRE (Setup_fdre_C_CE)      -0.412    12.362    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  3.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.171%)  route 0.208ns (52.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.567     0.908    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.208     1.257    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[26]
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.302 r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.000     1.302    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X13Y50         FDRE                                         r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.834     1.204    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y50         FDRE                                         r  selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.267    selection_sort_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.246ns (60.599%)  route 0.160ns (39.401%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.565     0.906    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.160     1.214    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X13Y48         LUT6 (Prop_lut6_I0_O)        0.098     1.312 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.312    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X13Y48         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.835     1.205    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y48         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y48         FDRE (Hold_fdre_C_D)         0.092     1.268    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.821%)  route 0.220ns (54.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.567     0.908    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.220     1.268    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[25]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.045     1.313 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.313    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X11Y50         FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.834     1.204    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.011%)  route 0.192ns (59.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.584     0.925    selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.245    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.893     1.263    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    selection_sort_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.584     0.925    selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.893     1.263    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    selection_sort_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.246ns (57.299%)  route 0.183ns (42.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.565     0.906    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y50         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     1.054 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=1, routed)           0.183     1.237    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg3[31]
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.098     1.335 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.335    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X13Y49         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.835     1.205    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.146%)  route 0.277ns (59.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/s00_axi_aclk
    SLICE_X9Y39          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[0]/Q
                         net (fo=1, routed)           0.087     1.133    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_v/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram[0]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.045     1.178 r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_v/ram_data[0]_INST_0/O
                         net (fo=1, routed)           0.190     1.368    selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X0Y16         RAMB18E1                                     r  selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.876     1.246    selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16         RAMB18E1                                     r  selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.280    selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.584     0.925    selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.256     1.322    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.893     1.263    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    selection_sort_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.584     0.925    selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.256     1.322    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.893     1.263    selection_sort_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  selection_sort_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    selection_sort_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.419%)  route 0.222ns (49.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.128     1.033 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=1, routed)           0.222     1.255    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[22]
    SLICE_X15Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.353 r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.353    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X15Y50         FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.831     1.201    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y50         FDRE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16    selection_sort_design_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y47     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y52     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43     selection_sort_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.580ns (15.535%)  route 3.154ns (84.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.615     6.717    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y35          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y35          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[4]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.580ns (15.535%)  route 3.154ns (84.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.615     6.717    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y35          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y35          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[6]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.580ns (15.535%)  route 3.154ns (84.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.615     6.717    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y35          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y35          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[7]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y35          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[7]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.580ns (15.535%)  route 3.154ns (84.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.615     6.717    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/AR[0]
    SLICE_X8Y35          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/s00_axi_aclk
    SLICE_X8Y35          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[6]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X8Y35          FDCE (Recov_fdce_C_CLR)     -0.319    12.452    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[6]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.580ns (15.535%)  route 3.154ns (84.465%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.615     6.717    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/AR[0]
    SLICE_X8Y35          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/s00_axi_aclk
    SLICE_X8Y35          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[7]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X8Y35          FDCE (Recov_fdce_C_CLR)     -0.319    12.452    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[7]
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.328     6.430    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y36          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y36          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[0]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.328     6.430    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y36          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y36          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[2]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.328     6.430    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y36          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y36          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[3]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.580ns (16.828%)  route 2.867ns (83.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.328     6.430    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/AR[0]
    SLICE_X9Y36          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.502    12.694    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/s00_axi_aclk
    SLICE_X9Y36          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[5]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X9Y36          FDCE (Recov_fdce_C_CLR)     -0.405    12.366    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/i_cnt/current_value_reg[5]
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.580ns (16.870%)  route 2.858ns (83.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.675     2.983    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y41         FDRE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.456     3.439 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=2, routed)           1.538     4.977    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/Q[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     5.101 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          1.320     6.421    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/AR[0]
    SLICE_X7Y35          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         1.501    12.693    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/s00_axi_aclk
    SLICE_X7Y35          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[0]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X7Y35          FDCE (Recov_fdce_C_CLR)     -0.405    12.365    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/c_cnt/current_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  5.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.393%)  route 0.426ns (69.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.200     1.516    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/AR[0]
    SLICE_X8Y37          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.830     1.200    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/s00_axi_aclk
    SLICE_X8Y37          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.393%)  route 0.426ns (69.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.200     1.516    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/AR[0]
    SLICE_X8Y37          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.830     1.200    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/s00_axi_aclk
    SLICE_X8Y37          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.393%)  route 0.426ns (69.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.200     1.516    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/AR[0]
    SLICE_X8Y37          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.830     1.200    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/s00_axi_aclk
    SLICE_X8Y37          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X8Y37          FDCE (Remov_fdce_C_CLR)     -0.067     0.871    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.393%)  route 0.426ns (69.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.200     1.516    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/AR[0]
    SLICE_X8Y37          FDPE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.830     1.200    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/s00_axi_aclk
    SLICE_X8Y37          FDPE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X8Y37          FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.393%)  route 0.426ns (69.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.200     1.516    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/AR[0]
    SLICE_X9Y37          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.830     1.200    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/s00_axi_aclk
    SLICE_X9Y37          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     0.846    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.393%)  route 0.426ns (69.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.200     1.516    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/AR[0]
    SLICE_X9Y37          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.830     1.200    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/s00_axi_aclk
    SLICE_X9Y37          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.262     0.938    
    SLICE_X9Y37          FDCE (Remov_fdce_C_CLR)     -0.092     0.846    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/control/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.052%)  route 0.477ns (71.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.251     1.568    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/AR[0]
    SLICE_X6Y38          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.832     1.202    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/s00_axi_aclk
    SLICE_X6Y38          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[1]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.052%)  route 0.477ns (71.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.251     1.568    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/AR[0]
    SLICE_X6Y38          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.832     1.202    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/s00_axi_aclk
    SLICE_X6Y38          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[3]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.052%)  route 0.477ns (71.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045     1.316 f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_min_i/FSM_onehot_current_state[2]_i_3/O
                         net (fo=42, routed)          0.251     1.568    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/AR[0]
    SLICE_X6Y38          FDCE                                         f  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.832     1.202    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/s00_axi_aclk
    SLICE_X6Y38          FDCE                                         r  selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[5]/C
                         clock pessimism             -0.262     0.940    
    SLICE_X6Y38          FDCE (Remov_fdce_C_CLR)     -0.067     0.873    selection_sort_design_i/selection_sort_0/U0/selection_sort_v1_0_S00_AXI_inst/selection_sort_hw/reg_index_v/output_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.715ns  (arrival time - required time)
  Source:                 selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cur_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.189ns (31.706%)  route 0.407ns (68.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.564     0.905    selection_sort_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X13Y38         FDRE                                         r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  selection_sort_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.226     1.271    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/s00_axi_aresetn
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.048     1.319 f  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cnt_value[3]_i_2/O
                         net (fo=1, routed)           0.181     1.501    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cnt_value[3]_i_2_n_0
    SLICE_X7Y39          FDCE                                         f  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cur_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  selection_sort_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    selection_sort_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  selection_sort_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=998, routed)         0.832     1.202    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/s00_axi_aclk
    SLICE_X7Y39          FDCE                                         r  selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cur_reg/C
                         clock pessimism             -0.262     0.940    
    SLICE_X7Y39          FDCE (Remov_fdce_C_CLR)     -0.154     0.786    selection_sort_design_i/sort_controller_0/U0/sort_controller_v1_0_S00_AXI_inst/sort_controller/cur_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.715    





