# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# File: C:\intelFPGA_lite\Internship\SRAM_FPGA\SRAM_FPGA.csv
# Generated on: Thu Aug 29 13:27:54 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
ad[19],Output,PIN_T8,2,B2_N1,PIN_AD22,,,,,,
ad[18],Output,PIN_AB8,3,B3_N2,PIN_Y14,,,,,,
ad[17],Output,PIN_AB9,3,B3_N2,PIN_E10,,,,,,
ad[16],Output,PIN_AC11,3,B3_N0,PIN_AF4,,,,,,
ad[15],Output,PIN_AB11,3,B3_N1,PIN_AC19,,,,,,
ad[14],Output,PIN_AA4,2,B2_N1,PIN_AH23,,,,,,
ad[13],Output,PIN_AC3,2,B2_N1,PIN_U25,,,,,,
ad[12],Output,PIN_AB4,2,B2_N2,PIN_C15,,,,,,
ad[11],Output,PIN_AD3,2,B2_N1,PIN_R28,,,,,,
ad[10],Output,PIN_AF2,2,B2_N2,PIN_AC14,,,,,,
ad[9],Output,PIN_T7,2,B2_N0,PIN_AH21,,,,,,
ad[8],Output,PIN_AF5,3,B3_N2,PIN_D8,,,,,,
ad[7],Output,PIN_AC5,2,B2_N2,PIN_C22,,,,,,
ad[6],Output,PIN_AB5,2,B2_N2,PIN_E25,,,,,,
ad[5],Output,PIN_AE6,3,B3_N2,PIN_H19,,,,,,
ad[4],Output,PIN_AB6,2,B2_N2,PIN_C18,,,,,,
ad[3],Output,PIN_AC7,3,B3_N2,PIN_D24,,,,,,
ad[2],Output,PIN_AE7,3,B3_N1,PIN_F18,,,,,,
ad[1],Output,PIN_AD7,3,B3_N2,PIN_D21,,,,,,
ad[0],Output,PIN_AB7,3,B3_N1,PIN_J19,,,,,,
ce_n,Output,PIN_AF8,3,B3_N1,PIN_AC8,,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
dio[15],Bidir,PIN_AH3,3,B3_N2,PIN_T25,,,,,,
dio[14],Bidir,PIN_AF4,3,B3_N2,PIN_N25,,,,,,
dio[13],Bidir,PIN_AG4,3,B3_N2,PIN_B7,,,,,,
dio[12],Bidir,PIN_AH4,3,B3_N2,PIN_U7,,,,,,
dio[11],Bidir,PIN_AF6,3,B3_N2,PIN_AH26,,,,,,
dio[10],Bidir,PIN_AG6,3,B3_N2,PIN_AD12,,,,,,
dio[9],Bidir,PIN_AH6,3,B3_N2,PIN_M26,,,,,,
dio[8],Bidir,PIN_AF7,3,B3_N1,PIN_V25,,,,,,
dio[7],Bidir,PIN_AD1,2,B2_N1,PIN_C17,,,,,,
dio[6],Bidir,PIN_AD2,2,B2_N1,PIN_A19,,,,,,
dio[5],Bidir,PIN_AE2,2,B2_N1,PIN_B18,,,,,,
dio[4],Bidir,PIN_AE1,2,B2_N1,PIN_C19,,,,,,
dio[3],Bidir,PIN_AE3,2,B2_N2,PIN_A18,,,,,,
dio[2],Bidir,PIN_AE4,3,B3_N2,PIN_B19,,,,,,
dio[1],Bidir,PIN_AF3,3,B3_N2,PIN_D17,,,,,,
dio[0],Bidir,PIN_AG3,3,B3_N2,PIN_D19,,,,,,
lb_n,Output,PIN_AD4,3,B3_N2,PIN_E21,,,,,,
oe_n,Output,PIN_AD5,3,B3_N2,PIN_C21,,,,,,
psw[3],Input,PIN_M23,6,B6_N2,PIN_B21,,,,,,
psw[2],Input,PIN_M21,6,B6_N1,PIN_E18,,,,,,
psw[1],Input,PIN_N21,6,B6_N2,PIN_AC22,,,,,,
psw[0],Input,PIN_R24,5,B5_N0,PIN_Y1,,,,,,
segout[13],Output,PIN_U24,5,B5_N0,PIN_B17,,,,,,
segout[12],Output,PIN_U23,5,B5_N1,PIN_H16,,,,,,
segout[11],Output,PIN_W25,5,B5_N1,PIN_D16,,,,,,
segout[10],Output,PIN_W22,5,B5_N0,PIN_J16,,,,,,
segout[9],Output,PIN_W21,5,B5_N1,PIN_G15,,,,,,
segout[8],Output,PIN_Y22,5,B5_N0,PIN_A17,,,,,,
segout[7],Output,PIN_M24,6,B6_N2,PIN_C16,,,,,,
segout[6],Output,PIN_H22,6,B6_N0,PIN_H17,,,,,,
segout[5],Output,PIN_J22,6,B6_N0,PIN_J17,,,,,,
segout[4],Output,PIN_L25,6,B6_N1,PIN_G20,,,,,,
segout[3],Output,PIN_L26,6,B6_N1,PIN_F17,,,,,,
segout[2],Output,PIN_E17,7,B7_N2,PIN_G16,,,,,,
segout[1],Output,PIN_F22,7,B7_N0,PIN_G21,,,,,,
segout[0],Output,PIN_G18,7,B7_N2,PIN_E17,,,,,,
tsw[17],Input,PIN_Y23,5,B5_N2,PIN_J27,,,,,,
tsw[16],Input,PIN_Y24,5,B5_N2,PIN_J28,,,,,,
tsw[15],Input,PIN_AA22,5,B5_N2,PIN_F19,,,,,,
tsw[14],Input,PIN_AA23,5,B5_N2,PIN_D20,,,,,,
tsw[13],Input,PIN_AA24,5,B5_N2,PIN_D18,,,,,,
tsw[12],Input,PIN_AB23,5,B5_N2,PIN_A21,,,,,,
tsw[11],Input,PIN_AB24,5,B5_N2,PIN_C20,,,,,,
tsw[10],Input,PIN_AC24,5,B5_N2,PIN_E19,,,,,,
tsw[9],Input,PIN_AB25,5,B5_N1,PIN_E24,,,,,,
tsw[8],Input,PIN_AC25,5,B5_N2,PIN_A22,,,,,,
tsw[7],Input,PIN_AB26,5,B5_N1,PIN_G19,,,,,,
tsw[6],Input,PIN_AD26,5,B5_N2,PIN_G18,,,,,,
tsw[5],Input,PIN_AC26,5,B5_N2,PIN_G22,,,,,,
tsw[4],Input,PIN_AB27,5,B5_N1,PIN_G17,,,,,,
tsw[3],Input,PIN_AD27,5,B5_N2,PIN_F15,,,,,,
tsw[2],Input,PIN_AC27,5,B5_N2,PIN_H15,,,,,,
tsw[1],Input,PIN_AC28,5,B5_N2,PIN_J15,,,,,,
tsw[0],Input,PIN_AB28,5,B5_N1,PIN_H21,,,,,,
ub_n,Output,PIN_AC4,2,B2_N2,PIN_C14,,,,,,
we_n,Output,PIN_AE8,3,B3_N1,PIN_B22,,,,,,
