{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 15:07:03 2014 " "Info: Processing started: Thu Apr 10 15:07:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_utc_to_mtc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_utc_to_mtc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_UTC_to_MTC-behaviour " "Info: Found design unit 1: g01_UTC_to_MTC-behaviour" {  } { { "g01_UTC_to_MTC.vhd" "" { Text "P:/DSDLabs/Lab5/g01_UTC_to_MTC.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_UTC_to_MTC " "Info: Found entity 1: g01_UTC_to_MTC" {  } { { "g01_UTC_to_MTC.vhd" "" { Text "P:/DSDLabs/Lab5/g01_UTC_to_MTC.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_to_local.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_to_local.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_to_local-behaviour " "Info: Found design unit 1: g01_to_local-behaviour" {  } { { "g01_to_local.vhd" "" { Text "P:/DSDLabs/Lab5/g01_to_local.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_to_local " "Info: Found entity 1: g01_to_local" {  } { { "g01_to_local.vhd" "" { Text "P:/DSDLabs/Lab5/g01_to_local.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_hms_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_hms_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_HMS_Counter-behaviour " "Info: Found design unit 1: g01_HMS_Counter-behaviour" {  } { { "g01_HMS_Counter.vhd" "" { Text "P:/DSDLabs/Lab5/g01_HMS_Counter.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_HMS_Counter " "Info: Found entity 1: g01_HMS_Counter" {  } { { "g01_HMS_Counter.vhd" "" { Text "P:/DSDLabs/Lab5/g01_HMS_Counter.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_7_segment_decoder-decode " "Info: Found design unit 1: g01_7_segment_decoder-decode" {  } { { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab5/g01_7_segment_decoder.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_7_segment_decoder " "Info: Found entity 1: g01_7_segment_decoder" {  } { { "g01_7_segment_decoder.vhd" "" { Text "P:/DSDLabs/Lab5/g01_7_segment_decoder.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Basic_Timer-behaviour " "Info: Found design unit 1: g01_Basic_Timer-behaviour" {  } { { "g01_Basic_Timer.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Basic_Timer.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Basic_Timer " "Info: Found entity 1: g01_Basic_Timer" {  } { { "g01_Basic_Timer.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Basic_Timer.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_earth_mars_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_earth_mars_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Earth_Mars_Timer-behaviour " "Info: Found design unit 1: g01_Earth_Mars_Timer-behaviour" {  } { { "g01_Earth_Mars_Timer.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Earth_Mars_Timer.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Earth_Mars_Timer " "Info: Found entity 1: g01_Earth_Mars_Timer" {  } { { "g01_Earth_Mars_Timer.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Earth_Mars_Timer.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_mars_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_mars_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_Mars_Clock_System-behaviour " "Info: Found design unit 1: g01_Mars_Clock_System-behaviour" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_Mars_Clock_System " "Info: Found entity 1: g01_Mars_Clock_System" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_to_utc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_to_utc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_to_UTC-behaviour " "Info: Found design unit 1: g01_to_UTC-behaviour" {  } { { "g01_to_UTC.vhd" "" { Text "P:/DSDLabs/Lab5/g01_to_UTC.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_to_UTC " "Info: Found entity 1: g01_to_UTC" {  } { { "g01_to_UTC.vhd" "" { Text "P:/DSDLabs/Lab5/g01_to_UTC.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g01_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g01_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g01_YMD_Counter-behaviour " "Info: Found design unit 1: g01_YMD_Counter-behaviour" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab5/g01_YMD_Counter.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g01_YMD_Counter " "Info: Found entity 1: g01_YMD_Counter" {  } { { "g01_YMD_Counter.vhd" "" { Text "P:/DSDLabs/Lab5/g01_YMD_Counter.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g01_Mars_Clock_System " "Info: Elaborating entity \"g01_Mars_Clock_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Hour_set g01_Mars_Clock.vhd(240) " "Warning (10036): Verilog HDL or VHDL warning at g01_Mars_Clock.vhd(240): object \"M_Hour_set\" assigned a value but never read" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Minute_set g01_Mars_Clock.vhd(241) " "Warning (10036): Verilog HDL or VHDL warning at g01_Mars_Clock.vhd(241): object \"M_Minute_set\" assigned a value but never read" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_Second_set g01_Mars_Clock.vhd(242) " "Warning (10036): Verilog HDL or VHDL warning at g01_Mars_Clock.vhd(242): object \"M_Second_set\" assigned a value but never read" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g01_Mars_Clock.vhd(270) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(270): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g01_Mars_Clock.vhd(272) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(272): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state g01_Mars_Clock.vhd(274) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(274): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(338) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(338): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(340) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(340): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(348) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(348): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(350) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(350): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(352) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(352): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(360) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(360): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_Year_set_local g01_Mars_Clock.vhd(360) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(360): signal \"E_Year_set_local\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E_Year_set_local g01_Mars_Clock.vhd(362) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(362): signal \"E_Year_set_local\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(362) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(362): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(364) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(364): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 364 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data g01_Mars_Clock.vhd(366) " "Warning (10492): VHDL Process Statement warning at g01_Mars_Clock.vhd(366): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bcd_in g01_Mars_Clock.vhd(298) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(298): inferring latch(es) for signal or variable \"bcd_in\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 298 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_timezone g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_timezone\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M_timezone g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"M_timezone\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Hour_set_local g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_Hour_set_local\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Minute_set_local g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_Minute_set_local\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Second_set_local g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_Second_set_local\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Year_set_local g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_Year_set_local\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Month_set_local g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_Month_set_local\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_Day_set_local g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_Day_set_local\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_load g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_load\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E_load_ymd g01_Mars_Clock.vhd(378) " "Warning (10631): VHDL Process Statement warning at g01_Mars_Clock.vhd(378): inferring latch(es) for signal or variable \"E_load_ymd\", which holds its previous value in one or more paths through the process" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_load_ymd g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_load_ymd\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_load g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_load\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set_local\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Day_set_local\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set_local\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Day_set_local\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set_local\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Day_set_local\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set_local\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Day_set_local\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Day_set_local\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Day_set_local\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set_local\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Month_set_local\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set_local\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Month_set_local\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set_local\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Month_set_local\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Month_set_local\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Month_set_local\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[5\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[5\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[6\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[6\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[7\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[7\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[8\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[8\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[9\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[9\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[10\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[10\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Year_set_local\[11\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Year_set_local\[11\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set_local\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Second_set_local\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set_local\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Second_set_local\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set_local\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Second_set_local\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set_local\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Second_set_local\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set_local\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Second_set_local\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Second_set_local\[5\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Second_set_local\[5\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set_local\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Minute_set_local\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set_local\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Minute_set_local\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set_local\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Minute_set_local\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set_local\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Minute_set_local\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set_local\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Minute_set_local\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Minute_set_local\[5\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Minute_set_local\[5\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set_local\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Hour_set_local\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set_local\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Hour_set_local\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set_local\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Hour_set_local\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set_local\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Hour_set_local\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_Hour_set_local\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_Hour_set_local\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"M_timezone\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"M_timezone\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"M_timezone\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"M_timezone\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M_timezone\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"M_timezone\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[0\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_timezone\[0\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[1\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_timezone\[1\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[2\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_timezone\[2\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[3\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_timezone\[3\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E_timezone\[4\] g01_Mars_Clock.vhd(378) " "Info (10041): Inferred latch for \"E_timezone\[4\]\" at g01_Mars_Clock.vhd(378)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 378 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[0\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[0\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[1\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[1\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[2\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[2\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[3\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[3\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[4\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[4\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[5\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[5\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[6\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[6\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[7\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[7\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[8\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[8\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[9\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[9\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[10\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[10\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modeProcess:bcd_in\[11\] g01_Mars_Clock.vhd(301) " "Info (10041): Inferred latch for \"modeProcess:bcd_in\[11\]\" at g01_Mars_Clock.vhd(301)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ledsGreen\[0\] g01_Mars_Clock.vhd(280) " "Error (10818): Can't infer register for \"ledsGreen\[0\]\" at g01_Mars_Clock.vhd(280) because it does not hold its value outside the clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 280 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledsGreen\[0\] g01_Mars_Clock.vhd(265) " "Info (10041): Inferred latch for \"ledsGreen\[0\]\" at g01_Mars_Clock.vhd(265)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ledsGreen\[1\] g01_Mars_Clock.vhd(280) " "Error (10818): Can't infer register for \"ledsGreen\[1\]\" at g01_Mars_Clock.vhd(280) because it does not hold its value outside the clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 280 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledsGreen\[1\] g01_Mars_Clock.vhd(265) " "Info (10041): Inferred latch for \"ledsGreen\[1\]\" at g01_Mars_Clock.vhd(265)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ledsGreen\[2\] g01_Mars_Clock.vhd(280) " "Error (10818): Can't infer register for \"ledsGreen\[2\]\" at g01_Mars_Clock.vhd(280) because it does not hold its value outside the clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 280 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledsGreen\[2\] g01_Mars_Clock.vhd(265) " "Info (10041): Inferred latch for \"ledsGreen\[2\]\" at g01_Mars_Clock.vhd(265)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "ledsGreen\[3\] g01_Mars_Clock.vhd(280) " "Error (10818): Can't infer register for \"ledsGreen\[3\]\" at g01_Mars_Clock.vhd(280) because it does not hold its value outside the clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 280 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledsGreen\[3\] g01_Mars_Clock.vhd(265) " "Info (10041): Inferred latch for \"ledsGreen\[3\]\" at g01_Mars_Clock.vhd(265)" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 265 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "g01_Mars_Clock.vhd(280) " "Error (10822): HDL error at g01_Mars_Clock.vhd(280): couldn't implement registers for assignments on this clock edge" {  } { { "g01_Mars_Clock.vhd" "" { Text "P:/DSDLabs/Lab5/g01_Mars_Clock.vhd" 280 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 28 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Error: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 15:07:05 2014 " "Error: Processing ended: Thu Apr 10 15:07:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 28 s " "Error: Quartus II Full Compilation was unsuccessful. 8 errors, 28 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
