Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Aug  7 16:09:58 2019
| Host         : sdu-dpai-turing-2 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   16        [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              7.000       0.974      6.026
2   18        [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              7.000       0.887      6.113


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 7.000
Requirement: 7.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_fpga_1            clk_fpga_0            top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.974      6.026


Slack (MET) :             6.026ns  (requirement - actual skew)
  Endpoint Source:        top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Endpoint Destination:   top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Reference Source:       top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Reference Destination:  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.000ns
  Endpoint Relative Delay:    1.476ns
  Reference Relative Delay:   0.247ns
  Relative CRPR:              0.418ns
  Uncertainty:                0.163ns
  Actual Bus Skew:            0.974ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=143, routed)         1.476     2.555    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X26Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y40         FDRE (Prop_fdre_C_Q)         0.398     2.953 r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     3.578    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2625, routed)        1.320     2.302    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.302    
    SLICE_X27Y40         FDRE (Setup_fdre_C_D)       -0.200     2.102    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.578    
                         clock arrival                          2.102    
  -------------------------------------------------------------------
                         relative delay                         1.476    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=143, routed)         1.320     2.302    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X27Y41         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.304     2.606 r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.329     2.935    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X28Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2625, routed)        1.473     2.552    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X28Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.552    
    SLICE_X28Y40         FDRE (Hold_fdre_C_D)         0.136     2.688    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.935    
                         clock arrival                          2.688    
  -------------------------------------------------------------------
                         relative delay                         0.247    



Id: 2
set_bus_skew -from [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 7.000
Requirement: 7.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_fpga_0            clk_fpga_1            top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.887      6.113


Slack (MET) :             6.113ns  (requirement - actual skew)
  Endpoint Source:        top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Endpoint Destination:   top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Reference Source:       top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Reference Destination:  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            7.000ns
  Endpoint Relative Delay:    1.366ns
  Reference Relative Delay:   0.224ns
  Relative CRPR:              0.418ns
  Uncertainty:                0.163ns
  Actual Bus Skew:            0.887ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2625, routed)        1.476     2.555    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X26Y41         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.398     2.953 r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.515     3.468    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X25Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=143, routed)         1.320     2.302    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y40         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.302    
    SLICE_X25Y40         FDRE (Setup_fdre_C_D)       -0.200     2.102    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           3.468    
                         clock arrival                          2.102    
  -------------------------------------------------------------------
                         relative delay                         1.366    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2625, routed)        1.318     2.300    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X28Y42         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.304     2.604 r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.311     2.916    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X27Y42         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  top_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=143, routed)         1.477     2.556    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X27Y42         FDRE                                         r  top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     2.556    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.136     2.692    top_i/ad9708_send_0/inst/ad9708_send_v1_0_S00_AXI_inst/send_inst/dac_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           2.916    
                         clock arrival                          2.692    
  -------------------------------------------------------------------
                         relative delay                         0.224    



