<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="PS_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_processing_system7_0_0_synth_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_axi_bram_ctrl_0_0_synth_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_axi_smc_0_synth_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/PS_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="PS_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="PS_processing_system7_0_0_synth_1"/>
		<Parent Id="PS_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="PS_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="PS_axi_smc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Github/FPGA-Elec-Design/Xilinx_Proj/PS/PS.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="PS_rst_ps7_0_50M_0_synth_1"/>
		<Parent Id="PS_processing_system7_0_0_synth_1"/>
		<Parent Id="PS_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="PS_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="PS_axi_smc_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

