

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Aug 10 14:52:35 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     10.57|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   82|   82|   83|   83|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col   |   81|   81|         9|          -|          -|     9|    no    |
        | + Product  |    6|    6|         2|          2|          1|     3|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      46|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      31|
|Register         |        -|      -|      37|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      37|      77|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |                 Instance                |                Module                | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |matrixmul_mac_muladd_8s_8s_16ns_16_1_U0  |matrixmul_mac_muladd_8s_8s_16ns_16_1  |        0|      1|  0|   0|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+
    |Total                                    |                                      |        0|      1|  0|   0|
    +-----------------------------------------+--------------------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_163_p2                  |     +    |      0|  0|   2|           2|           1|
    |indvar_flatten_next_fu_143_p2  |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_300_p2                  |     +    |      0|  0|   2|           2|           1|
    |k_1_fu_228_p2                  |     +    |      0|  0|   2|           2|           1|
    |p_addr1_fu_242_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr4_fu_278_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr8_fu_207_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr3_fu_268_p2              |     -    |      0|  0|   5|           5|           5|
    |p_addr7_fu_197_p2              |     -    |      0|  0|   5|           5|           5|
    |i_mid2_fu_169_p3               |  Select  |      0|  0|   2|           1|           2|
    |j_mid2_fu_155_p3               |  Select  |      0|  0|   2|           1|           1|
    |exitcond1_fu_149_p2            |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_flatten_fu_137_p2     |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_222_p2             |   icmp   |      0|  0|   1|           2|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  46|          48|          43|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          6|    1|          6|
    |i_reg_104              |   2|          2|    2|          4|
    |indvar_flatten_reg_93  |   4|          2|    4|          8|
    |j_reg_115              |   2|          2|    2|          4|
    |k_reg_126              |   2|          2|    2|          4|
    |res_address0           |   4|          3|    4|         12|
    |res_d0                 |  16|          3|   16|         48|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  31|         20|   31|         86|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  5|   0|    5|          0|
    |i_mid2_reg_328               |  2|   0|    2|          0|
    |i_reg_104                    |  2|   0|    2|          0|
    |indvar_flatten_next_reg_318  |  4|   0|    4|          0|
    |indvar_flatten_reg_93        |  4|   0|    4|          0|
    |j_mid2_reg_323               |  2|   0|    2|          0|
    |j_reg_115                    |  2|   0|    2|          0|
    |k_1_reg_351                  |  2|   0|    2|          0|
    |k_reg_126                    |  2|   0|    2|          0|
    |p_addr7_cast_reg_338         |  6|   0|    6|          0|
    |res_addr_reg_343             |  4|   0|    4|          0|
    |tmp_2_trn6_cast_reg_333      |  2|   0|    6|          4|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 37|   0|   41|          4|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

