<stg><name>consumer_Pipeline_VITIS_LOOP_15_1</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasRay_SVfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32">
<![CDATA[
newFuncRoot:2 %muxLogicCE_to_n_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_n_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
newFuncRoot:3 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:4 %muxLogicData_to_store_ln0 = muxlogic i31 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="31">
<![CDATA[
newFuncRoot:5 %muxLogicAddr_to_store_ln0 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln15 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31">
<![CDATA[
for.inc.i:0 %MuxLogicAddr_to_i_load = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_i_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc.i:1 %i_load = load i31 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="31">
<![CDATA[
for.inc.i:2 %zext_ln15 = zext i31 %i_load

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i:3 %icmp_ln15 = icmp_slt  i32 %zext_ln15, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln15 = br i1 %icmp_ln15, void %consumer.exit.exitStub, void %for.inc.split.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split.i:0 %add_ln15 = add i31 %i_load, i31 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split.i:5 %muxLogicData_to_store_ln15 = muxlogic i31 %add_ln15

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="31">
<![CDATA[
for.inc.split.i:6 %muxLogicAddr_to_store_ln15 = muxlogic i31 %i

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split.i:7 %store_ln15 = store i31 %add_ln15, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
consumer.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split.i:1 %specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln16"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split.i:2 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512">
<![CDATA[
for.inc.split.i:3 %muxLogicCE_to_p_0 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_p_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
for.inc.split.i:4 %p_0 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %dualInfeasRay_SVfifo_i

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split.i:8 %br_ln15 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="n" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n"/></StgValue>
</port>
<port id="38" name="dualInfeasRay_SVfifo_i" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="dualInfeasRay_SVfifo_i"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="i" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="dualInfeasRay_SVfifo_i" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="empty_14" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="50" from="empty_3" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="empty_3" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="54" from="empty_3" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="55" from="empty_3" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="empty_3" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="61" from="empty_3" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specinterface_ln0" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i32" to="n_read" fromId="66" toId="8">
</dataflow>
<dataflow id="68" from="n" to="n_read" fromId="37" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="muxLogicData_to_store_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="i" to="muxLogicAddr_to_store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_69" to="store_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="73" from="i" to="store_ln0" fromId="5" toId="11">
</dataflow>
<dataflow id="74" from="i" to="MuxLogicAddr_to_i_load" fromId="5" toId="13">
</dataflow>
<dataflow id="75" from="i" to="i_load" fromId="5" toId="14">
</dataflow>
<dataflow id="76" from="i_load" to="zext_ln15" fromId="14" toId="15">
</dataflow>
<dataflow id="77" from="zext_ln15" to="icmp_ln15" fromId="15" toId="16">
</dataflow>
<dataflow id="78" from="n_read" to="icmp_ln15" fromId="8" toId="16">
</dataflow>
<dataflow id="79" from="icmp_ln15" to="br_ln15" fromId="16" toId="17">
</dataflow>
<dataflow id="80" from="i_load" to="add_ln15" fromId="14" toId="18">
</dataflow>
<dataflow id="82" from="StgValue_81" to="add_ln15" fromId="81" toId="18">
</dataflow>
<dataflow id="83" from="add_ln15" to="muxLogicData_to_store_ln15" fromId="18" toId="19">
</dataflow>
<dataflow id="84" from="i" to="muxLogicAddr_to_store_ln15" fromId="5" toId="20">
</dataflow>
<dataflow id="85" from="add_ln15" to="store_ln15" fromId="18" toId="21">
</dataflow>
<dataflow id="86" from="i" to="store_ln15" fromId="5" toId="21">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecPipeline" to="specpipeline_ln16" fromId="87" toId="22">
</dataflow>
<dataflow id="89" from="StgValue_39" to="specpipeline_ln16" fromId="39" toId="22">
</dataflow>
<dataflow id="90" from="StgValue_46" to="specpipeline_ln16" fromId="46" toId="22">
</dataflow>
<dataflow id="91" from="StgValue_46" to="specpipeline_ln16" fromId="46" toId="22">
</dataflow>
<dataflow id="92" from="StgValue_46" to="specpipeline_ln16" fromId="46" toId="22">
</dataflow>
<dataflow id="93" from="empty_3" to="specpipeline_ln16" fromId="49" toId="22">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="94" toId="23">
</dataflow>
<dataflow id="97" from="empty_2" to="specloopname_ln15" fromId="96" toId="23">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="p_0" fromId="98" toId="25">
</dataflow>
<dataflow id="100" from="dualInfeasRay_SVfifo_i" to="p_0" fromId="38" toId="25">
</dataflow>
<dataflow id="101" from="icmp_ln15" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
