# scrolling_digits_vhdl_xilinx_fpga

A simple main loop, clocked by a 10NS clock, where a time slice is responsiblel for driving one of the four 7-segement display.

In this repo, there is

    1) Design code, written in VHDL
    2) Xilinx Design Contraint file, written in TCL
    3) Timing report, in PNG
    4) Design Rule Check, in PNG
    5) Power Analysis, in PNG

   
See demo at : https://youtu.be/7O0Byjzfgtw?si=l17aDrn2r65yMxk-
