multiline_comment|/*&n; * Register information for the Weitek P9100 as found&n; * on the Tadpole Sparcbook 3 laptops.&n; * &n; * From the technical specification document provided by Tadpole.&n; *&n; * Derrick J Brashear (shadow@dementia.org)&n; */
macro_line|#ifndef _P9100_H_
DECL|macro|_P9100_H_
mdefine_line|#define _P9100_H_
multiline_comment|/* P9100 control registers */
DECL|macro|P9100_SYSCTL_OFF
mdefine_line|#define P9100_SYSCTL_OFF&t;0x0UL
DECL|macro|P9100_VIDEOCTL_OFF
mdefine_line|#define P9100_VIDEOCTL_OFF&t;0x100UL
DECL|macro|P9100_VRAMCTL_OFF
mdefine_line|#define P9100_VRAMCTL_OFF &t;0x180UL
DECL|macro|P9100_RAMDAC_OFF
mdefine_line|#define P9100_RAMDAC_OFF &t;0x200UL
DECL|macro|P9100_VIDEOCOPROC_OFF
mdefine_line|#define P9100_VIDEOCOPROC_OFF &t;0x400UL
multiline_comment|/* P9100 command registers */
DECL|macro|P9100_CMD_OFF
mdefine_line|#define P9100_CMD_OFF 0x0UL
multiline_comment|/* P9100 framebuffer memory */
DECL|macro|P9100_FB_OFF
mdefine_line|#define P9100_FB_OFF 0x0UL
multiline_comment|/* 3 bits: 2=8bpp 3=16bpp 5=32bpp 7=24bpp */
DECL|macro|SYS_CONFIG_PIXELSIZE_SHIFT
mdefine_line|#define SYS_CONFIG_PIXELSIZE_SHIFT 26 
DECL|macro|SCREENPAINT_TIMECTL1_ENABLE_VIDEO
mdefine_line|#define SCREENPAINT_TIMECTL1_ENABLE_VIDEO 0x20 /* 0 = off, 1 = on */
DECL|struct|p9100_ctrl
r_struct
id|p9100_ctrl
(brace
multiline_comment|/* Registers for the system control */
DECL|member|sys_base
id|__volatile__
id|__u32
id|sys_base
suffix:semicolon
DECL|member|sys_config
id|__volatile__
id|__u32
id|sys_config
suffix:semicolon
DECL|member|sys_intr
id|__volatile__
id|__u32
id|sys_intr
suffix:semicolon
DECL|member|sys_int_ena
id|__volatile__
id|__u32
id|sys_int_ena
suffix:semicolon
DECL|member|sys_alt_rd
id|__volatile__
id|__u32
id|sys_alt_rd
suffix:semicolon
DECL|member|sys_alt_wr
id|__volatile__
id|__u32
id|sys_alt_wr
suffix:semicolon
DECL|member|sys_xxx
id|__volatile__
id|__u32
id|sys_xxx
(braket
l_int|58
)braket
suffix:semicolon
multiline_comment|/* Registers for the video control */
DECL|member|vid_base
id|__volatile__
id|__u32
id|vid_base
suffix:semicolon
DECL|member|vid_hcnt
id|__volatile__
id|__u32
id|vid_hcnt
suffix:semicolon
DECL|member|vid_htotal
id|__volatile__
id|__u32
id|vid_htotal
suffix:semicolon
DECL|member|vid_hsync_rise
id|__volatile__
id|__u32
id|vid_hsync_rise
suffix:semicolon
DECL|member|vid_hblank_rise
id|__volatile__
id|__u32
id|vid_hblank_rise
suffix:semicolon
DECL|member|vid_hblank_fall
id|__volatile__
id|__u32
id|vid_hblank_fall
suffix:semicolon
DECL|member|vid_hcnt_preload
id|__volatile__
id|__u32
id|vid_hcnt_preload
suffix:semicolon
DECL|member|vid_vcnt
id|__volatile__
id|__u32
id|vid_vcnt
suffix:semicolon
DECL|member|vid_vlen
id|__volatile__
id|__u32
id|vid_vlen
suffix:semicolon
DECL|member|vid_vsync_rise
id|__volatile__
id|__u32
id|vid_vsync_rise
suffix:semicolon
DECL|member|vid_vblank_rise
id|__volatile__
id|__u32
id|vid_vblank_rise
suffix:semicolon
DECL|member|vid_vblank_fall
id|__volatile__
id|__u32
id|vid_vblank_fall
suffix:semicolon
DECL|member|vid_vcnt_preload
id|__volatile__
id|__u32
id|vid_vcnt_preload
suffix:semicolon
DECL|member|vid_screenpaint_addr
id|__volatile__
id|__u32
id|vid_screenpaint_addr
suffix:semicolon
DECL|member|vid_screenpaint_timectl1
id|__volatile__
id|__u32
id|vid_screenpaint_timectl1
suffix:semicolon
DECL|member|vid_screenpaint_qsfcnt
id|__volatile__
id|__u32
id|vid_screenpaint_qsfcnt
suffix:semicolon
DECL|member|vid_screenpaint_timectl2
id|__volatile__
id|__u32
id|vid_screenpaint_timectl2
suffix:semicolon
DECL|member|vid_xxx
id|__volatile__
id|__u32
id|vid_xxx
(braket
l_int|15
)braket
suffix:semicolon
multiline_comment|/* Registers for the video control */
DECL|member|vram_base
id|__volatile__
id|__u32
id|vram_base
suffix:semicolon
DECL|member|vram_memcfg
id|__volatile__
id|__u32
id|vram_memcfg
suffix:semicolon
DECL|member|vram_refresh_pd
id|__volatile__
id|__u32
id|vram_refresh_pd
suffix:semicolon
DECL|member|vram_refresh_cnt
id|__volatile__
id|__u32
id|vram_refresh_cnt
suffix:semicolon
DECL|member|vram_raslo_max
id|__volatile__
id|__u32
id|vram_raslo_max
suffix:semicolon
DECL|member|vram_raslo_cur
id|__volatile__
id|__u32
id|vram_raslo_cur
suffix:semicolon
DECL|member|pwrup_cfg
id|__volatile__
id|__u32
id|pwrup_cfg
suffix:semicolon
DECL|member|vram_xxx
id|__volatile__
id|__u32
id|vram_xxx
(braket
l_int|25
)braket
suffix:semicolon
multiline_comment|/* Registers for IBM RGB528 Palette */
DECL|member|ramdac_cmap_wridx
id|__volatile__
id|__u32
id|ramdac_cmap_wridx
suffix:semicolon
DECL|member|ramdac_palette_data
id|__volatile__
id|__u32
id|ramdac_palette_data
suffix:semicolon
DECL|member|ramdac_pixel_mask
id|__volatile__
id|__u32
id|ramdac_pixel_mask
suffix:semicolon
DECL|member|ramdac_palette_rdaddr
id|__volatile__
id|__u32
id|ramdac_palette_rdaddr
suffix:semicolon
DECL|member|ramdac_idx_lo
id|__volatile__
id|__u32
id|ramdac_idx_lo
suffix:semicolon
DECL|member|ramdac_idx_hi
id|__volatile__
id|__u32
id|ramdac_idx_hi
suffix:semicolon
DECL|member|ramdac_idx_data
id|__volatile__
id|__u32
id|ramdac_idx_data
suffix:semicolon
DECL|member|ramdac_idx_ctl
id|__volatile__
id|__u32
id|ramdac_idx_ctl
suffix:semicolon
DECL|member|ramdac_xxx
id|__volatile__
id|__u32
id|ramdac_xxx
(braket
l_int|1784
)braket
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|p9100_cmd_parameng
r_struct
id|p9100_cmd_parameng
(brace
DECL|member|parameng_status
id|__volatile__
id|__u32
id|parameng_status
suffix:semicolon
DECL|member|parameng_bltcmd
id|__volatile__
id|__u32
id|parameng_bltcmd
suffix:semicolon
DECL|member|parameng_quadcmd
id|__volatile__
id|__u32
id|parameng_quadcmd
suffix:semicolon
)brace
suffix:semicolon
macro_line|#endif /* _P9100_H_ */
eof
