Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Feb  2 20:46:13 2024
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_methodology -file Lab1_Top_Level_methodology_drc_routed.rpt -pb Lab1_Top_Level_methodology_drc_routed.pb -rpx Lab1_Top_Level_methodology_drc_routed.rpx
| Design       : Lab1_Top_Level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 22
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 6          |
| TIMING-18 | Warning          | Missing input or output delay  | 1          |
| TIMING-20 | Warning          | Non-clocked latch              | 14         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin U4/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin U4/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin U5/rps_temp_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_main relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U12/led0_reg cannot be properly analyzed as its control pin U12/led0_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U12/led1_reg cannot be properly analyzed as its control pin U12/led1_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U12/loss_count_temp_reg[0] cannot be properly analyzed as its control pin U12/loss_count_temp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U12/loss_count_temp_reg[1] cannot be properly analyzed as its control pin U12/loss_count_temp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch U12/loss_count_temp_reg[2] cannot be properly analyzed as its control pin U12/loss_count_temp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch U12/loss_count_temp_reg[3] cannot be properly analyzed as its control pin U12/loss_count_temp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch U12/tie_count_temp_reg[0] cannot be properly analyzed as its control pin U12/tie_count_temp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch U12/tie_count_temp_reg[1] cannot be properly analyzed as its control pin U12/tie_count_temp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch U12/tie_count_temp_reg[2] cannot be properly analyzed as its control pin U12/tie_count_temp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch U12/tie_count_temp_reg[3] cannot be properly analyzed as its control pin U12/tie_count_temp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch U12/win_count_temp_reg[0] cannot be properly analyzed as its control pin U12/win_count_temp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch U12/win_count_temp_reg[1] cannot be properly analyzed as its control pin U12/win_count_temp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch U12/win_count_temp_reg[2] cannot be properly analyzed as its control pin U12/win_count_temp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch U12/win_count_temp_reg[3] cannot be properly analyzed as its control pin U12/win_count_temp_reg[3]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 14 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


