// Seed: 1763620246
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wor  id_4
);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd2,
    parameter id_9  = 32'd13
) (
    input uwire id_0,
    output tri0 id_1
    , id_14,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input wand id_5,
    input tri id_6#(
        .id_15 (1),
        .id_16 (1 ^ 1),
        .id_17 (-1),
        ._id_18(1)
    ),
    input wire id_7
    , id_19,
    output uwire id_8,
    input supply1 _id_9 id_20,
    output tri id_10,
    input wire id_11,
    input tri id_12
);
  wire id_21;
  ;
  and primCall (
      id_8,
      id_15,
      id_0,
      id_11,
      id_4,
      id_5,
      id_19,
      id_22,
      id_20,
      id_12,
      id_21,
      id_24,
      id_14,
      id_17,
      id_23,
      id_6,
      id_2,
      id_16,
      id_7
  );
  assign id_8 = 1'b0;
  logic id_22;
  wire id_23[id_18 : id_9], id_24;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_7,
      id_20,
      id_0
  );
endmodule
