Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 17 21:06:08 2022
| Host         : DESKTOP-2D4IHUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RunningBlock_timing_summary_routed.rpt -pb RunningBlock_timing_summary_routed.pb -rpx RunningBlock_timing_summary_routed.rpx -warn_on_violation
| Design       : RunningBlock
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    311         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (311)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (674)
5. checking no_input_delay (4)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (311)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: u100/pulse_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: u4/pulse_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (674)
--------------------------------------------------
 There are 674 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.610        0.000                      0                  304        0.099        0.000                      0                  304        4.020        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.610        0.000                      0                  304        0.099        0.000                      0                  304        4.020        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.987ns (33.933%)  route 3.869ns (66.067%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.335     9.303 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.148    11.451    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[11]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.436    15.061    spi_master_0/rx_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.987ns (33.933%)  route 3.869ns (66.067%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.335     9.303 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           2.148    11.451    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X7Y44          FDRE (Setup_fdre_C_CE)      -0.436    15.061    spi_master_0/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 1.987ns (35.662%)  route 3.585ns (64.338%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.335     9.303 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.864    11.167    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  spi_master_0/rx_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  spi_master_0/rx_data_reg[10]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X7Y47          FDRE (Setup_fdre_C_CE)      -0.436    15.062    spi_master_0/rx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 1.987ns (35.475%)  route 3.614ns (64.525%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.335     9.303 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.894    11.197    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  spi_master_0/rx_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  spi_master_0/rx_data_reg[9]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X4Y46          FDRE (Setup_fdre_C_CE)      -0.400    15.097    spi_master_0/rx_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.987ns (35.741%)  route 3.573ns (64.259%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.335     9.303 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.852    11.155    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  spi_master_0/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  spi_master_0/rx_data_reg[5]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y47          FDRE (Setup_fdre_C_CE)      -0.436    15.062    spi_master_0/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.987ns (35.741%)  route 3.573ns (64.259%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT3 (Prop_lut3_I0_O)        0.335     9.303 r  spi_master_0/rx_data[11]_i_1/O
                         net (fo=7, routed)           1.852    11.155    spi_master_0/rx_data[11]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  spi_master_0/rx_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.656    15.139    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  spi_master_0/rx_data_reg[8]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y47          FDRE (Setup_fdre_C_CE)      -0.436    15.062    spi_master_0/rx_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_0/rx_buffer_reg[4]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.962ns (37.222%)  route 3.309ns (62.778%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.595ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.478     6.073 r  spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.612     6.685    spi_master_0/count[4]
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295     6.980 r  spi_master_0/clk_toggles[4]_i_15/O
                         net (fo=1, routed)           0.000     6.980    spi_master_0/clk_toggles[4]_i_15_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  spi_master_0/clk_toggles_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.513    spi_master_0/clk_toggles_reg[4]_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  spi_master_0/clk_toggles_reg[4]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.630    spi_master_0/clk_toggles_reg[4]_i_4_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.859 r  spi_master_0/clk_toggles_reg[4]_i_2/CO[2]
                         net (fo=17, routed)          1.109     8.968    spi_master_0/busy1
    SLICE_X4Y8           LUT5 (Prop_lut5_I1_O)        0.310     9.278 r  spi_master_0/rx_buffer[11]_i_1/O
                         net (fo=9, routed)           1.588    10.866    spi_master_0/rx_buffer[11]_i_1_n_0
    SLICE_X4Y45          SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.655    15.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y45          SRL16E                                       r  spi_master_0/rx_buffer_reg[4]_srl4/CLK
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X4Y45          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    14.980    spi_master_0/rx_buffer_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 u_clk50mhz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.076ns (20.606%)  route 4.146ns (79.394%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.730     5.492    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  u_clk50mhz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  u_clk50mhz/count_reg[15]/Q
                         net (fo=2, routed)           0.828     6.776    u_clk50mhz/count[15]
    SLICE_X64Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.900 f  u_clk50mhz/count[0]_i_9/O
                         net (fo=1, routed)           0.444     7.344    u_clk50mhz/count[0]_i_9_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  u_clk50mhz/count[0]_i_7/O
                         net (fo=1, routed)           0.440     7.909    u_clk50mhz/count[0]_i_7_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.033 f  u_clk50mhz/count[0]_i_3/O
                         net (fo=1, routed)           0.758     8.791    u_clk50mhz/count[0]_i_3_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.915 f  u_clk50mhz/count[0]_i_2/O
                         net (fo=3, routed)           0.707     9.623    u_clk50mhz/count[0]_i_2_n_0
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.747 r  u_clk50mhz/count[31]_i_1__2/O
                         net (fo=31, routed)          0.968    10.714    u_clk50mhz/pulse_0
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.545    15.027    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[21]/C
                         clock pessimism              0.280    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X65Y50         FDRE (Setup_fdre_C_R)       -0.429    14.843    u_clk50mhz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 u_clk50mhz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.076ns (20.606%)  route 4.146ns (79.394%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.730     5.492    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  u_clk50mhz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  u_clk50mhz/count_reg[15]/Q
                         net (fo=2, routed)           0.828     6.776    u_clk50mhz/count[15]
    SLICE_X64Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.900 f  u_clk50mhz/count[0]_i_9/O
                         net (fo=1, routed)           0.444     7.344    u_clk50mhz/count[0]_i_9_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  u_clk50mhz/count[0]_i_7/O
                         net (fo=1, routed)           0.440     7.909    u_clk50mhz/count[0]_i_7_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.033 f  u_clk50mhz/count[0]_i_3/O
                         net (fo=1, routed)           0.758     8.791    u_clk50mhz/count[0]_i_3_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.915 f  u_clk50mhz/count[0]_i_2/O
                         net (fo=3, routed)           0.707     9.623    u_clk50mhz/count[0]_i_2_n_0
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.747 r  u_clk50mhz/count[31]_i_1__2/O
                         net (fo=31, routed)          0.968    10.714    u_clk50mhz/pulse_0
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.545    15.027    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[22]/C
                         clock pessimism              0.280    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X65Y50         FDRE (Setup_fdre_C_R)       -0.429    14.843    u_clk50mhz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 u_clk50mhz/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 1.076ns (20.606%)  route 4.146ns (79.394%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.492ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.730     5.492    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  u_clk50mhz/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.948 f  u_clk50mhz/count_reg[15]/Q
                         net (fo=2, routed)           0.828     6.776    u_clk50mhz/count[15]
    SLICE_X64Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.900 f  u_clk50mhz/count[0]_i_9/O
                         net (fo=1, routed)           0.444     7.344    u_clk50mhz/count[0]_i_9_n_0
    SLICE_X64Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.468 f  u_clk50mhz/count[0]_i_7/O
                         net (fo=1, routed)           0.440     7.909    u_clk50mhz/count[0]_i_7_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.033 f  u_clk50mhz/count[0]_i_3/O
                         net (fo=1, routed)           0.758     8.791    u_clk50mhz/count[0]_i_3_n_0
    SLICE_X64Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.915 f  u_clk50mhz/count[0]_i_2/O
                         net (fo=3, routed)           0.707     9.623    u_clk50mhz/count[0]_i_2_n_0
    SLICE_X64Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.747 r  u_clk50mhz/count[31]_i_1__2/O
                         net (fo=31, routed)          0.968    10.714    u_clk50mhz/pulse_0
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.545    15.027    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[23]/C
                         clock pessimism              0.280    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X65Y50         FDRE (Setup_fdre_C_R)       -0.429    14.843    u_clk50mhz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u100/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u100/clk_IBUF_BUFG
    SLICE_X66Y49         FDRE                                         r  u100/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  u100/count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.821    u100/count_reg_n_0_[15]
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.977 r  u100/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.978    u100/count_reg[16]_i_1__0_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.031 r  u100/count_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.031    u100/data0[17]
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u100/clk_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[17]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.134     1.932    u100/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u4/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u4/clk_IBUF_BUFG
    SLICE_X67Y49         FDRE                                         r  u4/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u4/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.792    u4/count_reg_n_0_[20]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.952 r  u4/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    u4/count_reg[20]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  u4/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.007    u4/data0[21]
    SLICE_X67Y50         FDRE                                         r  u4/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u4/clk_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  u4/count_reg[21]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.105     1.903    u4/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  u_clk50mhz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u_clk50mhz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.792    u_clk50mhz/count[20]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.952 r  u_clk50mhz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.953    u_clk50mhz/count0_carry__3_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  u_clk50mhz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.007    u_clk50mhz/count0_carry__4_n_7
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[21]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.903    u_clk50mhz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u100/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u100/clk_IBUF_BUFG
    SLICE_X66Y49         FDRE                                         r  u100/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  u100/count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.821    u100/count_reg_n_0_[15]
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.977 r  u100/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.978    u100/count_reg[16]_i_1__0_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.044 r  u100/count_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.044    u100/data0[19]
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u100/clk_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[19]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.134     1.932    u100/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u4/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u4/clk_IBUF_BUFG
    SLICE_X67Y49         FDRE                                         r  u4/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u4/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.792    u4/count_reg_n_0_[20]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.952 r  u4/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    u4/count_reg[20]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.018 r  u4/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.018    u4/data0[23]
    SLICE_X67Y50         FDRE                                         r  u4/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u4/clk_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  u4/count_reg[23]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.105     1.903    u4/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_clk50mhz/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk50mhz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  u_clk50mhz/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u_clk50mhz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.792    u_clk50mhz/count[20]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.952 r  u_clk50mhz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.953    u_clk50mhz/count0_carry__3_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.018 r  u_clk50mhz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.018    u_clk50mhz/count0_carry__4_n_5
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u_clk50mhz/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  u_clk50mhz/count_reg[23]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.903    u_clk50mhz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u100/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u100/clk_IBUF_BUFG
    SLICE_X66Y49         FDRE                                         r  u100/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  u100/count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.821    u100/count_reg_n_0_[15]
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.977 r  u100/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.978    u100/count_reg[16]_i_1__0_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.067 r  u100/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.067    u100/data0[18]
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u100/clk_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[18]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.134     1.932    u100/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u100/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u100/clk_IBUF_BUFG
    SLICE_X66Y49         FDRE                                         r  u100/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  u100/count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.821    u100/count_reg_n_0_[15]
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.977 r  u100/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.978    u100/count_reg[16]_i_1__0_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.069 r  u100/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.069    u100/data0[20]
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u100/clk_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  u100/count_reg[20]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X66Y50         FDRE (Hold_fdre_C_D)         0.134     1.932    u100/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u100/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u100/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u100/clk_IBUF_BUFG
    SLICE_X66Y49         FDRE                                         r  u100/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  u100/count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.821    u100/count_reg_n_0_[15]
    SLICE_X66Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.977 r  u100/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.978    u100/count_reg[16]_i_1__0_n_0
    SLICE_X66Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.018 r  u100/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.018    u100/count_reg[20]_i_1__0_n_0
    SLICE_X66Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.071 r  u100/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.071    u100/data0[21]
    SLICE_X66Y51         FDRE                                         r  u100/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u100/clk_IBUF_BUFG
    SLICE_X66Y51         FDRE                                         r  u100/count_reg[21]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X66Y51         FDRE (Hold_fdre_C_D)         0.134     1.932    u100/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u4/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.531    u4/clk_IBUF_BUFG
    SLICE_X67Y49         FDRE                                         r  u4/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y49         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  u4/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.792    u4/count_reg_n_0_[20]
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.952 r  u4/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.953    u4/count_reg[20]_i_1_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.043 r  u4/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.043    u4/data0[22]
    SLICE_X67Y50         FDRE                                         r  u4/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.851     2.045    u4/clk_IBUF_BUFG
    SLICE_X67Y50         FDRE                                         r  u4/count_reg[22]/C
                         clock pessimism             -0.247     1.798    
    SLICE_X67Y50         FDRE (Hold_fdre_C_D)         0.105     1.903    u4/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y8     mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y8     spi_master_0/assert_data_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y9     spi_master_0/clk_toggles_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y9     spi_master_0/clk_toggles_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y9     spi_master_0/clk_toggles_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y9     spi_master_0/clk_toggles_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y9     spi_master_0/clk_toggles_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y8     spi_master_0/count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y9     spi_master_0/count_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    spi_master_0/rx_buffer_reg[4]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y8     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y8     mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y8     spi_master_0/assert_data_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y8     spi_master_0/assert_data_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y45    spi_master_0/rx_buffer_reg[4]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y8     mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y8     mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y8     spi_master_0/assert_data_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y8     spi_master_0/assert_data_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y9     spi_master_0/clk_toggles_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           700 Endpoints
Min Delay           700 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.667ns  (logic 14.011ns (28.210%)  route 35.656ns (71.790%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           1.002    38.508    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    38.632 f  red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.282    38.915    red_OBUF[3]_inst_i_66_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.039 r  red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.770    39.809    red_OBUF[3]_inst_i_15_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    39.933 f  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.986    40.919    red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    41.043 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           5.077    46.120    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    49.667 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.667    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.516ns  (logic 14.001ns (28.275%)  route 35.516ns (71.725%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           1.002    38.508    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    38.632 f  red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.282    38.915    red_OBUF[3]_inst_i_66_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.039 r  red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.770    39.809    red_OBUF[3]_inst_i_15_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    39.933 f  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.986    40.919    red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    41.043 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.937    45.980    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    49.516 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.516    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.362ns  (logic 13.996ns (28.354%)  route 35.366ns (71.646%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           1.002    38.508    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    38.632 f  red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.282    38.915    red_OBUF[3]_inst_i_66_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.039 r  red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.770    39.809    red_OBUF[3]_inst_i_15_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    39.933 f  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.986    40.919    red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    41.043 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.787    45.830    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    49.362 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.362    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.211ns  (logic 13.995ns (28.439%)  route 35.216ns (71.561%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           1.002    38.508    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    38.632 f  red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.282    38.915    red_OBUF[3]_inst_i_66_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.039 r  red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.770    39.809    red_OBUF[3]_inst_i_15_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    39.933 f  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.986    40.919    red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    41.043 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.637    45.680    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    49.211 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.211    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.845ns  (logic 14.022ns (28.708%)  route 34.823ns (71.292%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           0.834    38.340    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    38.464 f  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.286    38.751    green_OBUF[3]_inst_i_10_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.875 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.957    39.832    green_OBUF[3]_inst_i_4_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.124    39.956 f  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.828    40.783    green_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.124    40.907 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.379    45.287    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    48.845 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.845    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.844ns  (logic 14.011ns (28.685%)  route 34.834ns (71.315%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           0.834    38.340    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    38.464 f  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.286    38.751    green_OBUF[3]_inst_i_10_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.875 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.957    39.832    green_OBUF[3]_inst_i_4_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.124    39.956 f  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.828    40.783    green_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.124    40.907 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.390    45.298    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    48.844 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    48.844    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.752ns  (logic 13.975ns (28.665%)  route 34.778ns (71.335%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           1.002    38.508    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    38.632 f  red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.282    38.915    red_OBUF[3]_inst_i_66_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.039 r  red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.770    39.809    red_OBUF[3]_inst_i_15_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    39.933 f  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.986    40.919    red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    41.043 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.198    45.242    blue_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    48.752 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    48.752    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.703ns  (logic 14.011ns (28.768%)  route 34.692ns (71.232%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           0.834    38.340    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    38.464 f  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.286    38.751    green_OBUF[3]_inst_i_10_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.875 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.957    39.832    green_OBUF[3]_inst_i_4_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.124    39.956 f  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.828    40.783    green_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.124    40.907 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.249    45.156    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    48.703 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.703    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.620ns  (logic 13.993ns (28.780%)  route 34.628ns (71.220%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           1.002    38.508    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    38.632 f  red_OBUF[3]_inst_i_66/O
                         net (fo=1, routed)           0.282    38.915    red_OBUF[3]_inst_i_66_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    39.039 r  red_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.770    39.809    red_OBUF[3]_inst_i_15_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124    39.933 f  red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.986    40.919    red_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I1_O)        0.124    41.043 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.049    45.092    blue_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    48.620 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.620    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.552ns  (logic 14.021ns (28.878%)  route 34.531ns (71.122%))
  Logic Levels:           45  (CARRY4=23 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  hcount_reg[1]/Q
                         net (fo=110, routed)         4.222     4.678    hcount_reg_n_0_[1]
    SLICE_X70Y23         LUT1 (Prop_lut1_I0_O)        0.124     4.802 r  red_OBUF[3]_inst_i_7511/O
                         net (fo=1, routed)           0.000     4.802    red_OBUF[3]_inst_i_7511_n_0
    SLICE_X70Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.334 r  red_OBUF[3]_inst_i_6451/CO[3]
                         net (fo=1, routed)           0.000     5.334    red_OBUF[3]_inst_i_6451_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.448 r  red_OBUF[3]_inst_i_6453/CO[3]
                         net (fo=1, routed)           0.009     5.457    red_OBUF[3]_inst_i_6453_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.571 r  red_OBUF[3]_inst_i_6468/CO[3]
                         net (fo=1, routed)           0.000     5.571    red_OBUF[3]_inst_i_6468_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.685 r  red_OBUF[3]_inst_i_6462/CO[3]
                         net (fo=1, routed)           0.000     5.685    red_OBUF[3]_inst_i_6462_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.799 r  red_OBUF[3]_inst_i_6120/CO[3]
                         net (fo=1, routed)           0.000     5.799    red_OBUF[3]_inst_i_6120_n_0
    SLICE_X70Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.913 r  red_OBUF[3]_inst_i_4883/CO[3]
                         net (fo=1, routed)           0.000     5.913    red_OBUF[3]_inst_i_4883_n_0
    SLICE_X70Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.027 r  red_OBUF[3]_inst_i_3646/CO[3]
                         net (fo=1, routed)           0.000     6.027    red_OBUF[3]_inst_i_3646_n_0
    SLICE_X70Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.266 r  red_OBUF[3]_inst_i_2305/O[2]
                         net (fo=364, routed)         4.656    10.922    red_OBUF[3]_inst_i_2305_n_5
    SLICE_X86Y22         LUT3 (Prop_lut3_I1_O)        0.326    11.248 f  red_OBUF[3]_inst_i_6465/O
                         net (fo=12, routed)          1.539    12.788    red_OBUF[3]_inst_i_6465_n_0
    SLICE_X75Y21         LUT6 (Prop_lut6_I3_O)        0.328    13.116 r  red_OBUF[3]_inst_i_5037/O
                         net (fo=4, routed)           1.279    14.395    red_OBUF[3]_inst_i_5037_n_0
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.519 r  red_OBUF[3]_inst_i_7574/O
                         net (fo=1, routed)           0.000    14.519    red_OBUF[3]_inst_i_7574_n_0
    SLICE_X78Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.917 r  red_OBUF[3]_inst_i_6492/CO[3]
                         net (fo=1, routed)           0.000    14.917    red_OBUF[3]_inst_i_6492_n_0
    SLICE_X78Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.031 r  red_OBUF[3]_inst_i_5101/CO[3]
                         net (fo=1, routed)           0.000    15.031    red_OBUF[3]_inst_i_5101_n_0
    SLICE_X78Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.145 r  red_OBUF[3]_inst_i_6457/CO[3]
                         net (fo=1, routed)           0.009    15.154    red_OBUF[3]_inst_i_6457_n_0
    SLICE_X78Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.268 r  red_OBUF[3]_inst_i_6455/CO[3]
                         net (fo=1, routed)           0.000    15.268    red_OBUF[3]_inst_i_6455_n_0
    SLICE_X78Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.382 r  red_OBUF[3]_inst_i_6482/CO[3]
                         net (fo=1, routed)           0.000    15.382    red_OBUF[3]_inst_i_6482_n_0
    SLICE_X78Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.653 f  red_OBUF[3]_inst_i_8066/CO[0]
                         net (fo=40, routed)          2.448    18.101    red_OBUF[3]_inst_i_8066_n_3
    SLICE_X86Y20         LUT6 (Prop_lut6_I5_O)        0.373    18.474 r  red_OBUF[3]_inst_i_9069/O
                         net (fo=2, routed)           1.111    19.585    red_OBUF[3]_inst_i_9069_n_0
    SLICE_X80Y20         LUT6 (Prop_lut6_I0_O)        0.124    19.709 r  red_OBUF[3]_inst_i_9073/O
                         net (fo=1, routed)           0.000    19.709    red_OBUF[3]_inst_i_9073_n_0
    SLICE_X80Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.110 r  red_OBUF[3]_inst_i_8878/CO[3]
                         net (fo=1, routed)           0.000    20.110    red_OBUF[3]_inst_i_8878_n_0
    SLICE_X80Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.224 r  red_OBUF[3]_inst_i_8625/CO[3]
                         net (fo=1, routed)           0.000    20.224    red_OBUF[3]_inst_i_8625_n_0
    SLICE_X80Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.338 r  red_OBUF[3]_inst_i_8037/CO[3]
                         net (fo=1, routed)           0.000    20.338    red_OBUF[3]_inst_i_8037_n_0
    SLICE_X80Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.560 r  red_OBUF[3]_inst_i_7132/O[0]
                         net (fo=3, routed)           1.299    21.859    red_OBUF[3]_inst_i_7132_n_7
    SLICE_X82Y29         LUT3 (Prop_lut3_I0_O)        0.321    22.180 r  red_OBUF[3]_inst_i_8036/O
                         net (fo=2, routed)           0.844    23.024    red_OBUF[3]_inst_i_8036_n_0
    SLICE_X82Y28         LUT5 (Prop_lut5_I0_O)        0.354    23.378 r  red_OBUF[3]_inst_i_7123/O
                         net (fo=2, routed)           0.700    24.077    red_OBUF[3]_inst_i_7123_n_0
    SLICE_X81Y27         LUT6 (Prop_lut6_I0_O)        0.328    24.405 r  red_OBUF[3]_inst_i_7127/O
                         net (fo=1, routed)           0.000    24.405    red_OBUF[3]_inst_i_7127_n_0
    SLICE_X81Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.806 r  red_OBUF[3]_inst_i_6105/CO[3]
                         net (fo=1, routed)           0.000    24.806    red_OBUF[3]_inst_i_6105_n_0
    SLICE_X81Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.045 r  red_OBUF[3]_inst_i_4877/O[2]
                         net (fo=3, routed)           1.157    26.202    red_OBUF[3]_inst_i_4877_n_5
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.302    26.504 r  red_OBUF[3]_inst_i_6102/O
                         net (fo=1, routed)           0.000    26.504    red_OBUF[3]_inst_i_6102_n_0
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.902 r  red_OBUF[3]_inst_i_4873/CO[3]
                         net (fo=1, routed)           0.000    26.902    red_OBUF[3]_inst_i_4873_n_0
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.215 r  red_OBUF[3]_inst_i_3644/O[3]
                         net (fo=3, routed)           1.301    28.516    red_OBUF[3]_inst_i_3644_n_4
    SLICE_X78Y28         LUT4 (Prop_lut4_I0_O)        0.334    28.850 r  red_OBUF[3]_inst_i_3642/O
                         net (fo=1, routed)           0.640    29.490    red_OBUF[3]_inst_i_3642_n_0
    SLICE_X77Y28         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.587    30.077 f  red_OBUF[3]_inst_i_2302/CO[0]
                         net (fo=4, routed)           0.714    30.791    red_OBUF[3]_inst_i_2302_n_3
    SLICE_X76Y28         LUT5 (Prop_lut5_I0_O)        0.373    31.164 r  red_OBUF[3]_inst_i_1323/O
                         net (fo=4, routed)           0.767    31.931    red_OBUF[3]_inst_i_1323_n_0
    SLICE_X74Y30         LUT6 (Prop_lut6_I4_O)        0.124    32.055 r  red_OBUF[3]_inst_i_627/O
                         net (fo=3, routed)           1.812    33.867    red_OBUF[3]_inst_i_627_n_0
    SLICE_X48Y40         LUT5 (Prop_lut5_I3_O)        0.152    34.019 f  red_OBUF[3]_inst_i_1299/O
                         net (fo=1, routed)           1.401    35.420    red_OBUF[3]_inst_i_1299_n_0
    SLICE_X73Y30         LUT6 (Prop_lut6_I0_O)        0.332    35.752 r  red_OBUF[3]_inst_i_621/O
                         net (fo=1, routed)           1.630    37.382    red_OBUF[3]_inst_i_621_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    37.506 r  red_OBUF[3]_inst_i_268/O
                         net (fo=2, routed)           0.834    38.340    red_OBUF[3]_inst_i_268_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I3_O)        0.124    38.464 f  green_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.286    38.751    green_OBUF[3]_inst_i_10_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I2_O)        0.124    38.875 r  green_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.957    39.832    green_OBUF[3]_inst_i_4_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.124    39.956 f  green_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.828    40.783    green_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.124    40.907 r  green_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.088    44.995    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    48.552 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    48.552    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor_state1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state1_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE                         0.000     0.000 r  motor_state1_reg[0]/C
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  motor_state1_reg[0]/Q
                         net (fo=37, routed)          0.141     0.305    motor_state1_reg_n_0_[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.350 r  motor_state1[22]_i_1/O
                         net (fo=1, routed)           0.000     0.350    motor_state1[22]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  motor_state1_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.209ns (59.592%)  route 0.142ns (40.408%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y67         FDRE                         0.000     0.000 r  motor_state1_reg[0]/C
    SLICE_X32Y67         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  motor_state1_reg[0]/Q
                         net (fo=37, routed)          0.142     0.306    motor_state1_reg_n_0_[0]
    SLICE_X33Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.351 r  motor_state1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.351    motor_state1[23]_i_1_n_0
    SLICE_X33Y67         FDRE                                         r  motor_state1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE                         0.000     0.000 r  motor_reg[2]/C
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  motor_reg[2]/Q
                         net (fo=38, routed)          0.168     0.309    spi_master_0/p_0_in
    SLICE_X15Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.354 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    spi_master_0_n_5
    SLICE_X15Y48         FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.028%)  route 0.179ns (48.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE                         0.000     0.000 r  motor_state1_reg[1]/C
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state1_reg[1]/Q
                         net (fo=36, routed)          0.179     0.320    motor_state1_reg_n_0_[1]
    SLICE_X35Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  motor_state1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    motor_state1[3]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  motor_state1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 insert_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            insert_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.265ns (72.246%)  route 0.102ns (27.754%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE                         0.000     0.000 r  insert_reg[0]/C
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  insert_reg[0]/Q
                         net (fo=76, routed)          0.102     0.243    insert_reg[0]
    SLICE_X52Y63         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.367 r  insert_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.367    insert_reg[0]_i_3_n_6
    SLICE_X52Y63         FDRE                                         r  insert_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotate1_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rotate1_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE                         0.000     0.000 r  rotate1_reg[27]/C
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rotate1_reg[27]/Q
                         net (fo=3, routed)           0.118     0.259    rotate1_reg[27]
    SLICE_X15Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  rotate1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    rotate1_reg[24]_i_1_n_4
    SLICE_X15Y46         FDRE                                         r  rotate1_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor_state1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            motor_state1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.611%)  route 0.182ns (49.389%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y62         FDRE                         0.000     0.000 r  motor_state1_reg[1]/C
    SLICE_X35Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  motor_state1_reg[1]/Q
                         net (fo=36, routed)          0.182     0.323    motor_state1_reg_n_0_[1]
    SLICE_X35Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.368 r  motor_state1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.368    motor_state1[4]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  motor_state1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hcount_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hcount_reg[1]/Q
                         net (fo=110, routed)         0.185     0.326    hcount_reg_n_0_[1]
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.368 r  hcount[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    hcount[1]_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  hcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotate1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rotate1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE                         0.000     0.000 r  rotate1_reg[11]/C
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rotate1_reg[11]/Q
                         net (fo=3, routed)           0.120     0.261    rotate1_reg[11]
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  rotate1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    rotate1_reg[8]_i_1_n_4
    SLICE_X15Y42         FDRE                                         r  rotate1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rotate1_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rotate1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE                         0.000     0.000 r  rotate1_reg[19]/C
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rotate1_reg[19]/Q
                         net (fo=3, routed)           0.120     0.261    rotate1_reg[19]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  rotate1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    rotate1_reg[16]_i_1_n_4
    SLICE_X15Y44         FDRE                                         r  rotate1_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.176ns  (logic 1.076ns (14.995%)  route 6.100ns (85.005%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.877     6.929    spi_master_0/light[6]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     7.053 f  spi_master_0/coin_i_4/O
                         net (fo=1, routed)           0.808     7.862    spi_master_0/coin_i_4_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.986 f  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           1.437     9.423    spi_master_0/coin_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.547 f  spi_master_0/motor[1]_i_2/O
                         net (fo=4, routed)           1.373    10.921    spi_master_0/motor[1]_i_2_n_0
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.124    11.045 f  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           1.604    12.648    spi_master_0/motor[2]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.124    12.772 r  spi_master_0/running_i_1/O
                         net (fo=1, routed)           0.000    12.772    spi_master_0_n_8
    SLICE_X20Y48         FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.868ns  (logic 1.076ns (15.667%)  route 5.792ns (84.333%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.877     6.929    spi_master_0/light[6]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     7.053 f  spi_master_0/coin_i_4/O
                         net (fo=1, routed)           0.808     7.862    spi_master_0/coin_i_4_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.986 f  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           1.437     9.423    spi_master_0/coin_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.547 f  spi_master_0/motor[1]_i_2/O
                         net (fo=4, routed)           1.373    10.921    spi_master_0/motor[1]_i_2_n_0
    SLICE_X5Y45          LUT3 (Prop_lut3_I0_O)        0.124    11.045 f  spi_master_0/motor[2]_i_2/O
                         net (fo=2, routed)           1.296    12.340    spi_master_0/motor[2]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.124    12.464 r  spi_master_0/motor[2]_i_1/O
                         net (fo=1, routed)           0.000    12.464    spi_master_0_n_5
    SLICE_X15Y48         FDRE                                         r  motor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.876ns  (logic 4.010ns (68.238%)  route 1.866ns (31.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.833     5.595    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.518     6.113 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.866     7.980    lopt
    V7                   OBUF (Prop_obuf_I_O)         3.492    11.472 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.472    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 1.076ns (18.873%)  route 4.625ns (81.127%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 f  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.877     6.929    spi_master_0/light[6]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.124     7.053 f  spi_master_0/coin_i_4/O
                         net (fo=1, routed)           0.808     7.862    spi_master_0/coin_i_4_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.124     7.986 f  spi_master_0/coin_i_2/O
                         net (fo=2, routed)           1.437     9.423    spi_master_0/coin_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.124     9.547 f  spi_master_0/motor[1]_i_2/O
                         net (fo=4, routed)           0.736    10.283    spi_master_0/motor[1]_i_2_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.124    10.407 f  spi_master_0/motor[0]_i_2/O
                         net (fo=2, routed)           0.767    11.174    spi_master_0/motor[0]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.298 r  spi_master_0/motor[0]_i_1/O
                         net (fo=1, routed)           0.000    11.298    spi_master_0_n_3
    SLICE_X22Y48         FDRE                                         r  motor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 3.950ns (70.124%)  route 1.683ns (29.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.683     7.736    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.494    11.230 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.230    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.967ns (70.452%)  route 1.664ns (29.548%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.456     6.052 f  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           1.664     7.716    mosi_TRI
    W7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.511    11.227 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.227    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.595ns  (logic 0.704ns (12.582%)  route 4.891ns (87.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           1.791     7.844    spi_master_0/light[6]
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.590     8.558    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.510    11.192    sel
    SLICE_X52Y70         FDRE                                         r  insert_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.595ns  (logic 0.704ns (12.582%)  route 4.891ns (87.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           1.791     7.844    spi_master_0/light[6]
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.590     8.558    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.510    11.192    sel
    SLICE_X52Y70         FDRE                                         r  insert_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.595ns  (logic 0.704ns (12.582%)  route 4.891ns (87.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           1.791     7.844    spi_master_0/light[6]
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.590     8.558    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.510    11.192    sel
    SLICE_X52Y70         FDRE                                         r  insert_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[31]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.595ns  (logic 0.704ns (12.582%)  route 4.891ns (87.418%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.834     5.596    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     6.052 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           1.791     7.844    spi_master_0/light[6]
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.590     8.558    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.682 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          2.510    11.192    sel
    SLICE_X52Y70         FDRE                                         r  insert_reg[31]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.186ns (22.473%)  route 0.642ns (77.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.642     2.353    spi_master_0/light[7]
    SLICE_X20Y48         LUT6 (Prop_lut6_I2_O)        0.045     2.398 r  spi_master_0/coin_i_1/O
                         net (fo=1, routed)           0.000     2.398    spi_master_0_n_6
    SLICE_X20Y48         FDRE                                         r  coin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            running_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.848ns  (logic 0.231ns (27.226%)  route 0.617ns (72.774%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.552     2.262    spi_master_0/light[6]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.307 f  spi_master_0/motor[1]_i_2/O
                         net (fo=4, routed)           0.066     2.373    spi_master_0/motor[1]_i_2_n_0
    SLICE_X20Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.418 r  spi_master_0/running_i_1/O
                         net (fo=1, routed)           0.000     2.418    spi_master_0_n_8
    SLICE_X20Y48         FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.235ns (18.825%)  route 1.013ns (81.175%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.552     2.262    spi_master_0/light[6]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.307 f  spi_master_0/motor[1]_i_2/O
                         net (fo=4, routed)           0.286     2.593    spi_master_0/motor[1]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.049     2.642 r  spi_master_0/motor[1]_i_1/O
                         net (fo=1, routed)           0.176     2.818    spi_master_0_n_7
    SLICE_X15Y48         FDRE                                         r  motor_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.276ns (19.465%)  route 1.142ns (80.535%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  spi_master_0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[6]/Q
                         net (fo=4, routed)           0.552     2.262    spi_master_0/light[6]
    SLICE_X20Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.307 f  spi_master_0/motor[1]_i_2/O
                         net (fo=4, routed)           0.286     2.593    spi_master_0/motor[1]_i_2_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.045     2.638 f  spi_master_0/motor[0]_i_2/O
                         net (fo=2, routed)           0.305     2.943    spi_master_0/motor[0]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.988 r  spi_master_0/motor[0]_i_1/O
                         net (fo=1, routed)           0.000     2.988    spi_master_0_n_3
    SLICE_X22Y48         FDRE                                         r  motor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.574ns  (logic 0.965ns (61.319%)  route 0.609ns (38.681%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.622     1.569    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  mosi_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  mosi_OBUFT_inst_i_1/Q
                         net (fo=2, routed)           0.609     2.319    mosi_TRI
    W7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.143 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000     3.143    mosi
    W7                                                                r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.674ns  (logic 1.337ns (79.860%)  route 0.337ns (20.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.337     2.047    sclk_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.196     3.243 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.243    sclk
    V4                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.357ns (76.389%)  route 0.419ns (23.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.622     1.569    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  spi_master_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.164     1.733 r  spi_master_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.419     2.152    lopt
    V7                   OBUF (Prop_obuf_I_O)         1.193     3.345 r  cs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.345    cs[0]
    V7                                                                r  cs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 0.231ns (12.145%)  route 1.671ns (87.855%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.595     2.305    spi_master_0/light[7]
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.193     2.544    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.589 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.883     3.472    sel
    SLICE_X52Y63         FDRE                                         r  insert_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 0.231ns (12.145%)  route 1.671ns (87.855%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.595     2.305    spi_master_0/light[7]
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.193     2.544    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.589 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.883     3.472    sel
    SLICE_X52Y63         FDRE                                         r  insert_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_0/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            insert_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 0.231ns (12.145%)  route 1.671ns (87.855%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.623     1.570    spi_master_0/clk_IBUF_BUFG
    SLICE_X5Y45          FDRE                                         r  spi_master_0/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  spi_master_0/rx_data_reg[7]/Q
                         net (fo=4, routed)           0.595     2.305    spi_master_0/light[7]
    SLICE_X22Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  spi_master_0/insert[0]_i_6/O
                         net (fo=1, routed)           0.193     2.544    spi_master_0/coin10_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.589 r  spi_master_0/insert[0]_i_2/O
                         net (fo=32, routed)          0.883     3.472    sel
    SLICE_X52Y63         FDRE                                         r  insert_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.433ns  (logic 1.435ns (41.809%)  route 1.998ns (58.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         1.435     1.435 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.998     3.433    spi_master_0/miso_IBUF
    SLICE_X4Y44          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.655     5.138    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.204ns (20.568%)  route 0.787ns (79.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    V5                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.787     0.991    spi_master_0/miso_IBUF
    SLICE_X4Y44          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.892     2.086    spi_master_0/clk_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  spi_master_0/rx_buffer_reg[0]/C





