
Ex1

add: 45ns
mult: 60ns
CLK-to-Q: 10ns
setup: 10ns
hold: 5ns

max_clock_rate = 1/(45+60+10+10) = 8 MHz


Ex2

stage1: 10+60+10 = 80ns
stage2: 10+45+10 = 65ns

max_clock_rate = 1/80 = 12.5 MHz
