#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 19:36:41 2018
# Process ID: 8260
# Current directory: F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1
# Command line: vivado.exe -log design_1_Filter2D_Core_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Filter2D_Core_0_0.tcl
# Log file: F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1/design_1_Filter2D_Core_0_0.vds
# Journal file: F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_Filter2D_Core_0_0.tcl -notrace
Command: synth_design -top design_1_Filter2D_Core_0_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 455.797 ; gain = 107.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Filter2D_Core_0_0' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ip/design_1_Filter2D_Core_0_0/synth/design_1_Filter2D_Core_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_ctrl_s_axi' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b010100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_COLS_CTRL bound to: 6'b011100 
	Parameter ADDR_SIGMA_DATA_0 bound to: 6'b100000 
	Parameter ADDR_SIGMA_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_ctrl_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_ctrl_s_axi' (1#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_srcmb6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 250000 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_srcmb6_memcore' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 500000 - type: integer 
	Parameter AddressWidth bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_srcmb6_memcore_ram' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
	Parameter MEM_SIZE bound to: 500000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_srcmb6_memcore_ram' (2#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_srcmb6_memcore' (3#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_srcmb6' (4#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_srcmb6.v:11]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit45_pro' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Block_Mat_exit45_pro.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Block_Mat_exit45_pro.v:90]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit45_pro' (5#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Block_Mat_exit45_pro.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (6#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2Array2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2Array2D.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D' (7#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2Array2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'GaussianBlur' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/GaussianBlur.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/GaussianBlur.v:73]
INFO: [Synth 8-6157] synthesizing module 'getGaussianKernel' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:10]
	Parameter ap_ST_fsm_state1 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 132'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 132'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 132'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 132'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 132'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 132'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 132'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 132'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 132'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 132'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 132'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 132'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 132'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 132'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 132'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 132'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 132'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 132'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 132'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 132'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 132'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 132'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 132'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 132'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 132'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 132'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 132'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 132'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 132'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 132'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 132'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 132'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 132'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 132'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 132'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 132'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 132'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 132'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 132'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 132'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 132'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 132'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 132'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 132'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 132'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 132'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 132'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 132'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 132'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 132'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 132'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 132'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 132'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 132'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 132'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state124 bound to: 132'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state125 bound to: 132'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state126 bound to: 132'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state127 bound to: 132'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state128 bound to: 132'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state129 bound to: 132'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state130 bound to: 132'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state131 bound to: 132'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state132 bound to: 132'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:215]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_fadbkb' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fadbkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_Core_ap_fadd_2_full_dsp_32' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fadd_2_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_Core_ap_fadd_2_full_dsp_32' (25#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_fadbkb' (26#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fadbkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_fmucud' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fmucud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_Core_ap_fmul_0_max_dsp_32' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fmul_0_max_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_Core_ap_fmul_0_max_dsp_32' (34#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_fmucud' (35#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fmucud.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_fdidEe' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fdidEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_Core_ap_fdiv_5_no_dsp_32' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fdiv_5_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 5 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fdiv_5_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_Core_ap_fdiv_5_no_dsp_32' (42#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fdiv_5_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_fdidEe' (43#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fdidEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_fpeeOg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fpeeOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_Core_ap_fpext_0_no_dsp_32' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_Core_ap_fpext_0_no_dsp_32' (46#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_fpeeOg' (47#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fpeeOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_fcmfYi' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fcmfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'Filter2D_Core_ap_fcmp_0_no_dsp_32' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fcmp_0_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fcmp_0_no_dsp_32.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'Filter2D_Core_ap_fcmp_0_no_dsp_32' (51#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_fcmfYi' (52#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fcmfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_fexg8j' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fexg8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Filter2D_Core_ap_fexp_3_full_dsp_32' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fexp_3_full_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 1 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fexp_3_full_dsp_32.vhd:199]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'Filter2D_Core_ap_fexp_3_full_dsp_32' (64#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/ip/Filter2D_Core_ap_fexp_3_full_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_fexg8j' (65#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_fexg8j.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1898]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1900]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1902]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1904]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1920]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1924]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1926]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:1974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2176]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2180]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2564]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:2588]
INFO: [Synth 8-6155] done synthesizing module 'getGaussianKernel' (66#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/getGaussianKernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'Filter2D' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state8 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:107]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:261]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_LineBuffhbi' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_LineBuffhbi.v:54]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 504 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_LineBuffhbi_ram' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_LineBuffhbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 504 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_LineBuffhbi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_LineBuffhbi_ram' (67#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_LineBuffhbi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_LineBuffhbi' (68#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_LineBuffhbi.v:54]
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_mullbW' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_mullbW.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter2D_Core_mullbW_DSP48_0' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_mullbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_mullbW_DSP48_0' (69#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_mullbW.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core_mullbW' (70#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core_mullbW.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:903]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1201]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1233]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_1652_pp0_iter2_reg_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:621]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D' (71#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:10]
INFO: [Synth 8-6155] done synthesizing module 'GaussianBlur' (72#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/GaussianBlur.v:10]
INFO: [Synth 8-6157] synthesizing module 'Array2D2Mat' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Array2D2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Array2D2Mat.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Array2D2Mat' (73#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Array2D2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:77]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:261]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:287]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:313]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:375]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (74#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (75#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (76#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d5_A_shiftReg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A_shiftReg' (77#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d5_A' (78#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (79#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (80#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (81#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (82#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2Arrocq' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2Arrocq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2Arrocq_shiftReg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2Arrocq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2Arrocq_shiftReg' (83#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2Arrocq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2Arrocq' (84#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2Arrocq.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIpcA' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2AXIpcA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIpcA_shiftReg' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2AXIpcA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIpcA_shiftReg' (85#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2AXIpcA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIpcA' (86#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2AXIpcA.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core.v:771]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit45_pro_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core.v:779]
INFO: [Synth 8-6155] done synthesizing module 'Filter2D_Core' (87#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D_Core.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Filter2D_Core_0_0' (88#1) [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ip/design_1_Filter2D_Core_0_0/synth/design_1_Filter2D_Core_0_0.v:58]
WARNING: [Synth 8-3331] design Filter2D_LineBuffhbi has unconnected port reset
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized114 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized6 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized120 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized118 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized73 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design compare_eq_im__parameterized6 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized116 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized66 has unconnected port SINIT
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 681.461 ; gain = 333.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 681.461 ; gain = 333.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 681.461 ; gain = 333.008
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1791 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ip/design_1_Filter2D_Core_0_0/constraints/Filter2D_Core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ip/design_1_Filter2D_Core_0_0/constraints/Filter2D_Core_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDE => FDRE: 13 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1223.500 ; gain = 2.738
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1223.500 ; gain = 875.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1223.500 ; gain = 875.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 1223.500 ; gain = 875.047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Filter2D_Core_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Filter2D_Core_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_208_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2Array2D.v:206]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_180_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Mat2Array2D.v:200]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_18_fu_892_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_0_1_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_0_2_fu_1380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_1_1_fu_1624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_1_2_fu_1868_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_2_2_fu_2136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_2161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_701_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_799_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_14_fu_359_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_0_1_fu_457_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_0_2_fu_555_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_1_fu_653_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_2_fu_751_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_2_2_fu_849_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_18_fu_892_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_0_1_fu_1136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_0_2_fu_1380_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_1_1_fu_1624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_1_2_fu_1868_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_27_2_2_fu_2136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_2161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_701_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp2_fu_799_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp4_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp7_fu_603_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_407_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_14_fu_359_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_0_1_fu_457_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_0_2_fu_555_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_1_fu_653_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_2_fu_751_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_2_2_fu_849_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "notrhs_fu_209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "grp_fu_120_p0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'LineBuffer_val_2_ad_reg_1625_reg[8:0]' into 'LineBuffer_val_1_ad_reg_1619_reg[8:0]' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:417]
INFO: [Synth 8-4471] merging register 'LineBuffer_val_3_ad_reg_1631_reg[8:0]' into 'LineBuffer_val_1_ad_reg_1619_reg[8:0]' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:433]
INFO: [Synth 8-4471] merging register 'LineBuffer_val_4_ad_reg_1637_reg[8:0]' into 'LineBuffer_val_1_ad_reg_1619_reg[8:0]' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:449]
WARNING: [Synth 8-6014] Unused sequential element LineBuffer_val_2_ad_reg_1625_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:417]
WARNING: [Synth 8-6014] Unused sequential element LineBuffer_val_3_ad_reg_1631_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:433]
WARNING: [Synth 8-6014] Unused sequential element LineBuffer_val_4_ad_reg_1637_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:449]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_1652_pp0_iter1_reg_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:599]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_1652_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:662]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_1562_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:579]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_204_reg' and it is trimmed from '19' to '18' bits. [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Array2D2Mat.v:235]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/fifo_w32_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/start_for_Mat2AXIpcA.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Filter2D_Core_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Filter2D_Core_ctrl_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1223.500 ; gain = 875.047
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fadbkb_U27/Filter2D_Core_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'Filter2D_Core_fmucud:/Filter2D_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'Filter2D_Core_fmucud:/Filter2D_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Filter2D_Core_fmucud:/Filter2D_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'Filter2D_Core_fmucud:/Filter2D_Core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[9].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[14].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[19].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[24].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL' (delay__parameterized43) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized16) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fdidEe_U34/Filter2D_Core_ap_fdiv_5_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Filter2D_Core_fpeeOg:/Filter2D_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'Filter2D_Core_fpeeOg:/Filter2D_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Filter2D_Core_fpeeOg:/Filter2D_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'Filter2D_Core_fpeeOg:/Filter2D_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Filter2D_Core_fpeeOg:/Filter2D_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'Filter2D_Core_fpeeOg:/Filter2D_Core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fcmfYi_U41/Filter2D_Core_ap_fcmp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_P0_REG' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_DEL' (delay__parameterized16) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/GaussianBlur_U0/grp_getGaussianKernel_fu_48/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |getGaussianKernel__GB0 |           1|     31377|
|2     |getGaussianKernel__GB1 |           1|      7097|
|3     |GaussianBlur__GC0      |           1|      6785|
|4     |Filter2D_Core__GC0     |           1|      7201|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "tmp_14_fu_359_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_0_1_fu_457_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_0_2_fu_555_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_2_2_fu_849_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_1_fu_653_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_22_1_2_fu_751_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1093]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1101]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1061]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1109]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1077]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1085]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1037]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1045]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1013]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1021]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1069]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1053]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1029]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:997]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:981]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:949]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:989]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:941]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:965]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:973]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:957]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1005]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:925]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:933]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1117]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_3_4_reg_1702_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:635]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_4_reg_1707_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_2_3_reg_1682_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:631]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_2_4_reg_1687_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:632]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_3_reg_1692_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:636]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_3_3_reg_1697_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:634]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_2_reg_1667_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_2_1_reg_1672_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:629]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_1_4_reg_1662_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:628]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_0_3_reg_1657_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:627]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_7_2_2_reg_1677_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:630]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_1605_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:656]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_1605_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:656]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_4_1_1_fu_198_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:569]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_4_1_fu_194_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:570]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_3_1_1_fu_182_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:565]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_3_1_fu_178_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:566]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_2_1_1_fu_166_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:561]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_2_1_fu_162_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:562]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_1_1_1_fu_150_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:557]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_1_1_fu_146_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:558]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_0_1_1_fu_134_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:553]
WARNING: [Synth 8-6014] Unused sequential element BlockBuffer_val_0_1_fu_130_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:554]
WARNING: [Synth 8-6014] Unused sequential element tmp_112_reg_1595_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:475]
WARNING: [Synth 8-6014] Unused sequential element tmp_108_reg_1590_reg was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:463]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1093]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1093]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1109]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1109]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:637]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1077]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1077]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1077]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1077]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1085]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1085]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1085]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1085]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1037]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1037]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1037]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1037]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1045]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1045]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1045]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1045]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1013]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:631]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1069]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1069]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:636]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:636]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1053]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:634]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1029]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1029]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:633]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:997]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:997]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:629]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:629]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:989]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:989]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:989]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:989]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:941]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:627]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:965]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:965]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:965]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:965]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:973]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:973]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:957]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:957]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:957]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:957]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1005]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:1005]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:630]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:630]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:925]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:925]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:925]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:925]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:933]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:933]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:933]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:933]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'tmp_20_reg_1605_reg[17:0]' into 'tmp_20_reg_1605_reg[17:0]' [f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ipshared/bb81/hdl/verilog/Filter2D.v:656]
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[31]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[1]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[2]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[3]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[4]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[5]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[6]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[7]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[8]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[9]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[10]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[11]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[12]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[13]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[14]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[15]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[16]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[17]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[18]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[19]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[20]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/\din0_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[25]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[26]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[27]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[28]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/din0_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fadbkb_U27/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/\Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0 /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/Filter2D_Core_ap_fexp_3_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fdidEe_U34/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U33/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U32/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U31/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U30/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U29/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U28/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[1]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[2]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[3]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[4]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[5]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[6]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[7]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[8]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[9]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[10]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[11]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[12]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[13]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[14]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[15]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[16]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[17]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[18]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[19]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[20]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[25]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[26]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[27]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_68_reg_2816_reg[28]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[28]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[27]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[26]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[25]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[24]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[23]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[22]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[21]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[20]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[19]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[18]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[17]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[16]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[15]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[14]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[13]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[12]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[11]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[10]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[9]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[8]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[7]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[6]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[5]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[4]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[3]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[2]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[1]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_80_reg_2870_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[0]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[1]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[2]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[3]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[4]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[5]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[6]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[7]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[8]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[9]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[10]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_56_reg_2762_reg[11]' (FDE) to 'inst/grp_getGaussianKernel_fu_48i_2_1/tmp_92_reg_2924_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\tmp_24_reg_2654_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fexg8j_U42/\dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\kval_1_1_reg_2593_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\kval_1_2_reg_2604_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\kval_0_2_reg_2582_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\kval_2_2_reg_2615_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\kval_0_1_reg_2571_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/\kval_0_0_reg_2559_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U31/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U32/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U30/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U33/\din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_getGaussianKernel_fu_48i_2_1/Filter2D_Core_fmucud_U29/\din0_buf1_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module Filter2D_Core_fadbkb.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module Filter2D_Core_fmucud__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module Filter2D_Core_fmucud__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module Filter2D_Core_fmucud__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\Array2D2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\AXIvideo2Mat_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\Mat2AXIvideo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\Block_Mat_exit45_pro_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\Block_Mat_exit45_pro_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:31 . Memory (MB): peak = 1223.500 ; gain = 875.047
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_2_3/i_2_0/grp_Filter2D_fu_54/LineBuffer_val_1_U/Filter2D_LineBuffhbi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_2_3/i_2_1/grp_Filter2D_fu_54/LineBuffer_val_2_U/Filter2D_LineBuffhbi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_2_3/i_2_2/grp_Filter2D_fu_54/LineBuffer_val_3_U/Filter2D_LineBuffhbi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/GaussianBlur_U0i_2_3/i_2_3/grp_Filter2D_fu_54/LineBuffer_val_4_U/Filter2D_LineBuffhbi_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_11_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_13_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_14/src_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_15_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/i_2_20/dst_val_U/Filter2D_Core_srcmb6_memcore_U/Filter2D_Core_srcmb6_memcore_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |getGaussianKernel__GB0 |           1|     13819|
|2     |getGaussianKernel__GB1 |           1|      2125|
|3     |GaussianBlur__GC0      |           1|      5238|
|4     |Filter2D_Core__GC0     |           1|      4649|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 1259.016 ; gain = 910.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 1318.664 ; gain = 970.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |getGaussianKernel__GB0 |           1|     13819|
|2     |getGaussianKernel__GB1 |           1|      2122|
|3     |GaussianBlur__GC0      |           1|      5238|
|4     |Filter2D_Core__GC0     |           1|      4649|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:00 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:02 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:02:02 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:05 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   502|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_10 |     7|
|5     |DSP48E1_11 |     3|
|6     |DSP48E1_12 |    18|
|7     |DSP48E1_13 |     4|
|8     |DSP48E1_14 |     4|
|9     |DSP48E1_15 |     1|
|10    |DSP48E1_2  |     6|
|11    |DSP48E1_3  |     6|
|12    |DSP48E1_4  |    11|
|13    |DSP48E1_5  |     1|
|14    |DSP48E1_6  |     1|
|15    |DSP48E1_7  |     1|
|16    |DSP48E1_9  |    14|
|17    |LUT1       |   424|
|18    |LUT2       |   920|
|19    |LUT3       |  1684|
|20    |LUT4       |  1534|
|21    |LUT5       |  1060|
|22    |LUT6       |  2103|
|23    |MUXCY      |   935|
|24    |MUXF7      |   234|
|25    |MUXF8      |     2|
|26    |RAMB18E1   |     4|
|27    |RAMB36E1   |   128|
|28    |RAMB36E1_1 |   128|
|29    |SRL16E     |   186|
|30    |XORCY      |   731|
|31    |FDE        |    13|
|32    |FDRE       |  4423|
|33    |FDSE       |    75|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1332.887 ; gain = 984.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 412 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:42 . Memory (MB): peak = 1332.887 ; gain = 442.395
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 1332.887 ; gain = 984.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2756 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 280 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 267 instances
  FDE => FDRE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
620 Infos, 366 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:16 . Memory (MB): peak = 1345.012 ; gain = 1008.031
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1/design_1_Filter2D_Core_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP f:/FPGA/project/Vivado/Filter2D/image_process.srcs/sources_1/bd/design_1/ip/design_1_Filter2D_Core_0_0/design_1_Filter2D_Core_0_0.xci
INFO: [Coretcl 2-1174] Renamed 476 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/Filter2D/image_process.runs/design_1_Filter2D_Core_0_0_synth_1/design_1_Filter2D_Core_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Filter2D_Core_0_0_utilization_synth.rpt -pb design_1_Filter2D_Core_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1345.012 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 19:39:20 2018...
