Analysis & Synthesis report for HarvardArch
Sun May 17 23:01:05 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for data_mem:inst1|altsyncram:altsyncram_component|altsyncram_17q2:auto_generated
 14. Source assignments for prog_mem:inst|altsyncram:altsyncram_component|altsyncram_mso1:auto_generated
 15. Parameter Settings for User Entity Instance: StateMachine:inst9|LPM_FF:inst2
 16. Parameter Settings for User Entity Instance: LPM_OR:inst18
 17. Parameter Settings for User Entity Instance: regfile:inst11|LPM_MUX:MUX4A
 18. Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R1
 19. Parameter Settings for User Entity Instance: regfile:inst11|LPM_DECODE:DEMUX4
 20. Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R2
 21. Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R3
 22. Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R0
 23. Parameter Settings for User Entity Instance: regfile:inst11|BUSMUX:MUX2
 24. Parameter Settings for User Entity Instance: regfile:inst11|LPM_MUX:MUX4B
 25. Parameter Settings for User Entity Instance: BUSMUX:inst16
 26. Parameter Settings for User Entity Instance: data_mem:inst1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: BUSMUX:inst8
 28. Parameter Settings for User Entity Instance: BUSMUX:inst10
 29. Parameter Settings for User Entity Instance: LPM_FF:inst4
 30. Parameter Settings for User Entity Instance: prog_mem:inst|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: BUSMUX:inst17
 32. Parameter Settings for User Entity Instance: LPM_COUNTER:inst3
 33. Parameter Settings for User Entity Instance: BUSMUX:inst7
 34. Parameter Settings for User Entity Instance: BUSMUX:inst19
 35. altsyncram Parameter Settings by Entity Instance
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 17 23:01:05 2020           ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                   ; HarvardArch                                     ;
; Top-level Entity Name           ; HarvardArch                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 93                                              ;
; Total pins                      ; 159                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 65,536                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; HarvardArch        ; HarvardArch        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 48          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+
; HarvardArch.bdf                  ; yes             ; User Block Diagram/Schematic File  ; /home/es1219/nfshome/HarvardArch/HarvardArch.bdf                               ;         ;
; prog_mem.v                       ; yes             ; User Wizard-Generated File         ; /home/es1219/nfshome/HarvardArch/prog_mem.v                                    ;         ;
; data_mem.v                       ; yes             ; User Wizard-Generated File         ; /home/es1219/nfshome/HarvardArch/data_mem.v                                    ;         ;
; executor.v                       ; yes             ; User Verilog HDL File              ; /home/es1219/nfshome/HarvardArch/executor.v                                    ;         ;
; Decoder.v                        ; yes             ; User Verilog HDL File              ; /home/es1219/nfshome/HarvardArch/Decoder.v                                     ;         ;
; StateMachine.bdf                 ; yes             ; User Block Diagram/Schematic File  ; /home/es1219/nfshome/HarvardArch/StateMachine.bdf                              ;         ;
; regfile.bdf                      ; yes             ; User Block Diagram/Schematic File  ; /home/es1219/nfshome/HarvardArch/regfile.bdf                                   ;         ;
; arm_alu.v                        ; yes             ; User Verilog HDL File              ; /home/es1219/nfshome/HarvardArch/arm_alu.v                                     ;         ;
; increment.v                      ; yes             ; User Verilog HDL File              ; /home/es1219/nfshome/HarvardArch/increment.v                                   ;         ;
; prog_test.mif                    ; yes             ; User Memory Initialization File    ; /home/es1219/nfshome/HarvardArch/prog_test.mif                                 ;         ;
; data_test.mif                    ; yes             ; User Memory Initialization File    ; /home/es1219/nfshome/HarvardArch/data_test.mif                                 ;         ;
; lpm_ff.tdf                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_ff.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; lpm_or.tdf                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_or.tdf              ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_ilc.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/mux_ilc.tdf                                ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/declut.inc              ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; db/decode_2of.tdf                ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/decode_2of.tdf                             ;         ;
; busmux.tdf                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; db/mux_flc.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/mux_flc.tdf                                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_17q2.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/altsyncram_17q2.tdf                        ;         ;
; db/mux_alc.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/mux_alc.tdf                                ;         ;
; db/altsyncram_mso1.tdf           ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/altsyncram_mso1.tdf                        ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; /usr/local/altera/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_vfh.tdf                  ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/cntr_vfh.tdf                               ;         ;
; db/mux_qjc.tdf                   ; yes             ; Auto-Generated Megafunction        ; /home/es1219/nfshome/HarvardArch/db/mux_qjc.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 121       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 184       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 52        ;
;     -- 5 input functions                    ; 63        ;
;     -- 4 input functions                    ; 8         ;
;     -- <=3 input functions                  ; 61        ;
;                                             ;           ;
; Dedicated logic registers                   ; 93        ;
;                                             ;           ;
; I/O pins                                    ; 159       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 65536     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 125       ;
; Total fan-out                               ; 2067      ;
; Average fan-out                             ; 3.30      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
; |HarvardArch                              ; 184 (1)             ; 93 (0)                    ; 65536             ; 0          ; 159  ; 0            ; |HarvardArch                                                                               ; HarvardArch     ; work         ;
;    |Decoder:inst2|                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|Decoder:inst2                                                                 ; Decoder         ; work         ;
;    |StateMachine:inst9|                   ; 3 (1)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|StateMachine:inst9                                                            ; StateMachine    ; work         ;
;       |executor:inst|                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|StateMachine:inst9|executor:inst                                              ; executor        ; work         ;
;       |lpm_ff:inst2|                      ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|StateMachine:inst9|lpm_ff:inst2                                               ; lpm_ff          ; work         ;
;    |arm_alu:inst12|                       ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|arm_alu:inst12                                                                ; arm_alu         ; work         ;
;    |busmux:inst10|                        ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst10                                                                 ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst10|lpm_mux:$00000                                                  ; lpm_mux         ; work         ;
;          |mux_flc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst10|lpm_mux:$00000|mux_flc:auto_generated                           ; mux_flc         ; work         ;
;    |busmux:inst16|                        ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst16                                                                 ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst16|lpm_mux:$00000                                                  ; lpm_mux         ; work         ;
;          |mux_flc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst16|lpm_mux:$00000|mux_flc:auto_generated                           ; mux_flc         ; work         ;
;    |busmux:inst7|                         ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst7                                                                  ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst7|lpm_mux:$00000                                                   ; lpm_mux         ; work         ;
;          |mux_qjc:auto_generated|         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst7|lpm_mux:$00000|mux_qjc:auto_generated                            ; mux_qjc         ; work         ;
;    |busmux:inst8|                         ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst8                                                                  ; busmux          ; work         ;
;       |lpm_mux:$00000|                    ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst8|lpm_mux:$00000                                                   ; lpm_mux         ; work         ;
;          |mux_alc:auto_generated|         ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|busmux:inst8|lpm_mux:$00000|mux_alc:auto_generated                            ; mux_alc         ; work         ;
;    |data_mem:inst1|                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HarvardArch|data_mem:inst1                                                                ; data_mem        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HarvardArch|data_mem:inst1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_17q2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HarvardArch|data_mem:inst1|altsyncram:altsyncram_component|altsyncram_17q2:auto_generated ; altsyncram_17q2 ; work         ;
;    |increment:inst15|                     ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|increment:inst15                                                              ; increment       ; work         ;
;    |lpm_counter:inst3|                    ; 12 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|lpm_counter:inst3                                                             ; lpm_counter     ; work         ;
;       |cntr_vfh:auto_generated|           ; 12 (12)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|lpm_counter:inst3|cntr_vfh:auto_generated                                     ; cntr_vfh        ; work         ;
;    |lpm_ff:inst4|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|lpm_ff:inst4                                                                  ; lpm_ff          ; work         ;
;    |prog_mem:inst|                        ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HarvardArch|prog_mem:inst                                                                 ; prog_mem        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HarvardArch|prog_mem:inst|altsyncram:altsyncram_component                                 ; altsyncram      ; work         ;
;          |altsyncram_mso1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HarvardArch|prog_mem:inst|altsyncram:altsyncram_component|altsyncram_mso1:auto_generated  ; altsyncram_mso1 ; work         ;
;    |regfile:inst11|                       ; 37 (1)              ; 64 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11                                                                ; regfile         ; work         ;
;       |busmux:MUX2|                       ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|busmux:MUX2                                                    ; busmux          ; work         ;
;          |lpm_mux:$00000|                 ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|busmux:MUX2|lpm_mux:$00000                                     ; lpm_mux         ; work         ;
;             |mux_flc:auto_generated|      ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|busmux:MUX2|lpm_mux:$00000|mux_flc:auto_generated              ; mux_flc         ; work         ;
;       |lpm_decode:DEMUX4|                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_decode:DEMUX4                                              ; lpm_decode      ; work         ;
;          |decode_2of:auto_generated|      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_decode:DEMUX4|decode_2of:auto_generated                    ; decode_2of      ; work         ;
;       |lpm_ff:R0|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_ff:R0                                                      ; lpm_ff          ; work         ;
;       |lpm_ff:R1|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_ff:R1                                                      ; lpm_ff          ; work         ;
;       |lpm_ff:R2|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_ff:R2                                                      ; lpm_ff          ; work         ;
;       |lpm_ff:R3|                         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_ff:R3                                                      ; lpm_ff          ; work         ;
;       |lpm_mux:MUX4A|                     ; 16 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_mux:MUX4A                                                  ; lpm_mux         ; work         ;
;          |mux_ilc:auto_generated|         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_mux:MUX4A|mux_ilc:auto_generated                           ; mux_ilc         ; work         ;
;       |lpm_mux:MUX4B|                     ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_mux:MUX4B                                                  ; lpm_mux         ; work         ;
;          |mux_ilc:auto_generated|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HarvardArch|regfile:inst11|lpm_mux:MUX4B|mux_ilc:auto_generated                           ; mux_ilc         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------+
; data_mem:inst1|altsyncram:altsyncram_component|altsyncram_17q2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; data_test.mif ;
; prog_mem:inst|altsyncram:altsyncram_component|altsyncram_mso1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port    ; 2048         ; 16           ; --           ; --           ; 32768 ; prog_test.mif ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |HarvardArch|prog_mem:inst  ; prog_mem.v      ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |HarvardArch|data_mem:inst1 ; data_mem.v      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; StateMachine:inst9|lpm_ff:inst2|dffs[2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1   ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HarvardArch|regfile:inst11|lpm_ff:R0|dffs[13]                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |HarvardArch|regfile:inst11|lpm_mux:MUX4A|mux_ilc:auto_generated|l2_w15_n0_mux_dataout ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |HarvardArch|arm_alu:inst12|Add0                                                       ;
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |HarvardArch|arm_alu:inst12|Add0                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for data_mem:inst1|altsyncram:altsyncram_component|altsyncram_17q2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for prog_mem:inst|altsyncram:altsyncram_component|altsyncram_mso1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: StateMachine:inst9|LPM_FF:inst2 ;
+------------------------+-----------+-----------------------------------------+
; Parameter Name         ; Value     ; Type                                    ;
+------------------------+-----------+-----------------------------------------+
; LPM_WIDTH              ; 3         ; Signed Integer                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                                 ;
; LPM_SVALUE             ; UNUSED    ; Untyped                                 ;
; LPM_FFTYPE             ; DFF       ; Untyped                                 ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                 ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                          ;
+------------------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_OR:inst18 ;
+------------------------+-----------+-----------------------+
; Parameter Name         ; Value     ; Type                  ;
+------------------------+-----------+-----------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE        ;
; LPM_WIDTH              ; 1         ; Untyped               ;
; LPM_SIZE               ; 16        ; Untyped               ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH    ;
; CARRY_CHAIN            ; MANUAL    ; Untyped               ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped               ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped               ;
+------------------------+-----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_MUX:MUX4A ;
+------------------------+-----------+--------------------------------------+
; Parameter Name         ; Value     ; Type                                 ;
+------------------------+-----------+--------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                       ;
; LPM_WIDTH              ; 16        ; Untyped                              ;
; LPM_SIZE               ; 4         ; Untyped                              ;
; LPM_WIDTHS             ; 2         ; Untyped                              ;
; LPM_PIPELINE           ; 0         ; Untyped                              ;
; CBXI_PARAMETER         ; mux_ilc   ; Untyped                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                              ;
+------------------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R1 ;
+------------------------+-----------+----------------------------------+
; Parameter Name         ; Value     ; Type                             ;
+------------------------+-----------+----------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                          ;
; LPM_FFTYPE             ; DFF       ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                   ;
+------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_DECODE:DEMUX4 ;
+------------------------+------------+-----------------------------------------+
; Parameter Name         ; Value      ; Type                                    ;
+------------------------+------------+-----------------------------------------+
; LPM_WIDTH              ; 2          ; Untyped                                 ;
; LPM_DECODES            ; 4          ; Untyped                                 ;
; LPM_PIPELINE           ; 0          ; Untyped                                 ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                 ;
; DEVICE_FAMILY          ; Cyclone V  ; Untyped                                 ;
; CBXI_PARAMETER         ; decode_2of ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                          ;
+------------------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R2 ;
+------------------------+-----------+----------------------------------+
; Parameter Name         ; Value     ; Type                             ;
+------------------------+-----------+----------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                          ;
; LPM_FFTYPE             ; DFF       ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                   ;
+------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R3 ;
+------------------------+-----------+----------------------------------+
; Parameter Name         ; Value     ; Type                             ;
+------------------------+-----------+----------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                          ;
; LPM_FFTYPE             ; DFF       ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                   ;
+------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_FF:R0 ;
+------------------------+-----------+----------------------------------+
; Parameter Name         ; Value     ; Type                             ;
+------------------------+-----------+----------------------------------+
; LPM_WIDTH              ; 16        ; Untyped                          ;
; LPM_AVALUE             ; UNUSED    ; Untyped                          ;
; LPM_SVALUE             ; UNUSED    ; Untyped                          ;
; LPM_FFTYPE             ; DFF       ; Untyped                          ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                          ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                   ;
+------------------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|BUSMUX:MUX2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                        ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regfile:inst11|LPM_MUX:MUX4B ;
+------------------------+-----------+--------------------------------------+
; Parameter Name         ; Value     ; Type                                 ;
+------------------------+-----------+--------------------------------------+
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                       ;
; LPM_WIDTH              ; 16        ; Untyped                              ;
; LPM_SIZE               ; 4         ; Untyped                              ;
; LPM_WIDTHS             ; 2         ; Untyped                              ;
; LPM_PIPELINE           ; 0         ; Untyped                              ;
; CBXI_PARAMETER         ; mux_ilc   ; Untyped                              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                              ;
+------------------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst16 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_mem:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                         ;
; WIDTH_A                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 16                   ; Signed Integer                  ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                  ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                  ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; data_test.mif        ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_17q2      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst8 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 11    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_FF:inst4 ;
+------------------------+-----------+----------------------+
; Parameter Name         ; Value     ; Type                 ;
+------------------------+-----------+----------------------+
; LPM_WIDTH              ; 16        ; Untyped              ;
; LPM_AVALUE             ; UNUSED    ; Untyped              ;
; LPM_SVALUE             ; UNUSED    ; Untyped              ;
; LPM_FFTYPE             ; DFF       ; Untyped              ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped              ;
; CBXI_PARAMETER         ; NOTHING   ; Untyped              ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE       ;
+------------------------+-----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: prog_mem:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; prog_test.mif        ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_mso1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst17 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 11    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_COUNTER:inst3  ;
+------------------------+-------------------+--------------------+
; Parameter Name         ; Value             ; Type               ;
+------------------------+-------------------+--------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE     ;
; LPM_WIDTH              ; 11                ; Untyped            ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped            ;
; LPM_MODULUS            ; 0                 ; Untyped            ;
; LPM_AVALUE             ; UNUSED            ; Untyped            ;
; LPM_SVALUE             ; UNUSED            ; Untyped            ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped            ;
; DEVICE_FAMILY          ; Cyclone V         ; Untyped            ;
; CARRY_CHAIN            ; MANUAL            ; Untyped            ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK ;
; CARRY_CNT_EN           ; SMART             ; Untyped            ;
; LABWIDE_SCLR           ; ON                ; Untyped            ;
; USE_NEW_VERSION        ; TRUE              ; Untyped            ;
; CBXI_PARAMETER         ; cntr_vfh          ; Untyped            ;
+------------------------+-------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst7 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 2     ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst19 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 16    ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 2                                              ;
; Entity Instance                           ; data_mem:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 2048                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 16                                             ;
;     -- NUMWORDS_B                         ; 2048                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
; Entity Instance                           ; prog_mem:inst|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                    ;
;     -- WIDTH_A                            ; 16                                             ;
;     -- NUMWORDS_A                         ; 2048                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 93                          ;
;     ENA               ; 80                          ;
;     ENA SLD           ; 11                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 185                         ;
;     arith             ; 39                          ;
;         1 data inputs ; 22                          ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 16                          ;
;     normal            ; 146                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 35                          ;
;         4 data inputs ; 7                           ;
;         5 data inputs ; 47                          ;
;         6 data inputs ; 52                          ;
; boundary_port         ; 159                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 4.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun May 17 23:00:52 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HarvardArch -c HarvardArch
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file HarvardArch.bdf
    Info (12023): Found entity 1: HarvardArch
Info (12021): Found 1 design units, including 1 entities, in source file prog_mem.v
    Info (12023): Found entity 1: prog_mem File: /home/es1219/nfshome/HarvardArch/prog_mem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: /home/es1219/nfshome/HarvardArch/data_mem.v Line: 39
Warning (12019): Can't analyze file -- file ../DECA4MU0/Decoder.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file executor.v
    Info (12023): Found entity 1: executor File: /home/es1219/nfshome/HarvardArch/executor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Decoder.v
    Info (12023): Found entity 1: Decoder File: /home/es1219/nfshome/HarvardArch/Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file StateMachine.bdf
    Info (12023): Found entity 1: StateMachine
Info (12021): Found 1 design units, including 1 entities, in source file regfile.bdf
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file arm_alu.v
    Info (12023): Found entity 1: arm_alu File: /home/es1219/nfshome/HarvardArch/arm_alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile8.bdf
    Info (12023): Found entity 1: regfile8
Info (12021): Found 1 design units, including 1 entities, in source file regfile16.bdf
    Info (12023): Found entity 1: regfile16
Info (12021): Found 1 design units, including 1 entities, in source file increment.v
    Info (12023): Found entity 1: increment File: /home/es1219/nfshome/HarvardArch/increment.v Line: 1
Info (12127): Elaborating entity "HarvardArch" for the top level hierarchy
Info (12128): Elaborating entity "arm_alu" for hierarchy "arm_alu:inst12"
Info (12128): Elaborating entity "StateMachine" for hierarchy "StateMachine:inst9"
Info (12128): Elaborating entity "LPM_FF" for hierarchy "StateMachine:inst9|LPM_FF:inst2"
Info (12130): Elaborated megafunction instantiation "StateMachine:inst9|LPM_FF:inst2"
Info (12133): Instantiated megafunction "StateMachine:inst9|LPM_FF:inst2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "3"
Info (12128): Elaborating entity "executor" for hierarchy "StateMachine:inst9|executor:inst"
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:inst2"
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(16): object "jms" assigned a value but never read File: /home/es1219/nfshome/HarvardArch/Decoder.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(16): object "bbl" assigned a value but never read File: /home/es1219/nfshome/HarvardArch/Decoder.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at Decoder.v(17): object "fetch" assigned a value but never read File: /home/es1219/nfshome/HarvardArch/Decoder.v Line: 17
Info (12128): Elaborating entity "LPM_OR" for hierarchy "LPM_OR:inst18"
Info (12130): Elaborated megafunction instantiation "LPM_OR:inst18"
Info (12133): Instantiated megafunction "LPM_OR:inst18" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "16"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst11"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "regfile:inst11|LPM_MUX:MUX4A"
Info (12130): Elaborated megafunction instantiation "regfile:inst11|LPM_MUX:MUX4A"
Info (12133): Instantiated megafunction "regfile:inst11|LPM_MUX:MUX4A" with the following parameter:
    Info (12134): Parameter "LPM_SIZE" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: /home/es1219/nfshome/HarvardArch/db/mux_ilc.tdf Line: 22
Info (12128): Elaborating entity "mux_ilc" for hierarchy "regfile:inst11|LPM_MUX:MUX4A|mux_ilc:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "regfile:inst11|LPM_FF:R1"
Info (12130): Elaborated megafunction instantiation "regfile:inst11|LPM_FF:R1"
Info (12133): Instantiated megafunction "regfile:inst11|LPM_FF:R1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "LPM_DECODE" for hierarchy "regfile:inst11|LPM_DECODE:DEMUX4"
Info (12130): Elaborated megafunction instantiation "regfile:inst11|LPM_DECODE:DEMUX4"
Info (12133): Instantiated megafunction "regfile:inst11|LPM_DECODE:DEMUX4" with the following parameter:
    Info (12134): Parameter "LPM_DECODES" = "4"
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2of.tdf
    Info (12023): Found entity 1: decode_2of File: /home/es1219/nfshome/HarvardArch/db/decode_2of.tdf Line: 22
Info (12128): Elaborating entity "decode_2of" for hierarchy "regfile:inst11|LPM_DECODE:DEMUX4|decode_2of:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "BUSMUX" for hierarchy "regfile:inst11|BUSMUX:MUX2"
Info (12130): Elaborated megafunction instantiation "regfile:inst11|BUSMUX:MUX2"
Info (12133): Instantiated megafunction "regfile:inst11|BUSMUX:MUX2" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "regfile:inst11|BUSMUX:MUX2|LPM_MUX:$00000" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "regfile:inst11|BUSMUX:MUX2|LPM_MUX:$00000", which is child of megafunction instantiation "regfile:inst11|BUSMUX:MUX2" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: /home/es1219/nfshome/HarvardArch/db/mux_flc.tdf Line: 22
Info (12128): Elaborating entity "mux_flc" for hierarchy "regfile:inst11|BUSMUX:MUX2|LPM_MUX:$00000|mux_flc:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_mem:inst1|altsyncram:altsyncram_component" File: /home/es1219/nfshome/HarvardArch/data_mem.v Line: 97
Info (12130): Elaborated megafunction instantiation "data_mem:inst1|altsyncram:altsyncram_component" File: /home/es1219/nfshome/HarvardArch/data_mem.v Line: 97
Info (12133): Instantiated megafunction "data_mem:inst1|altsyncram:altsyncram_component" with the following parameter: File: /home/es1219/nfshome/HarvardArch/data_mem.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "data_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_17q2.tdf
    Info (12023): Found entity 1: altsyncram_17q2 File: /home/es1219/nfshome/HarvardArch/db/altsyncram_17q2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_17q2" for hierarchy "data_mem:inst1|altsyncram:altsyncram_component|altsyncram_17q2:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst8"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst8"
Info (12133): Instantiated megafunction "BUSMUX:inst8" with the following parameter:
    Info (12134): Parameter "WIDTH" = "11"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "BUSMUX:inst8|LPM_MUX:$00000" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst8|LPM_MUX:$00000", which is child of megafunction instantiation "BUSMUX:inst8" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_alc.tdf
    Info (12023): Found entity 1: mux_alc File: /home/es1219/nfshome/HarvardArch/db/mux_alc.tdf Line: 22
Info (12128): Elaborating entity "mux_alc" for hierarchy "BUSMUX:inst8|LPM_MUX:$00000|mux_alc:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LPM_FF" for hierarchy "LPM_FF:inst4"
Info (12130): Elaborated megafunction instantiation "LPM_FF:inst4"
Info (12133): Instantiated megafunction "LPM_FF:inst4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "16"
Info (12128): Elaborating entity "prog_mem" for hierarchy "prog_mem:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "prog_mem:inst|altsyncram:altsyncram_component" File: /home/es1219/nfshome/HarvardArch/prog_mem.v Line: 85
Info (12130): Elaborated megafunction instantiation "prog_mem:inst|altsyncram:altsyncram_component" File: /home/es1219/nfshome/HarvardArch/prog_mem.v Line: 85
Info (12133): Instantiated megafunction "prog_mem:inst|altsyncram:altsyncram_component" with the following parameter: File: /home/es1219/nfshome/HarvardArch/prog_mem.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "prog_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mso1.tdf
    Info (12023): Found entity 1: altsyncram_mso1 File: /home/es1219/nfshome/HarvardArch/db/altsyncram_mso1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mso1" for hierarchy "prog_mem:inst|altsyncram:altsyncram_component|altsyncram_mso1:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "LPM_COUNTER" for hierarchy "LPM_COUNTER:inst3"
Info (12130): Elaborated megafunction instantiation "LPM_COUNTER:inst3"
Info (12133): Instantiated megafunction "LPM_COUNTER:inst3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vfh.tdf
    Info (12023): Found entity 1: cntr_vfh File: /home/es1219/nfshome/HarvardArch/db/cntr_vfh.tdf Line: 25
Info (12128): Elaborating entity "cntr_vfh" for hierarchy "LPM_COUNTER:inst3|cntr_vfh:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "increment" for hierarchy "increment:inst15"
Warning (10230): Verilog HDL assignment warning at increment.v(7): truncated value with size 32 to match size of target (11) File: /home/es1219/nfshome/HarvardArch/increment.v Line: 7
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst7"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst7"
Info (12133): Instantiated megafunction "BUSMUX:inst7" with the following parameter:
    Info (12134): Parameter "WIDTH" = "2"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "BUSMUX:inst7|LPM_MUX:$00000" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst7|LPM_MUX:$00000", which is child of megafunction instantiation "BUSMUX:inst7" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/busmux.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qjc.tdf
    Info (12023): Found entity 1: mux_qjc File: /home/es1219/nfshome/HarvardArch/db/mux_qjc.tdf Line: 22
Info (12128): Elaborating entity "mux_qjc" for hierarchy "BUSMUX:inst7|LPM_MUX:$00000|mux_qjc:auto_generated" File: /usr/local/altera/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 439 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 158 output pins
    Info (21061): Implemented 248 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1246 megabytes
    Info: Processing ended: Sun May 17 23:01:05 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:29


