{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639005309061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639005309076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 08 18:15:08 2021 " "Processing started: Wed Dec 08 18:15:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639005309076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005309076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005309076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639005309737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/sei/sei.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/sei/sei.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sei-arch " "Found design unit 1: sei-arch" {  } { { "../sei/sei.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/sei/sei.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321772 ""} { "Info" "ISGN_ENTITY_NAME" "1 sei " "Found entity 1: sei" {  } { { "../sei/sei.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/sei/sei.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-arch " "Found design unit 1: RegisterFile-arch" {  } { { "../RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/RegisterFile/RegisterFile.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321775 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/RegisterFile/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/instructionmemory/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/instructionmemory/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "../InstructionMemory/InstructionMemory.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321778 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../InstructionMemory/InstructionMemory.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/datamemory/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/datamemory/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../DataMemory/RAM.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321782 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../DataMemory/RAM.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/control/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/control/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-arch " "Found design unit 1: control-arch" {  } { { "../control/control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321785 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control/control.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/control/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321789 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ac/desktop/code/vhdl/mips processor/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ac/desktop/code/vhdl/mips processor/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-arch " "Found design unit 1: pc-arch" {  } { { "../pc/pc.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/pc/pc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321792 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc/pc.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/pc/pc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-arch " "Found design unit 1: processor-arch" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321796 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005321796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005321796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639005321909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpAddr processor.vhd(33) " "Verilog HDL or VHDL warning at processor.vhd(33): object \"jumpAddr\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639005321911 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jump processor.vhd(36) " "Verilog HDL or VHDL warning at processor.vhd(36): object \"jump\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639005321911 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq processor.vhd(38) " "Verilog HDL or VHDL warning at processor.vhd(38): object \"beq\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639005321911 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne processor.vhd(38) " "Verilog HDL or VHDL warning at processor.vhd(38): object \"bne\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639005321911 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memRead processor.vhd(38) " "Verilog HDL or VHDL warning at processor.vhd(38): object \"memRead\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639005321911 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"pc:program_counter\"" {  } { { "processor.vhd" "program_counter" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005321935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:instructions " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:instructions\"" {  } { { "processor.vhd" "instructions" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005321938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:instructions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:instructions\|altsyncram:altsyncram_component\"" {  } { { "../InstructionMemory/InstructionMemory.vhd" "altsyncram_component" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:instructions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:instructions\|altsyncram:altsyncram_component\"" {  } { { "../InstructionMemory/InstructionMemory.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:instructions\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:instructions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file text.mif " "Parameter \"init_file\" = \"text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322027 ""}  } { { "../InstructionMemory/InstructionMemory.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/InstructionMemory/InstructionMemory.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639005322027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lt14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lt14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lt14 " "Found entity 1: altsyncram_lt14" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005322088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lt14 InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated " "Elaborating entity \"altsyncram_lt14\" for hierarchy \"InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memory " "Elaborating entity \"RAM\" for hierarchy \"RAM:memory\"" {  } { { "processor.vhd" "memory" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:memory\|altsyncram:altsyncram_component\"" {  } { { "../DataMemory/RAM.vhd" "altsyncram_component" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:memory\|altsyncram:altsyncram_component\"" {  } { { "../DataMemory/RAM.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639005322122 ""}  } { { "../DataMemory/RAM.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/DataMemory/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639005322122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8504 " "Found entity 1: altsyncram_8504" {  } { { "db/altsyncram_8504.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_8504.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639005322183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8504 RAM:memory\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated " "Elaborating entity \"altsyncram_8504\" for hierarchy \"RAM:memory\|altsyncram:altsyncram_component\|altsyncram_8504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sei sei:sign_extender " "Elaborating entity \"sei\" for hierarchy \"sei:sign_extender\"" {  } { { "processor.vhd" "sign_extender" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:mainALU " "Elaborating entity \"alu\" for hierarchy \"alu:mainALU\"" {  } { { "processor.vhd" "mainALU" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322190 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "res alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"res\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] alu.vhd(19) " "Inferred latch for \"res\[0\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] alu.vhd(19) " "Inferred latch for \"res\[1\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] alu.vhd(19) " "Inferred latch for \"res\[2\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] alu.vhd(19) " "Inferred latch for \"res\[3\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] alu.vhd(19) " "Inferred latch for \"res\[4\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] alu.vhd(19) " "Inferred latch for \"res\[5\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] alu.vhd(19) " "Inferred latch for \"res\[6\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] alu.vhd(19) " "Inferred latch for \"res\[7\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] alu.vhd(19) " "Inferred latch for \"res\[8\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] alu.vhd(19) " "Inferred latch for \"res\[9\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] alu.vhd(19) " "Inferred latch for \"res\[10\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] alu.vhd(19) " "Inferred latch for \"res\[11\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] alu.vhd(19) " "Inferred latch for \"res\[12\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] alu.vhd(19) " "Inferred latch for \"res\[13\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] alu.vhd(19) " "Inferred latch for \"res\[14\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] alu.vhd(19) " "Inferred latch for \"res\[15\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] alu.vhd(19) " "Inferred latch for \"res\[16\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] alu.vhd(19) " "Inferred latch for \"res\[17\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] alu.vhd(19) " "Inferred latch for \"res\[18\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] alu.vhd(19) " "Inferred latch for \"res\[19\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] alu.vhd(19) " "Inferred latch for \"res\[20\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] alu.vhd(19) " "Inferred latch for \"res\[21\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] alu.vhd(19) " "Inferred latch for \"res\[22\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322193 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] alu.vhd(19) " "Inferred latch for \"res\[23\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] alu.vhd(19) " "Inferred latch for \"res\[24\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] alu.vhd(19) " "Inferred latch for \"res\[25\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] alu.vhd(19) " "Inferred latch for \"res\[26\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] alu.vhd(19) " "Inferred latch for \"res\[27\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] alu.vhd(19) " "Inferred latch for \"res\[28\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] alu.vhd(19) " "Inferred latch for \"res\[29\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] alu.vhd(19) " "Inferred latch for \"res\[30\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] alu.vhd(19) " "Inferred latch for \"res\[31\]\" at alu.vhd(19)" {  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005322194 "|processor|alu:mainALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:controller " "Elaborating entity \"control\" for hierarchy \"control:controller\"" {  } { { "processor.vhd" "controller" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:registers " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:registers\"" {  } { { "processor.vhd" "registers" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005322197 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[0\] " "Latch alu:mainALU\|res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325079 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[1\] " "Latch alu:mainALU\|res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325080 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[2\] " "Latch alu:mainALU\|res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325080 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[3\] " "Latch alu:mainALU\|res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325080 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[4\] " "Latch alu:mainALU\|res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325080 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[5\] " "Latch alu:mainALU\|res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[6\] " "Latch alu:mainALU\|res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[7\] " "Latch alu:mainALU\|res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[8\] " "Latch alu:mainALU\|res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[9\] " "Latch alu:mainALU\|res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[10\] " "Latch alu:mainALU\|res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[11\] " "Latch alu:mainALU\|res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[12\] " "Latch alu:mainALU\|res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325081 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[13\] " "Latch alu:mainALU\|res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[14\] " "Latch alu:mainALU\|res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[15\] " "Latch alu:mainALU\|res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[16\] " "Latch alu:mainALU\|res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[17\] " "Latch alu:mainALU\|res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[18\] " "Latch alu:mainALU\|res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[19\] " "Latch alu:mainALU\|res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325082 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[20\] " "Latch alu:mainALU\|res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[21\] " "Latch alu:mainALU\|res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[22\] " "Latch alu:mainALU\|res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[23\] " "Latch alu:mainALU\|res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[24\] " "Latch alu:mainALU\|res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[25\] " "Latch alu:mainALU\|res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[26\] " "Latch alu:mainALU\|res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325083 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[27\] " "Latch alu:mainALU\|res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325084 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[28\] " "Latch alu:mainALU\|res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[26\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325084 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[29\] " "Latch alu:mainALU\|res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325084 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[30\] " "Latch alu:mainALU\|res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325084 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:mainALU\|res\[31\] " "Latch alu:mainALU\|res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\] " "Ports D and ENA on the latch are fed by the same signal InstructionMemory:instructions\|altsyncram:altsyncram_component\|altsyncram_lt14:auto_generated\|q_a\[30\]" {  } { { "db/altsyncram_lt14.tdf" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/db/altsyncram_lt14.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639005325084 ""}  } { { "../alu/alu.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639005325084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005327742 "|processor|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "processor.vhd" "" { Text "C:/Users/Ac/Desktop/Code/VHDL/Mips Processor/processor/processor.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639005327742 "|processor|pc_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639005327742 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639005327888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639005329999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639005329999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2787 " "Implemented 2787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639005330258 ""} { "Info" "ICUT_CUT_TM_OPINS" "175 " "Implemented 175 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639005330258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2545 " "Implemented 2545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639005330258 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1639005330258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639005330258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639005330299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 08 18:15:30 2021 " "Processing ended: Wed Dec 08 18:15:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639005330299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639005330299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639005330299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639005330299 ""}
