{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572788004072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572788004072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 10:33:23 2019 " "Processing started: Sun Nov 03 10:33:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572788004072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1572788004072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1572788004072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1572788004640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1572788004640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-FIFO " "Found design unit 1: FIFO-FIFO" {  } { { "FIFO.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/Tomasulo/FIFO/FIFO.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572788017285 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/Tomasulo/FIFO/FIFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572788017285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1572788017285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_tb-tb " "Found design unit 1: FIFO_tb-tb" {  } { { "FIFO_tb.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/Tomasulo/FIFO/FIFO_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572788017287 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_tb " "Found entity 1: FIFO_tb" {  } { { "FIFO_tb.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/Tomasulo/FIFO/FIFO_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572788017287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1572788017287 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO " "Elaborating entity \"FIFO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1572788017347 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_count FIFO.vhd(99) " "VHDL Process Statement warning at FIFO.vhd(99): signal \"inst_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/Tomasulo/FIFO/FIFO.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1572788017366 "|FIFO"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inst_count FIFO.vhd(102) " "VHDL Process Statement warning at FIFO.vhd(102): signal \"inst_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FIFO.vhd" "" { Text "D:/0# POLI_Endgame-Algm me tira daqui/Org Arq II/Projeto/Tomasulo/FIFO/FIFO.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1572788017367 "|FIFO"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572788017762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 10:33:37 2019 " "Processing ended: Sun Nov 03 10:33:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572788017762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572788017762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572788017762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1572788017762 ""}
