0.7
2020.2
Oct 14 2022
05:20:55
D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sim_1/new/testing_prog1.v,1678017371,verilog,,,,testing_prog1,,,,,,,,
D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sim_1/new/testing_prog2.v,1678016169,verilog,,,,testing_prog2,,,,,,,,
D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sources_1/new/MCP.v,1678016985,verilog,,D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sources_1/new/program_memory1.v,,mcp,,,,,,,,
D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sources_1/new/program_memory1.v,1678017200,verilog,,D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sim_1/new/testing_prog1.v,,program_memory1,,,,,,,,
D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sources_1/new/program_memory2.v,1678013957,verilog,,D:/Udemy/FPGA course/Microprocessor Design/Simple-Microprocessor/Vivado/Vivado.srcs/sim_1/new/testing_prog2.v,,program_memory2,,,,,,,,
