// Seed: 1075200356
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout supply0 id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  generate
    assign id_5 = id_1 ? 1 : id_1;
  endgenerate
endmodule
module module_1 (
    input  tri0 id_0,
    output wor  id_1,
    output tri  id_2
    , id_6,
    input  tri1 id_3,
    output tri1 id_4
);
  wire id_7;
  assign id_1 = -1 ? id_7 : 1 < -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
  assign id_2 = -1;
  assign id_2 = -1;
endmodule
