`timescale 1ns/100ps

module tb_tl_cntr;
	reg
	wire
	
endmodule