{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1612672347740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612672347755 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "M4ToVGA_top EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"M4ToVGA_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612672347771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612672347849 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1612672347849 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|wire_pll1_clk\[0\] 104 2625 0 0 " "Implementing clock multiplication of 104, clock division of 2625, and phase shift of 0 degrees (0 ps) for clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612672347912 ""}  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612672347912 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\] 63 10 0 0 " "Implementing clock multiplication of 63, clock division of 10, and phase shift of 0 degrees (0 ps) for vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/vgaclk_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612672347927 ""}  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/vgaclk_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612672347927 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1612672348021 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1612672348037 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612672348272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612672348272 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1612672348272 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612672348272 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 2144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612672348272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 2146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612672348272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 2148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612672348272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 2150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612672348272 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612672348272 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612672348272 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1612672348303 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\] 63 10 0 0 " "Implementing clock multiplication of 63, clock division of 10, and phase shift of 0 degrees (0 ps) for vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/vgaclk_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612672348709 ""}  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/vgaclk_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612672348709 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|wire_pll1_clk\[0\] 104 2625 0 0 " "Implementing clock multiplication of 104, clock division of 2625, and phase shift of 0 degrees (0 ps) for clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612672348709 ""}  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 44 -1 0 } } { "" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612672348709 ""}
{ "Info" "ISTA_SDC_FOUND" "M4ToVGA_top.sdc " "Reading SDC File: 'M4ToVGA_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612672349021 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst13 " "Node: inst13 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_out:inst2\|vb\[1\] inst13 " "Register vga_out:inst2\|vb\[1\] is being clocked by inst13" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672349021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612672349021 "|M4ToVGA_top|inst13"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MITI_PLL_Divider:inst11\|clk_out " "Node: MITI_PLL_Divider:inst11\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a8~porta_we_reg MITI_PLL_Divider:inst11\|clk_out " "Register framebuffer:inst1\|altsyncram:altsyncram_component\|altsyncram_coj1:auto_generated\|ram_block1a8~porta_we_reg is being clocked by MITI_PLL_Divider:inst11\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612672349021 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612672349021 "|M4ToVGA_top|MITI_PLL_Divider:inst11|clk_out"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174 " "Node: inst8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 3.174" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found on node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147) " "-multiply_by (expected: 63, found: 74), -divide_by (expected: 10, found: 147)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1612672349037 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "external_clock (Rise) external_clock (Rise) setup and hold " "From external_clock (Rise) to external_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) m4_hsync (Fall) setup and hold " "From m4_hsync (Fall) to m4_hsync (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Rise) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Rise) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "m4_hsync (Fall) inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "From m4_hsync (Fall) to inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1612672349037 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1612672349037 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612672349037 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 external_clock " "  20.000 external_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.729 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.729 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     m4_hsync " "   1.000     m4_hsync" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     m4_video " "   1.000     m4_video" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612672349037 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612672349037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612672349130 ""}  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612672349130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612672349130 ""}  } { { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/vgaclk_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612672349130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MITI_PLL_Divider:inst11\|clk_out  " "Automatically promoted node MITI_PLL_Divider:inst11\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612672349130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "synthetic_dotclk~output " "Destination node synthetic_dotclk~output" {  } { { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 632 -48 129 648 "synthetic_dotclk" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 2097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612672349130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612672349130 ""}  } { { "MITI_PLL_Divider.sv" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/MITI_PLL_Divider.sv" 5 -1 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612672349130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612672349130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13~0 " "Destination node inst13~0" {  } { { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { -80 136 200 0 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 1344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1612672349130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1612672349130 ""}  } { { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { -80 136 200 0 "inst13" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612672349130 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio:inst4\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\] LAB_X9_Y23_N0 " "Node \"altddio:inst4\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X9_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/ddio_in_8hf.tdf" 33 14 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1612672349177 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio:inst4\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\] LAB_X9_Y23_N0 " "Node \"altddio:inst4\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X9_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/ddio_in_8hf.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1612672349177 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "altddio:inst4\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\] LAB_X9_Y23_N0 " "Node \"altddio:inst4\|altddio_in:ALTDDIO_IN_component\|ddio_in_8hf:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X9_Y23_N0 to improve DDIO timing" {  } { { "db/ddio_in_8hf.tdf" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/ddio_in_8hf.tdf" 35 15 0 } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1612672349177 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "m4_hsync~input IOIBUF_X9_Y24_N8 " "Node \"m4_hsync~input\" is constrained to location IOIBUF_X9_Y24_N8 to improve DDIO timing" {  } { { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 328 -336 -168 344 "m4_hsync" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 2126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1612672349177 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "m4_hsync PIN 136 " "Node \"m4_hsync\" is constrained to location PIN 136 to improve DDIO timing" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { m4_hsync } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m4_hsync" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 328 -336 -168 344 "m4_hsync" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1612672349177 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1612672349177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612672349505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612672349505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612672349505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612672349505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612672349521 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612672349521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612672349552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1612672349552 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612672349552 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT_FOR_NO_COMP" "clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1 0 " "PLL \"clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1\" input clock inclk\[0\] may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1 driven by vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"clkstg2:inst8\|altpll:altpll_component\|clkstg2_altpll:auto_generated\|pll1\" is driven by vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node vgaclk:inst\|altpll:altpll_component\|vgaclk_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clkstg2.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/clkstg2.v" 91 0 0 } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 144 -432 -296 224 "inst8" "" } } } } { "db/vgaclk_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/vgaclk_altpll.v" 44 -1 0 } } { "vgaclk.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/vgaclk.v" 91 0 0 } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { -64 -296 -56 88 "inst" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1612672349630 ""}  } { { "db/clkstg2_altpll.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/db/clkstg2_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clkstg2.v" "" { Text "Z:/Downloads/fpgaProjects/M4ToVGAProject/clkstg2.v" 91 0 0 } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 144 -432 -296 224 "inst8" "" } } } }  } 0 15056 "PLL \"%1!s!\" input clock inclk\[%2!d!\] may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1612672349630 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1612672349646 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1612672350146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612672350178 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612672350178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612672351084 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612672351318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612672351349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612672354427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612672354427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612672354849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612672356021 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612672356021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612672357287 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612672357474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612672357490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612672357959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612672357959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612672358443 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612672359615 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "11 Cyclone IV E " "11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "m4_video 3.3-V LVTTL 129 " "Pin m4_video uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { m4_video } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m4_video" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 360 -336 -168 376 "m4_video" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "external_clock 3.3-V LVTTL 23 " "Pin external_clock uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { external_clock } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "external_clock" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { -8 -496 -320 8 "external_clock" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "m4_hsync 3.3-V LVTTL 136 " "Pin m4_hsync uses I/O standard 3.3-V LVTTL at 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { m4_hsync } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m4_hsync" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 328 -336 -168 344 "m4_hsync" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FG_R1 3.3-V LVTTL 55 " "Pin FG_R1 uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FG_R1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FG_R1" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { -8 416 584 8 "FG_R1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BG_R0 3.3-V LVTTL 137 " "Pin BG_R0 uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BG_R0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BG_R0" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 120 544 712 136 "BG_R0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BG_R1 3.3-V LVTTL 141 " "Pin BG_R1 uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BG_R1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BG_R1" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 104 544 712 120 "BG_R1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BG_G0 3.0-V LVTTL 132 " "Pin BG_G0 uses I/O standard 3.0-V LVTTL at 132" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BG_G0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BG_G0" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 152 544 712 168 "BG_G0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BG_G1 3.3-V LVTTL 135 " "Pin BG_G1 uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BG_G1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BG_G1" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 136 544 712 152 "BG_G1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BG_B0 3.3-V LVTTL 126 " "Pin BG_B0 uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BG_B0 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BG_B0" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 184 544 712 200 "BG_B0" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BG_B1 3.3-V LVTTL 128 " "Pin BG_B1 uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { BG_B1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BG_B1" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 168 544 712 184 "BG_B1" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "m4_vsync 3.3-V LVTTL 133 " "Pin m4_vsync uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { m4_vsync } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m4_vsync" } } } } { "M4ToVGA_top.bdf" "" { Schematic "Z:/Downloads/fpgaProjects/M4ToVGAProject/M4ToVGA_top.bdf" { { 344 -336 -168 360 "m4_vsync" "" } } } } { "temporary_test_loc" "" { Generic "Z:/Downloads/fpgaProjects/M4ToVGAProject/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612672360037 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1612672360037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Downloads/fpgaProjects/M4ToVGAProject/output_files/M4ToVGA_top.fit.smsg " "Generated suppressed messages file Z:/Downloads/fpgaProjects/M4ToVGAProject/output_files/M4ToVGA_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612672360146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5244 " "Peak virtual memory: 5244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612672360912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 22:32:40 2021 " "Processing ended: Sat Feb 06 22:32:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612672360912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612672360912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612672360912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612672360912 ""}
