###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       163798   # Number of WRITE/WRITEP commands
num_reads_done                 =       442440   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       378688   # Number of read row buffer hits
num_read_cmds                  =       442440   # Number of READ/READP commands
num_writes_done                =       163798   # Number of read requests issued
num_write_row_hits             =       120213   # Number of write row buffer hits
num_act_cmds                   =       107713   # Number of ACT commands
num_pre_cmds                   =       107691   # Number of PRE commands
num_ondemand_pres              =        88947   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9306049   # Cyles of rank active rank.0
rank_active_cycles.1           =      9032359   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       693951   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       967641   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       560734   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4589   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1441   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1536   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          842   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          689   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1034   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1731   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1918   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3572   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28152   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           31   # Write cmd latency (cycles)
write_latency[20-39]           =          830   # Write cmd latency (cycles)
write_latency[40-59]           =         1300   # Write cmd latency (cycles)
write_latency[60-79]           =         3173   # Write cmd latency (cycles)
write_latency[80-99]           =         6639   # Write cmd latency (cycles)
write_latency[100-119]         =         8970   # Write cmd latency (cycles)
write_latency[120-139]         =        12363   # Write cmd latency (cycles)
write_latency[140-159]         =        12092   # Write cmd latency (cycles)
write_latency[160-179]         =        11527   # Write cmd latency (cycles)
write_latency[180-199]         =        11136   # Write cmd latency (cycles)
write_latency[200-]            =        95737   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       216146   # Read request latency (cycles)
read_latency[40-59]            =        65723   # Read request latency (cycles)
read_latency[60-79]            =        48965   # Read request latency (cycles)
read_latency[80-99]            =        16350   # Read request latency (cycles)
read_latency[100-119]          =        11637   # Read request latency (cycles)
read_latency[120-139]          =         8782   # Read request latency (cycles)
read_latency[140-159]          =         6974   # Read request latency (cycles)
read_latency[160-179]          =         5929   # Read request latency (cycles)
read_latency[180-199]          =         4736   # Read request latency (cycles)
read_latency[200-]             =        57198   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   8.1768e+08   # Write energy
read_energy                    =  1.78392e+09   # Read energy
act_energy                     =  2.94703e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.33096e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.64468e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80697e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63619e+09   # Active standby energy rank.1
average_read_latency           =      107.631   # Average read request latency (cycles)
average_interarrival           =      16.4946   # Average request interarrival latency (cycles)
total_energy                   =  1.58417e+10   # Total energy (pJ)
average_power                  =      1584.17   # Average power (mW)
average_bandwidth              =      5.17323   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       174517   # Number of WRITE/WRITEP commands
num_reads_done                 =       452394   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       388799   # Number of read row buffer hits
num_read_cmds                  =       452395   # Number of READ/READP commands
num_writes_done                =       174519   # Number of read requests issued
num_write_row_hits             =       130531   # Number of write row buffer hits
num_act_cmds                   =       107905   # Number of ACT commands
num_pre_cmds                   =       107883   # Number of PRE commands
num_ondemand_pres              =        88224   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9183233   # Cyles of rank active rank.0
rank_active_cycles.1           =      9132720   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       816767   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       867280   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       581073   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5126   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1399   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1531   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          779   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          630   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          989   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1740   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1823   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3481   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28346   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           47   # Write cmd latency (cycles)
write_latency[20-39]           =          960   # Write cmd latency (cycles)
write_latency[40-59]           =         1685   # Write cmd latency (cycles)
write_latency[60-79]           =         4593   # Write cmd latency (cycles)
write_latency[80-99]           =         8737   # Write cmd latency (cycles)
write_latency[100-119]         =        11298   # Write cmd latency (cycles)
write_latency[120-139]         =        13593   # Write cmd latency (cycles)
write_latency[140-159]         =        12687   # Write cmd latency (cycles)
write_latency[160-179]         =        12076   # Write cmd latency (cycles)
write_latency[180-199]         =        11868   # Write cmd latency (cycles)
write_latency[200-]            =        96973   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       209698   # Read request latency (cycles)
read_latency[40-59]            =        72390   # Read request latency (cycles)
read_latency[60-79]            =        53967   # Read request latency (cycles)
read_latency[80-99]            =        18141   # Read request latency (cycles)
read_latency[100-119]          =        11987   # Read request latency (cycles)
read_latency[120-139]          =         9453   # Read request latency (cycles)
read_latency[140-159]          =         7259   # Read request latency (cycles)
read_latency[160-179]          =         5788   # Read request latency (cycles)
read_latency[180-199]          =         4947   # Read request latency (cycles)
read_latency[200-]             =        58764   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.71189e+08   # Write energy
read_energy                    =  1.82406e+09   # Read energy
act_energy                     =  2.95228e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.92048e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.16294e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73034e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69882e+09   # Active standby energy rank.1
average_read_latency           =      109.076   # Average read request latency (cycles)
average_interarrival           =      15.9505   # Average request interarrival latency (cycles)
total_energy                   =  1.59326e+10   # Total energy (pJ)
average_power                  =      1593.26   # Average power (mW)
average_bandwidth              =      5.34966   # Average bandwidth
