<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Simulating the Verilog (FPGA target) generated by Chisel &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b0a63.css rel=stylesheet><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');ga('create','UA-53520714-1','auto');ga('send','pageview');}</script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Simulating the Verilog (FPGA target) generated by Chisel</h1><p>Chisel can generate Verilog for an FPGA target. This Verilog RTL can also be simulated with the Synopsys VCS tool (other Verilog simulators are not supported at present).</p><p>To generate the VCS simulator binary:</p><pre><code># requirements: riscv-gnu-toolchain, riscv-fesvr
# set up the RISCV environment variables
# set up the VCS environment variables
cd $TOP/fsim
make
</code></pre><p>This will generate a simulator called <code>simv-DefaultFPGAConfig</code>
assuming the Default configuration is used. As was the case for the
Chisel emulator, for simulating a different lowRISC configuration,
TAGW32S2T4FPGA for example, you can either change the CONFIG variable
in the Makefile or temporarily run make as:</p><pre><code>CONFIG=TAGW32S2T4FPGA make
</code></pre><p>However, if you decide to the temporary CONFIG target, you need to add
the temporary target before all make commands, such as make run.</p><p>Note: Only configurations labelled with FPGA can be used when
simulating RTL generated for an FPGA. For a certain <code>Chisel/VLSI</code>
target <code>TARGET</code>, the corresponding FPGA target will be labelled as
<code>TARGETFPGA</code>. See <code>lowrisc-chip/src/main/scala/PublicConfigs.scala</code>
for more details.</p><p>If the VCD (or VPD) waveform is needed, run the following instead.</p><pre><code># set up the RISCV environment variables
# set up the VCS environment variables
cd $TOP/fsim
make debug
</code></pre><p>There are multiple pre-build test cases to test the Rocket Core. To run the pre-built tests:</p><pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# build and run the basic ISA test cases
make run-asm-tests
# build and run the bench-mark tests
make run-bmarks-test
# build and run the tag cache tests
make run-tag-tests

# build and run all the above tests in a single run
make run

# when VCD is required
make run-asm-tests-vcd
make run-bmarks-test-vcd
make run-tag-tests-vcd

# all tests in a single run
make run-vcd

# when VPD is required
make run-asm-tests-vpd
make run-bmarks-test-vpd
make run-tag-tests-vpd

# all tests in a single run
make run-vpd
</code></pre><p>To simulate the hello program in the three different modes (assuming the correct type of binary has been produced, i.e. .bare, .pk and .linux):</p><h3 id=bare-metal-mode:1949087b7d250902df49cb5fee96fce9>Bare metal mode</h3><p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-gnu-toolchain</code></p><pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# No VCD/VPD file
./simv-DefaultFPGAConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=100000000 $TOP/riscv-tools/hello/hello.bare \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdfile=hello.vcd +max-cycles=100000000 \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdplusfile=hello.vpd +max-cycles=100000000 \
  $TOP/riscv-tools/hello/hello.bare 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre><h3 id=with-proxy-kernel-and-newlib:1949087b7d250902df49cb5fee96fce9>With proxy kernel and newlib</h3><p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-pk</code>, <code>riscv-gnu-toolchain</code></p><pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# No VCD/VPD file
./simv-DefaultFPGAConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=100000000 pk $TOP/riscv-tools/hello/hello.pk \
  3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VCD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdfile=hello.vcd +max-cycles=100000000 \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# VPD file
./simv-DefaultFPGAConfig-debug -q +ntb_random_seed_automatic \
  +dramsim +verbose +vcdplusfile=hello.vpd +max-cycles=100000000 \
  pk $TOP/riscv-tools/hello/hello.pk 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; hello.out &amp;&amp; [ $PIPESTATUS -eq 0 ]
</code></pre><h3 id=with-a-full-linux-os:1949087b7d250902df49cb5fee96fce9>With a full Linux OS</h3><p>Requirements: <code>riscv-isa-sim</code>, <code>riscv-fesvr</code>, <code>riscv-gcc</code>, <code>riscv-linux</code>, <code>root.bin</code></p><pre><code># set up the RISCV environment variables
# set up the VCS environment variables
# boot the linux
./simv-DefaultFPGAConfig -q +ntb_random_seed_automatic +dramsim \
  +verbose +max-cycles=1000000000 \
  +disk=../riscv-tools/busybox-1.21.1/root.bin \
  ../riscv-tools/linux-3.14.13/vmlinux 3&gt;&amp;1 1&gt;&amp;2 2&gt;&amp;3 | \
  spike-dasm  &gt; vmlinux.out &amp;&amp; [ $PIPESTATUS -eq 0 ]

# in the booted linux
# /hello
</code></pre><p>The full Linux test can take HOURS and use up MULTIPLE GB space for log files.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b0a63.js></script></body></html>