Drill report for SignalSlinger.kicad_pcb
Created on Friday, June 23, 2023 at 08:20:40 AM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'SignalSlinger.drl' contains
    plated through holes:
    =============================================================
    T1  0.300mm  0.0118"  (5 holes)
    T2  0.331mm  0.0130"  (6 holes)
    T3  0.400mm  0.0157"  (318 holes)
    T4  0.800mm  0.0315"  (8 holes)
    T5  1.000mm  0.0394"  (33 holes)
    T6  1.001mm  0.0394"  (3 holes)
    T7  1.016mm  0.0400"  (8 holes)
    T8  1.100mm  0.0433"  (3 holes)
    T9  1.500mm  0.0591"  (4 holes)

    Total plated holes count 388


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T10  2.000mm  0.0787"  (1 hole)
    T11  3.500mm  0.1378"  (4 holes)

    Total unplated holes count 5
