
aris-euler-recovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bca8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  0800be38  0800be38  0001be38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3a8  0800c3a8  000202f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3a8  0800c3a8  0001c3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3b0  0800c3b0  000202f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3b0  0800c3b0  0001c3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3b4  0800c3b4  0001c3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f0  20000000  0800c3b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000028b0  200002f0  0800c6a8  000202f0  2**2
                  ALLOC
 10 ._user_heap_stack 00002248  20002ba0  0800c6a8  00022ba0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a76a  00000000  00000000  00020320  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f2d  00000000  00000000  0003aa8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011d8  00000000  00000000  0003e9b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd0  00000000  00000000  0003fb90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024172  00000000  00000000  00040b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014f74  00000000  00000000  00064cd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7183  00000000  00000000  00079c46  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00140dc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053c4  00000000  00000000  00140e44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002f0 	.word	0x200002f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800be20 	.word	0x0800be20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002f4 	.word	0x200002f4
 80001cc:	0800be20 	.word	0x0800be20

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <turn_off_HAWKs>:
void fire_HAWKs(void){
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_SET);
}

void turn_off_HAWKs(void){
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_RESET);
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f52:	4805      	ldr	r0, [pc, #20]	; (8000f68 <turn_off_HAWKs+0x20>)
 8000f54:	f004 f850 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f5e:	4802      	ldr	r0, [pc, #8]	; (8000f68 <turn_off_HAWKs+0x20>)
 8000f60:	f004 f84a 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40021000 	.word	0x40021000

08000f6c <turn_off_TDs>:
void fire_TDs(void){
	HAL_GPIO_WritePin(TD1_GPIO_Port, TD1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(TD2_GPIO_Port, TD2_Pin, GPIO_PIN_SET);
}

void turn_off_TDs(void){
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TD1_GPIO_Port, TD1_Pin, GPIO_PIN_RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <turn_off_TDs+0x20>)
 8000f78:	f004 f83e 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TD2_GPIO_Port, TD2_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f82:	4802      	ldr	r0, [pc, #8]	; (8000f8c <turn_off_TDs+0x20>)
 8000f84:	f004 f838 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 8000f88:	bf00      	nop
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021000 	.word	0x40021000

08000f90 <read_ADC>:

void read_ADC(float * out){
 8000f90:	b590      	push	{r4, r7, lr}
 8000f92:	b08d      	sub	sp, #52	; 0x34
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]

	uint32_t buf[8];

	HAL_ADC_Stop_DMA(&hadc1);
 8000f98:	488b      	ldr	r0, [pc, #556]	; (80011c8 <read_ADC+0x238>)
 8000f9a:	f002 fe83 	bl	8003ca4 <HAL_ADC_Stop_DMA>
	HAL_ADC_Start_DMA(&hadc1, buf, 8);
 8000f9e:	f107 0308 	add.w	r3, r7, #8
 8000fa2:	2208      	movs	r2, #8
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4888      	ldr	r0, [pc, #544]	; (80011c8 <read_ADC+0x238>)
 8000fa8:	f002 fd8a 	bl	8003ac0 <HAL_ADC_Start_DMA>

	float vsense = 3.3 / 4096.;
 8000fac:	4b87      	ldr	r3, [pc, #540]	; (80011cc <read_ADC+0x23c>)
 8000fae:	62fb      	str	r3, [r7, #44]	; 0x2c
	float scale = 16 / 3.3;
 8000fb0:	4b87      	ldr	r3, [pc, #540]	; (80011d0 <read_ADC+0x240>)
 8000fb2:	62bb      	str	r3, [r7, #40]	; 0x28

	out[0] = (float)buf[0] * vsense * scale;
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	ee07 3a90 	vmov	s15, r3
 8000fba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fbe:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000fc2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fc6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000fca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	edc3 7a00 	vstr	s15, [r3]
	out[1] = (float)buf[1] * vsense * scale;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	ee07 3a90 	vmov	s15, r3
 8000fda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fde:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000fe2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	3304      	adds	r3, #4
 8000fea:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000fee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ff2:	edc3 7a00 	vstr	s15, [r3]
	out[2] = (float)buf[2] * vsense * scale;
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	ee07 3a90 	vmov	s15, r3
 8000ffc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001000:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001004:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3308      	adds	r3, #8
 800100c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001014:	edc3 7a00 	vstr	s15, [r3]

	out[3] = -( 1000 * (( 3.3 / 2.0 - (float)buf[3] * vsense) ) / 0.066 );
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001022:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800102a:	ee17 0a90 	vmov	r0, s15
 800102e:	f7ff fa8b 	bl	8000548 <__aeabi_f2d>
 8001032:	4603      	mov	r3, r0
 8001034:	460c      	mov	r4, r1
 8001036:	461a      	mov	r2, r3
 8001038:	4623      	mov	r3, r4
 800103a:	a15b      	add	r1, pc, #364	; (adr r1, 80011a8 <read_ADC+0x218>)
 800103c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001040:	f7ff f922 	bl	8000288 <__aeabi_dsub>
 8001044:	4603      	mov	r3, r0
 8001046:	460c      	mov	r4, r1
 8001048:	4618      	mov	r0, r3
 800104a:	4621      	mov	r1, r4
 800104c:	f04f 0200 	mov.w	r2, #0
 8001050:	4b60      	ldr	r3, [pc, #384]	; (80011d4 <read_ADC+0x244>)
 8001052:	f7ff fad1 	bl	80005f8 <__aeabi_dmul>
 8001056:	4603      	mov	r3, r0
 8001058:	460c      	mov	r4, r1
 800105a:	4618      	mov	r0, r3
 800105c:	4621      	mov	r1, r4
 800105e:	a354      	add	r3, pc, #336	; (adr r3, 80011b0 <read_ADC+0x220>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff fbf2 	bl	800084c <__aeabi_ddiv>
 8001068:	4603      	mov	r3, r0
 800106a:	460c      	mov	r4, r1
 800106c:	4618      	mov	r0, r3
 800106e:	4621      	mov	r1, r4
 8001070:	f7ff fd9a 	bl	8000ba8 <__aeabi_d2f>
 8001074:	4602      	mov	r2, r0
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	330c      	adds	r3, #12
 800107a:	ee07 2a90 	vmov	s15, r2
 800107e:	eef1 7a67 	vneg.f32	s15, s15
 8001082:	edc3 7a00 	vstr	s15, [r3]
	out[4] = -( 1000 * (( 3.3 / 2.0 - (float)buf[4] * vsense) ) / 0.066 );
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	ee07 3a90 	vmov	s15, r3
 800108c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001090:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001098:	ee17 0a90 	vmov	r0, s15
 800109c:	f7ff fa54 	bl	8000548 <__aeabi_f2d>
 80010a0:	4603      	mov	r3, r0
 80010a2:	460c      	mov	r4, r1
 80010a4:	461a      	mov	r2, r3
 80010a6:	4623      	mov	r3, r4
 80010a8:	a13f      	add	r1, pc, #252	; (adr r1, 80011a8 <read_ADC+0x218>)
 80010aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80010ae:	f7ff f8eb 	bl	8000288 <__aeabi_dsub>
 80010b2:	4603      	mov	r3, r0
 80010b4:	460c      	mov	r4, r1
 80010b6:	4618      	mov	r0, r3
 80010b8:	4621      	mov	r1, r4
 80010ba:	f04f 0200 	mov.w	r2, #0
 80010be:	4b45      	ldr	r3, [pc, #276]	; (80011d4 <read_ADC+0x244>)
 80010c0:	f7ff fa9a 	bl	80005f8 <__aeabi_dmul>
 80010c4:	4603      	mov	r3, r0
 80010c6:	460c      	mov	r4, r1
 80010c8:	4618      	mov	r0, r3
 80010ca:	4621      	mov	r1, r4
 80010cc:	a338      	add	r3, pc, #224	; (adr r3, 80011b0 <read_ADC+0x220>)
 80010ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010d2:	f7ff fbbb 	bl	800084c <__aeabi_ddiv>
 80010d6:	4603      	mov	r3, r0
 80010d8:	460c      	mov	r4, r1
 80010da:	4618      	mov	r0, r3
 80010dc:	4621      	mov	r1, r4
 80010de:	f7ff fd63 	bl	8000ba8 <__aeabi_d2f>
 80010e2:	4602      	mov	r2, r0
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3310      	adds	r3, #16
 80010e8:	ee07 2a90 	vmov	s15, r2
 80010ec:	eef1 7a67 	vneg.f32	s15, s15
 80010f0:	edc3 7a00 	vstr	s15, [r3]

	out[5] = (float)buf[5] * vsense * scale;
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	ee07 3a90 	vmov	s15, r3
 80010fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fe:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001102:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	3314      	adds	r3, #20
 800110a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800110e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001112:	edc3 7a00 	vstr	s15, [r3]
	out[6] = (float)buf[6] * vsense * scale;
 8001116:	6a3b      	ldr	r3, [r7, #32]
 8001118:	ee07 3a90 	vmov	s15, r3
 800111c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001120:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	3318      	adds	r3, #24
 800112c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001134:	edc3 7a00 	vstr	s15, [r3]

	out[7] = ((((float)buf[7] * vsense) - 0.76) / 0.0025) + 25.0;
 8001138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001142:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800114a:	ee17 0a90 	vmov	r0, s15
 800114e:	f7ff f9fb 	bl	8000548 <__aeabi_f2d>
 8001152:	a319      	add	r3, pc, #100	; (adr r3, 80011b8 <read_ADC+0x228>)
 8001154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001158:	f7ff f896 	bl	8000288 <__aeabi_dsub>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	4618      	mov	r0, r3
 8001162:	4621      	mov	r1, r4
 8001164:	a316      	add	r3, pc, #88	; (adr r3, 80011c0 <read_ADC+0x230>)
 8001166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116a:	f7ff fb6f 	bl	800084c <__aeabi_ddiv>
 800116e:	4603      	mov	r3, r0
 8001170:	460c      	mov	r4, r1
 8001172:	4618      	mov	r0, r3
 8001174:	4621      	mov	r1, r4
 8001176:	f04f 0200 	mov.w	r2, #0
 800117a:	4b17      	ldr	r3, [pc, #92]	; (80011d8 <read_ADC+0x248>)
 800117c:	f7ff f886 	bl	800028c <__adddf3>
 8001180:	4603      	mov	r3, r0
 8001182:	460c      	mov	r4, r1
 8001184:	4619      	mov	r1, r3
 8001186:	4622      	mov	r2, r4
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	f103 041c 	add.w	r4, r3, #28
 800118e:	4608      	mov	r0, r1
 8001190:	4611      	mov	r1, r2
 8001192:	f7ff fd09 	bl	8000ba8 <__aeabi_d2f>
 8001196:	4603      	mov	r3, r0
 8001198:	6023      	str	r3, [r4, #0]

}
 800119a:	bf00      	nop
 800119c:	3734      	adds	r7, #52	; 0x34
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	f3af 8000 	nop.w
 80011a8:	66666666 	.word	0x66666666
 80011ac:	3ffa6666 	.word	0x3ffa6666
 80011b0:	4189374c 	.word	0x4189374c
 80011b4:	3fb0e560 	.word	0x3fb0e560
 80011b8:	851eb852 	.word	0x851eb852
 80011bc:	3fe851eb 	.word	0x3fe851eb
 80011c0:	47ae147b 	.word	0x47ae147b
 80011c4:	3f647ae1 	.word	0x3f647ae1
 80011c8:	20000354 	.word	0x20000354
 80011cc:	3a533333 	.word	0x3a533333
 80011d0:	409b26ca 	.word	0x409b26ca
 80011d4:	408f4000 	.word	0x408f4000
 80011d8:	40390000 	.word	0x40390000

080011dc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80011e2:	463b      	mov	r3, r7
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80011ee:	4b52      	ldr	r3, [pc, #328]	; (8001338 <MX_ADC1_Init+0x15c>)
 80011f0:	4a52      	ldr	r2, [pc, #328]	; (800133c <MX_ADC1_Init+0x160>)
 80011f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011f4:	4b50      	ldr	r3, [pc, #320]	; (8001338 <MX_ADC1_Init+0x15c>)
 80011f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011fc:	4b4e      	ldr	r3, [pc, #312]	; (8001338 <MX_ADC1_Init+0x15c>)
 80011fe:	2200      	movs	r2, #0
 8001200:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001202:	4b4d      	ldr	r3, [pc, #308]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001204:	2201      	movs	r2, #1
 8001206:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001208:	4b4b      	ldr	r3, [pc, #300]	; (8001338 <MX_ADC1_Init+0x15c>)
 800120a:	2201      	movs	r2, #1
 800120c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800120e:	4b4a      	ldr	r3, [pc, #296]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001210:	2200      	movs	r2, #0
 8001212:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001216:	4b48      	ldr	r3, [pc, #288]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001218:	2200      	movs	r2, #0
 800121a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800121c:	4b46      	ldr	r3, [pc, #280]	; (8001338 <MX_ADC1_Init+0x15c>)
 800121e:	4a48      	ldr	r2, [pc, #288]	; (8001340 <MX_ADC1_Init+0x164>)
 8001220:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001222:	4b45      	ldr	r3, [pc, #276]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001224:	2200      	movs	r2, #0
 8001226:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001228:	4b43      	ldr	r3, [pc, #268]	; (8001338 <MX_ADC1_Init+0x15c>)
 800122a:	2208      	movs	r2, #8
 800122c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800122e:	4b42      	ldr	r3, [pc, #264]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001230:	2201      	movs	r2, #1
 8001232:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001236:	4b40      	ldr	r3, [pc, #256]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001238:	2201      	movs	r2, #1
 800123a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800123c:	483e      	ldr	r0, [pc, #248]	; (8001338 <MX_ADC1_Init+0x15c>)
 800123e:	f002 fbfb 	bl	8003a38 <HAL_ADC_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001248:	f000 fb86 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800124c:	2300      	movs	r3, #0
 800124e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001250:	2301      	movs	r3, #1
 8001252:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001254:	2307      	movs	r3, #7
 8001256:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001258:	463b      	mov	r3, r7
 800125a:	4619      	mov	r1, r3
 800125c:	4836      	ldr	r0, [pc, #216]	; (8001338 <MX_ADC1_Init+0x15c>)
 800125e:	f002 fd89 	bl	8003d74 <HAL_ADC_ConfigChannel>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001268:	f000 fb76 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800126c:	2301      	movs	r3, #1
 800126e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001270:	2302      	movs	r3, #2
 8001272:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001274:	463b      	mov	r3, r7
 8001276:	4619      	mov	r1, r3
 8001278:	482f      	ldr	r0, [pc, #188]	; (8001338 <MX_ADC1_Init+0x15c>)
 800127a:	f002 fd7b 	bl	8003d74 <HAL_ADC_ConfigChannel>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001284:	f000 fb68 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001288:	2302      	movs	r3, #2
 800128a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800128c:	2303      	movs	r3, #3
 800128e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001290:	463b      	mov	r3, r7
 8001292:	4619      	mov	r1, r3
 8001294:	4828      	ldr	r0, [pc, #160]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001296:	f002 fd6d 	bl	8003d74 <HAL_ADC_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 80012a0:	f000 fb5a 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012a4:	230a      	movs	r3, #10
 80012a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 80012a8:	2304      	movs	r3, #4
 80012aa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012ac:	463b      	mov	r3, r7
 80012ae:	4619      	mov	r1, r3
 80012b0:	4821      	ldr	r0, [pc, #132]	; (8001338 <MX_ADC1_Init+0x15c>)
 80012b2:	f002 fd5f 	bl	8003d74 <HAL_ADC_ConfigChannel>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80012bc:	f000 fb4c 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80012c0:	230b      	movs	r3, #11
 80012c2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80012c4:	2305      	movs	r3, #5
 80012c6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c8:	463b      	mov	r3, r7
 80012ca:	4619      	mov	r1, r3
 80012cc:	481a      	ldr	r0, [pc, #104]	; (8001338 <MX_ADC1_Init+0x15c>)
 80012ce:	f002 fd51 	bl	8003d74 <HAL_ADC_ConfigChannel>
 80012d2:	4603      	mov	r3, r0
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d001      	beq.n	80012dc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80012d8:	f000 fb3e 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80012dc:	230c      	movs	r3, #12
 80012de:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 80012e0:	2306      	movs	r3, #6
 80012e2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e4:	463b      	mov	r3, r7
 80012e6:	4619      	mov	r1, r3
 80012e8:	4813      	ldr	r0, [pc, #76]	; (8001338 <MX_ADC1_Init+0x15c>)
 80012ea:	f002 fd43 	bl	8003d74 <HAL_ADC_ConfigChannel>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 80012f4:	f000 fb30 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80012f8:	230d      	movs	r3, #13
 80012fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 80012fc:	2307      	movs	r3, #7
 80012fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001300:	463b      	mov	r3, r7
 8001302:	4619      	mov	r1, r3
 8001304:	480c      	ldr	r0, [pc, #48]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001306:	f002 fd35 	bl	8003d74 <HAL_ADC_ConfigChannel>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001310:	f000 fb22 	bl	8001958 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001314:	2310      	movs	r3, #16
 8001316:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001318:	2308      	movs	r3, #8
 800131a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_ADC1_Init+0x15c>)
 8001322:	f002 fd27 	bl	8003d74 <HAL_ADC_ConfigChannel>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800132c:	f000 fb14 	bl	8001958 <Error_Handler>
  }

}
 8001330:	bf00      	nop
 8001332:	3710      	adds	r7, #16
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	20000354 	.word	0x20000354
 800133c:	40012000 	.word	0x40012000
 8001340:	0f000001 	.word	0x0f000001

08001344 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b08a      	sub	sp, #40	; 0x28
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 0314 	add.w	r3, r7, #20
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a3c      	ldr	r2, [pc, #240]	; (8001454 <HAL_ADC_MspInit+0x110>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d171      	bne.n	800144a <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	613b      	str	r3, [r7, #16]
 800136a:	4b3b      	ldr	r3, [pc, #236]	; (8001458 <HAL_ADC_MspInit+0x114>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136e:	4a3a      	ldr	r2, [pc, #232]	; (8001458 <HAL_ADC_MspInit+0x114>)
 8001370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001374:	6453      	str	r3, [r2, #68]	; 0x44
 8001376:	4b38      	ldr	r3, [pc, #224]	; (8001458 <HAL_ADC_MspInit+0x114>)
 8001378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800137e:	613b      	str	r3, [r7, #16]
 8001380:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	4b34      	ldr	r3, [pc, #208]	; (8001458 <HAL_ADC_MspInit+0x114>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a33      	ldr	r2, [pc, #204]	; (8001458 <HAL_ADC_MspInit+0x114>)
 800138c:	f043 0304 	orr.w	r3, r3, #4
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b31      	ldr	r3, [pc, #196]	; (8001458 <HAL_ADC_MspInit+0x114>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f003 0304 	and.w	r3, r3, #4
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	4b2d      	ldr	r3, [pc, #180]	; (8001458 <HAL_ADC_MspInit+0x114>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a2c      	ldr	r2, [pc, #176]	; (8001458 <HAL_ADC_MspInit+0x114>)
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b2a      	ldr	r3, [pc, #168]	; (8001458 <HAL_ADC_MspInit+0x114>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0301 	and.w	r3, r3, #1
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80013ba:	230f      	movs	r3, #15
 80013bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013be:	2303      	movs	r3, #3
 80013c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4619      	mov	r1, r3
 80013cc:	4823      	ldr	r0, [pc, #140]	; (800145c <HAL_ADC_MspInit+0x118>)
 80013ce:	f003 fc61 	bl	8004c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80013d2:	2307      	movs	r3, #7
 80013d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013d6:	2303      	movs	r3, #3
 80013d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013de:	f107 0314 	add.w	r3, r7, #20
 80013e2:	4619      	mov	r1, r3
 80013e4:	481e      	ldr	r0, [pc, #120]	; (8001460 <HAL_ADC_MspInit+0x11c>)
 80013e6:	f003 fc55 	bl	8004c94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <HAL_ADC_MspInit+0x120>)
 80013ec:	4a1e      	ldr	r2, [pc, #120]	; (8001468 <HAL_ADC_MspInit+0x124>)
 80013ee:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80013f0:	4b1c      	ldr	r3, [pc, #112]	; (8001464 <HAL_ADC_MspInit+0x120>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80013f6:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <HAL_ADC_MspInit+0x120>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80013fc:	4b19      	ldr	r3, [pc, #100]	; (8001464 <HAL_ADC_MspInit+0x120>)
 80013fe:	2200      	movs	r2, #0
 8001400:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001402:	4b18      	ldr	r3, [pc, #96]	; (8001464 <HAL_ADC_MspInit+0x120>)
 8001404:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001408:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800140a:	4b16      	ldr	r3, [pc, #88]	; (8001464 <HAL_ADC_MspInit+0x120>)
 800140c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001410:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001412:	4b14      	ldr	r3, [pc, #80]	; (8001464 <HAL_ADC_MspInit+0x120>)
 8001414:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001418:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800141a:	4b12      	ldr	r3, [pc, #72]	; (8001464 <HAL_ADC_MspInit+0x120>)
 800141c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001420:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001422:	4b10      	ldr	r3, [pc, #64]	; (8001464 <HAL_ADC_MspInit+0x120>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001428:	4b0e      	ldr	r3, [pc, #56]	; (8001464 <HAL_ADC_MspInit+0x120>)
 800142a:	2200      	movs	r2, #0
 800142c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800142e:	480d      	ldr	r0, [pc, #52]	; (8001464 <HAL_ADC_MspInit+0x120>)
 8001430:	f003 f852 	bl	80044d8 <HAL_DMA_Init>
 8001434:	4603      	mov	r3, r0
 8001436:	2b00      	cmp	r3, #0
 8001438:	d001      	beq.n	800143e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800143a:	f000 fa8d 	bl	8001958 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a08      	ldr	r2, [pc, #32]	; (8001464 <HAL_ADC_MspInit+0x120>)
 8001442:	639a      	str	r2, [r3, #56]	; 0x38
 8001444:	4a07      	ldr	r2, [pc, #28]	; (8001464 <HAL_ADC_MspInit+0x120>)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800144a:	bf00      	nop
 800144c:	3728      	adds	r7, #40	; 0x28
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40012000 	.word	0x40012000
 8001458:	40023800 	.word	0x40023800
 800145c:	40020800 	.word	0x40020800
 8001460:	40020000 	.word	0x40020000
 8001464:	2000039c 	.word	0x2000039c
 8001468:	40026410 	.word	0x40026410

0800146c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <MX_DMA_Init+0x5c>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a13      	ldr	r2, [pc, #76]	; (80014c8 <MX_DMA_Init+0x5c>)
 800147c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <MX_DMA_Init+0x5c>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2100      	movs	r1, #0
 8001492:	2038      	movs	r0, #56	; 0x38
 8001494:	f002 ffe9 	bl	800446a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001498:	2038      	movs	r0, #56	; 0x38
 800149a:	f003 f802 	bl	80044a2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2100      	movs	r1, #0
 80014a2:	203b      	movs	r0, #59	; 0x3b
 80014a4:	f002 ffe1 	bl	800446a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80014a8:	203b      	movs	r0, #59	; 0x3b
 80014aa:	f002 fffa 	bl	80044a2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2100      	movs	r1, #0
 80014b2:	2045      	movs	r0, #69	; 0x45
 80014b4:	f002 ffd9 	bl	800446a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80014b8:	2045      	movs	r0, #69	; 0x45
 80014ba:	f002 fff2 	bl	80044a2 <HAL_NVIC_EnableIRQ>

}
 80014be:	bf00      	nop
 80014c0:	3708      	adds	r7, #8
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800

080014cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
 80014e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	4b64      	ldr	r3, [pc, #400]	; (8001678 <MX_GPIO_Init+0x1ac>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a63      	ldr	r2, [pc, #396]	; (8001678 <MX_GPIO_Init+0x1ac>)
 80014ec:	f043 0310 	orr.w	r3, r3, #16
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b61      	ldr	r3, [pc, #388]	; (8001678 <MX_GPIO_Init+0x1ac>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0310 	and.w	r3, r3, #16
 80014fa:	613b      	str	r3, [r7, #16]
 80014fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	4b5d      	ldr	r3, [pc, #372]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	4a5c      	ldr	r2, [pc, #368]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001508:	f043 0304 	orr.w	r3, r3, #4
 800150c:	6313      	str	r3, [r2, #48]	; 0x30
 800150e:	4b5a      	ldr	r3, [pc, #360]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0304 	and.w	r3, r3, #4
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60bb      	str	r3, [r7, #8]
 800151e:	4b56      	ldr	r3, [pc, #344]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a55      	ldr	r2, [pc, #340]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b53      	ldr	r3, [pc, #332]	; (8001678 <MX_GPIO_Init+0x1ac>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	60bb      	str	r3, [r7, #8]
 8001534:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	4b4f      	ldr	r3, [pc, #316]	; (8001678 <MX_GPIO_Init+0x1ac>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a4e      	ldr	r2, [pc, #312]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001540:	f043 0302 	orr.w	r3, r3, #2
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b4c      	ldr	r3, [pc, #304]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f003 0302 	and.w	r3, r3, #2
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	4b48      	ldr	r3, [pc, #288]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a47      	ldr	r2, [pc, #284]	; (8001678 <MX_GPIO_Init+0x1ac>)
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b45      	ldr	r3, [pc, #276]	; (8001678 <MX_GPIO_Init+0x1ac>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800156e:	2200      	movs	r2, #0
 8001570:	2110      	movs	r1, #16
 8001572:	4842      	ldr	r0, [pc, #264]	; (800167c <MX_GPIO_Init+0x1b0>)
 8001574:	f003 fd40 	bl	8004ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 8001578:	2200      	movs	r2, #0
 800157a:	2120      	movs	r1, #32
 800157c:	4840      	ldr	r0, [pc, #256]	; (8001680 <MX_GPIO_Init+0x1b4>)
 800157e:	f003 fd3b 	bl	8004ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 8001582:	2200      	movs	r2, #0
 8001584:	f64f 7180 	movw	r1, #65408	; 0xff80
 8001588:	483e      	ldr	r0, [pc, #248]	; (8001684 <MX_GPIO_Init+0x1b8>)
 800158a:	f003 fd35 	bl	8004ff8 <HAL_GPIO_WritePin>
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|STAY_ALIVE_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8001594:	483c      	ldr	r0, [pc, #240]	; (8001688 <MX_GPIO_Init+0x1bc>)
 8001596:	f003 fd2f 	bl	8004ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_DTCT_Pin;
 800159a:	2308      	movs	r3, #8
 800159c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800159e:	2300      	movs	r3, #0
 80015a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PWR_DTCT_GPIO_Port, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	4835      	ldr	r0, [pc, #212]	; (8001684 <MX_GPIO_Init+0x1b8>)
 80015ae:	f003 fb71 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_Pin;
 80015b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80015b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	482e      	ldr	r0, [pc, #184]	; (8001680 <MX_GPIO_Init+0x1b4>)
 80015c8:	f003 fb64 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80015cc:	2310      	movs	r3, #16
 80015ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d0:	2301      	movs	r3, #1
 80015d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80015dc:	f107 0314 	add.w	r3, r7, #20
 80015e0:	4619      	mov	r1, r3
 80015e2:	4826      	ldr	r0, [pc, #152]	; (800167c <MX_GPIO_Init+0x1b0>)
 80015e4:	f003 fb56 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZ_Pin;
 80015e8:	2320      	movs	r3, #32
 80015ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ec:	2301      	movs	r3, #1
 80015ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f4:	2300      	movs	r3, #0
 80015f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 80015f8:	f107 0314 	add.w	r3, r7, #20
 80015fc:	4619      	mov	r1, r3
 80015fe:	4820      	ldr	r0, [pc, #128]	; (8001680 <MX_GPIO_Init+0x1b4>)
 8001600:	f003 fb48 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 8001604:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001608:	617b      	str	r3, [r7, #20]
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800160a:	2301      	movs	r3, #1
 800160c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001612:	2300      	movs	r3, #0
 8001614:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001616:	f107 0314 	add.w	r3, r7, #20
 800161a:	4619      	mov	r1, r3
 800161c:	4819      	ldr	r0, [pc, #100]	; (8001684 <MX_GPIO_Init+0x1b8>)
 800161e:	f003 fb39 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|STAY_ALIVE_Pin;
 8001622:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8001626:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001628:	2301      	movs	r3, #1
 800162a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001630:	2300      	movs	r3, #0
 8001632:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001634:	f107 0314 	add.w	r3, r7, #20
 8001638:	4619      	mov	r1, r3
 800163a:	4813      	ldr	r0, [pc, #76]	; (8001688 <MX_GPIO_Init+0x1bc>)
 800163c:	f003 fb2a 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_DTCT_Pin;
 8001640:	2301      	movs	r3, #1
 8001642:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001644:	2300      	movs	r3, #0
 8001646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001648:	2300      	movs	r3, #0
 800164a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DTCT_GPIO_Port, &GPIO_InitStruct);
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	4619      	mov	r1, r3
 8001652:	480e      	ldr	r0, [pc, #56]	; (800168c <MX_GPIO_Init+0x1c0>)
 8001654:	f003 fb1e 	bl	8004c94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSE_Pin;
 8001658:	2310      	movs	r3, #16
 800165a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800165c:	2300      	movs	r3, #0
 800165e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001660:	2300      	movs	r3, #0
 8001662:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSE_GPIO_Port, &GPIO_InitStruct);
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	4619      	mov	r1, r3
 800166a:	4807      	ldr	r0, [pc, #28]	; (8001688 <MX_GPIO_Init+0x1bc>)
 800166c:	f003 fb12 	bl	8004c94 <HAL_GPIO_Init>

}
 8001670:	bf00      	nop
 8001672:	3728      	adds	r7, #40	; 0x28
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40023800 	.word	0x40023800
 800167c:	40020000 	.word	0x40020000
 8001680:	40020800 	.word	0x40020800
 8001684:	40021000 	.word	0x40021000
 8001688:	40020400 	.word	0x40020400
 800168c:	40020c00 	.word	0x40020c00

08001690 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001694:	4b12      	ldr	r3, [pc, #72]	; (80016e0 <MX_I2C1_Init+0x50>)
 8001696:	4a13      	ldr	r2, [pc, #76]	; (80016e4 <MX_I2C1_Init+0x54>)
 8001698:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800169a:	4b11      	ldr	r3, [pc, #68]	; (80016e0 <MX_I2C1_Init+0x50>)
 800169c:	4a12      	ldr	r2, [pc, #72]	; (80016e8 <MX_I2C1_Init+0x58>)
 800169e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016a0:	4b0f      	ldr	r3, [pc, #60]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b4:	4b0a      	ldr	r3, [pc, #40]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ba:	4b09      	ldr	r3, [pc, #36]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016bc:	2200      	movs	r2, #0
 80016be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c0:	4b07      	ldr	r3, [pc, #28]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c6:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016cc:	4804      	ldr	r0, [pc, #16]	; (80016e0 <MX_I2C1_Init+0x50>)
 80016ce:	f003 fcc7 	bl	8005060 <HAL_I2C_Init>
 80016d2:	4603      	mov	r3, r0
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d001      	beq.n	80016dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016d8:	f000 f93e 	bl	8001958 <Error_Handler>
  }

}
 80016dc:	bf00      	nop
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	200003fc 	.word	0x200003fc
 80016e4:	40005400 	.word	0x40005400
 80016e8:	00061a80 	.word	0x00061a80

080016ec <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <MX_I2C2_Init+0x50>)
 80016f2:	4a13      	ldr	r2, [pc, #76]	; (8001740 <MX_I2C2_Init+0x54>)
 80016f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80016f6:	4b11      	ldr	r3, [pc, #68]	; (800173c <MX_I2C2_Init+0x50>)
 80016f8:	4a12      	ldr	r2, [pc, #72]	; (8001744 <MX_I2C2_Init+0x58>)
 80016fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016fc:	4b0f      	ldr	r3, [pc, #60]	; (800173c <MX_I2C2_Init+0x50>)
 80016fe:	2200      	movs	r2, #0
 8001700:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001702:	4b0e      	ldr	r3, [pc, #56]	; (800173c <MX_I2C2_Init+0x50>)
 8001704:	2200      	movs	r2, #0
 8001706:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001708:	4b0c      	ldr	r3, [pc, #48]	; (800173c <MX_I2C2_Init+0x50>)
 800170a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800170e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001710:	4b0a      	ldr	r3, [pc, #40]	; (800173c <MX_I2C2_Init+0x50>)
 8001712:	2200      	movs	r2, #0
 8001714:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001716:	4b09      	ldr	r3, [pc, #36]	; (800173c <MX_I2C2_Init+0x50>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800171c:	4b07      	ldr	r3, [pc, #28]	; (800173c <MX_I2C2_Init+0x50>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001722:	4b06      	ldr	r3, [pc, #24]	; (800173c <MX_I2C2_Init+0x50>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001728:	4804      	ldr	r0, [pc, #16]	; (800173c <MX_I2C2_Init+0x50>)
 800172a:	f003 fc99 	bl	8005060 <HAL_I2C_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001734:	f000 f910 	bl	8001958 <Error_Handler>
  }

}
 8001738:	bf00      	nop
 800173a:	bd80      	pop	{r7, pc}
 800173c:	20000450 	.word	0x20000450
 8001740:	40005800 	.word	0x40005800
 8001744:	000186a0 	.word	0x000186a0

08001748 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08c      	sub	sp, #48	; 0x30
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 031c 	add.w	r3, r7, #28
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
 800175e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a32      	ldr	r2, [pc, #200]	; (8001830 <HAL_I2C_MspInit+0xe8>)
 8001766:	4293      	cmp	r3, r2
 8001768:	d12c      	bne.n	80017c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	61bb      	str	r3, [r7, #24]
 800176e:	4b31      	ldr	r3, [pc, #196]	; (8001834 <HAL_I2C_MspInit+0xec>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a30      	ldr	r2, [pc, #192]	; (8001834 <HAL_I2C_MspInit+0xec>)
 8001774:	f043 0302 	orr.w	r3, r3, #2
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <HAL_I2C_MspInit+0xec>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	61bb      	str	r3, [r7, #24]
 8001784:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001786:	23c0      	movs	r3, #192	; 0xc0
 8001788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800178a:	2312      	movs	r3, #18
 800178c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800178e:	2301      	movs	r3, #1
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001796:	2304      	movs	r3, #4
 8001798:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179a:	f107 031c 	add.w	r3, r7, #28
 800179e:	4619      	mov	r1, r3
 80017a0:	4825      	ldr	r0, [pc, #148]	; (8001838 <HAL_I2C_MspInit+0xf0>)
 80017a2:	f003 fa77 	bl	8004c94 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	4b22      	ldr	r3, [pc, #136]	; (8001834 <HAL_I2C_MspInit+0xec>)
 80017ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ae:	4a21      	ldr	r2, [pc, #132]	; (8001834 <HAL_I2C_MspInit+0xec>)
 80017b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80017b4:	6413      	str	r3, [r2, #64]	; 0x40
 80017b6:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <HAL_I2C_MspInit+0xec>)
 80017b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017be:	617b      	str	r3, [r7, #20]
 80017c0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80017c2:	e031      	b.n	8001828 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a1c      	ldr	r2, [pc, #112]	; (800183c <HAL_I2C_MspInit+0xf4>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d12c      	bne.n	8001828 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	613b      	str	r3, [r7, #16]
 80017d2:	4b18      	ldr	r3, [pc, #96]	; (8001834 <HAL_I2C_MspInit+0xec>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	4a17      	ldr	r2, [pc, #92]	; (8001834 <HAL_I2C_MspInit+0xec>)
 80017d8:	f043 0302 	orr.w	r3, r3, #2
 80017dc:	6313      	str	r3, [r2, #48]	; 0x30
 80017de:	4b15      	ldr	r3, [pc, #84]	; (8001834 <HAL_I2C_MspInit+0xec>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	f003 0302 	and.w	r3, r3, #2
 80017e6:	613b      	str	r3, [r7, #16]
 80017e8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f0:	2312      	movs	r3, #18
 80017f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017f4:	2301      	movs	r3, #1
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017f8:	2303      	movs	r3, #3
 80017fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80017fc:	2304      	movs	r3, #4
 80017fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 031c 	add.w	r3, r7, #28
 8001804:	4619      	mov	r1, r3
 8001806:	480c      	ldr	r0, [pc, #48]	; (8001838 <HAL_I2C_MspInit+0xf0>)
 8001808:	f003 fa44 	bl	8004c94 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800180c:	2300      	movs	r3, #0
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	4b08      	ldr	r3, [pc, #32]	; (8001834 <HAL_I2C_MspInit+0xec>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001814:	4a07      	ldr	r2, [pc, #28]	; (8001834 <HAL_I2C_MspInit+0xec>)
 8001816:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800181a:	6413      	str	r3, [r2, #64]	; 0x40
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <HAL_I2C_MspInit+0xec>)
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
}
 8001828:	bf00      	nop
 800182a:	3730      	adds	r7, #48	; 0x30
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40005400 	.word	0x40005400
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400
 800183c:	40005800 	.word	0x40005800

08001840 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001844:	f002 f864 	bl	8003910 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001848:	f000 f81c 	bl	8001884 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800184c:	f7ff fe3e 	bl	80014cc <MX_GPIO_Init>
  MX_DMA_Init();
 8001850:	f7ff fe0c 	bl	800146c <MX_DMA_Init>
  MX_I2C1_Init();
 8001854:	f7ff ff1c 	bl	8001690 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001858:	f000 fc28 	bl	80020ac <MX_SPI2_Init>
  MX_ADC1_Init();
 800185c:	f7ff fcbe 	bl	80011dc <MX_ADC1_Init>
  MX_I2C2_Init();
 8001860:	f7ff ff44 	bl	80016ec <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8001864:	f000 fae4 	bl	8001e30 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8001868:	f000 fbea 	bl	8002040 <MX_SPI1_Init>
  MX_FATFS_Init();
 800186c:	f007 fd18 	bl	80092a0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  turn_off_HAWKs();
 8001870:	f7ff fb6a 	bl	8000f48 <turn_off_HAWKs>
  turn_off_TDs();
 8001874:	f7ff fb7a 	bl	8000f6c <turn_off_TDs>

  schedulerinit();
 8001878:	f000 f876 	bl	8001968 <schedulerinit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	scheduler();
 800187c:	f000 f8be 	bl	80019fc <scheduler>
 8001880:	e7fc      	b.n	800187c <main+0x3c>
	...

08001884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b094      	sub	sp, #80	; 0x50
 8001888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2230      	movs	r2, #48	; 0x30
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f007 ff3b 	bl	800970e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	4b28      	ldr	r3, [pc, #160]	; (8001950 <SystemClock_Config+0xcc>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	4a27      	ldr	r2, [pc, #156]	; (8001950 <SystemClock_Config+0xcc>)
 80018b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b6:	6413      	str	r3, [r2, #64]	; 0x40
 80018b8:	4b25      	ldr	r3, [pc, #148]	; (8001950 <SystemClock_Config+0xcc>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	4b22      	ldr	r3, [pc, #136]	; (8001954 <SystemClock_Config+0xd0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a21      	ldr	r2, [pc, #132]	; (8001954 <SystemClock_Config+0xd0>)
 80018ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d2:	6013      	str	r3, [r2, #0]
 80018d4:	4b1f      	ldr	r3, [pc, #124]	; (8001954 <SystemClock_Config+0xd0>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018e0:	2302      	movs	r3, #2
 80018e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018e4:	2301      	movs	r3, #1
 80018e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018e8:	2310      	movs	r3, #16
 80018ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ec:	2302      	movs	r3, #2
 80018ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018f0:	2300      	movs	r3, #0
 80018f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018f4:	2308      	movs	r3, #8
 80018f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80018f8:	23a8      	movs	r3, #168	; 0xa8
 80018fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001900:	2307      	movs	r3, #7
 8001902:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	4618      	mov	r0, r3
 800190a:	f004 fc6d 	bl	80061e8 <HAL_RCC_OscConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001914:	f000 f820 	bl	8001958 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001918:	230f      	movs	r3, #15
 800191a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800191c:	2302      	movs	r3, #2
 800191e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001924:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001928:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800192a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800192e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2105      	movs	r1, #5
 8001936:	4618      	mov	r0, r3
 8001938:	f004 fec6 	bl	80066c8 <HAL_RCC_ClockConfig>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001942:	f000 f809 	bl	8001958 <Error_Handler>
  }
}
 8001946:	bf00      	nop
 8001948:	3750      	adds	r7, #80	; 0x50
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800
 8001954:	40007000 	.word	0x40007000

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
	...

08001968 <schedulerinit>:


char buffer[BUFLEN]; // to store data


void schedulerinit () {
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	ms5607_init(&BARO1);
 800196c:	481a      	ldr	r0, [pc, #104]	; (80019d8 <schedulerinit+0x70>)
 800196e:	f001 fb0d 	bl	8002f8c <ms5607_init>
	ms5607_init(&BARO2);
 8001972:	481a      	ldr	r0, [pc, #104]	; (80019dc <schedulerinit+0x74>)
 8001974:	f001 fb0a 	bl	8002f8c <ms5607_init>
	sht31_init(&TEMP);
 8001978:	4819      	ldr	r0, [pc, #100]	; (80019e0 <schedulerinit+0x78>)
 800197a:	f001 feaf 	bl	80036dc <sht31_init>
	icm20601_init(&IMU1);
 800197e:	4819      	ldr	r0, [pc, #100]	; (80019e4 <schedulerinit+0x7c>)
 8001980:	f001 f85b 	bl	8002a3a <icm20601_init>
	icm20601_init(&IMU2);
 8001984:	4818      	ldr	r0, [pc, #96]	; (80019e8 <schedulerinit+0x80>)
 8001986:	f001 f858 	bl	8002a3a <icm20601_init>
	h3l_init(&ACCEL);
 800198a:	4818      	ldr	r0, [pc, #96]	; (80019ec <schedulerinit+0x84>)
 800198c:	f000 fd8c 	bl	80024a8 <h3l_init>

	turn_on(&STAT);
 8001990:	4817      	ldr	r0, [pc, #92]	; (80019f0 <schedulerinit+0x88>)
 8001992:	f001 fadb 	bl	8002f4c <turn_on>
	HAL_Delay(300);
 8001996:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800199a:	f002 f82b 	bl	80039f4 <HAL_Delay>
	turn_on(&SAVE);
 800199e:	4815      	ldr	r0, [pc, #84]	; (80019f4 <schedulerinit+0x8c>)
 80019a0:	f001 fad4 	bl	8002f4c <turn_on>
	HAL_Delay(300);
 80019a4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80019a8:	f002 f824 	bl	80039f4 <HAL_Delay>
	turn_on(&PRGM);
 80019ac:	4812      	ldr	r0, [pc, #72]	; (80019f8 <schedulerinit+0x90>)
 80019ae:	f001 facd 	bl	8002f4c <turn_on>
	HAL_Delay(300);
 80019b2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80019b6:	f002 f81d 	bl	80039f4 <HAL_Delay>

	turn_off(&STAT);
 80019ba:	480d      	ldr	r0, [pc, #52]	; (80019f0 <schedulerinit+0x88>)
 80019bc:	f001 fad6 	bl	8002f6c <turn_off>
	turn_off(&SAVE);
 80019c0:	480c      	ldr	r0, [pc, #48]	; (80019f4 <schedulerinit+0x8c>)
 80019c2:	f001 fad3 	bl	8002f6c <turn_off>
	turn_off(&PRGM);
 80019c6:	480c      	ldr	r0, [pc, #48]	; (80019f8 <schedulerinit+0x90>)
 80019c8:	f001 fad0 	bl	8002f6c <turn_off>
	HAL_Delay(1000);
 80019cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019d0:	f002 f810 	bl	80039f4 <HAL_Delay>
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	20000090 	.word	0x20000090
 80019dc:	200000b0 	.word	0x200000b0
 80019e0:	200000f0 	.word	0x200000f0
 80019e4:	200000d0 	.word	0x200000d0
 80019e8:	200000e0 	.word	0x200000e0
 80019ec:	20000100 	.word	0x20000100
 80019f0:	20000070 	.word	0x20000070
 80019f4:	20000078 	.word	0x20000078
 80019f8:	20000080 	.word	0x20000080

080019fc <scheduler>:

void scheduler (){
 80019fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af02      	add	r7, sp, #8

	tick = HAL_GetTick();
 8001a02:	f001 ffeb 	bl	80039dc <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	4b39      	ldr	r3, [pc, #228]	; (8001af0 <scheduler+0xf4>)
 8001a0a:	601a      	str	r2, [r3, #0]

	// TASK LED
	if(tick >= getNextExecution(&RDY_TASK)){
 8001a0c:	4839      	ldr	r0, [pc, #228]	; (8001af4 <scheduler+0xf8>)
 8001a0e:	f000 f9ff 	bl	8001e10 <getNextExecution>
 8001a12:	4602      	mov	r2, r0
 8001a14:	4b36      	ldr	r3, [pc, #216]	; (8001af0 <scheduler+0xf4>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d807      	bhi.n	8001a2c <scheduler+0x30>
		RDY_TASK.last_call = HAL_GetTick();
 8001a1c:	f001 ffde 	bl	80039dc <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	4b34      	ldr	r3, [pc, #208]	; (8001af4 <scheduler+0xf8>)
 8001a24:	601a      	str	r2, [r3, #0]
		toggle(&RDY);
 8001a26:	4834      	ldr	r0, [pc, #208]	; (8001af8 <scheduler+0xfc>)
 8001a28:	f001 fa80 	bl	8002f2c <toggle>
	}
	if(tick >= getNextExecution(&SAVE_TASK)){
 8001a2c:	4833      	ldr	r0, [pc, #204]	; (8001afc <scheduler+0x100>)
 8001a2e:	f000 f9ef 	bl	8001e10 <getNextExecution>
 8001a32:	4602      	mov	r2, r0
 8001a34:	4b2e      	ldr	r3, [pc, #184]	; (8001af0 <scheduler+0xf4>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d807      	bhi.n	8001a4c <scheduler+0x50>
		SAVE_TASK.last_call = HAL_GetTick();
 8001a3c:	f001 ffce 	bl	80039dc <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	4b2e      	ldr	r3, [pc, #184]	; (8001afc <scheduler+0x100>)
 8001a44:	601a      	str	r2, [r3, #0]
		toggle(&SAVE);
 8001a46:	482e      	ldr	r0, [pc, #184]	; (8001b00 <scheduler+0x104>)
 8001a48:	f001 fa70 	bl	8002f2c <toggle>
	}
	if(tick >= getNextExecution(&STAT_TASK)){
 8001a4c:	482d      	ldr	r0, [pc, #180]	; (8001b04 <scheduler+0x108>)
 8001a4e:	f000 f9df 	bl	8001e10 <getNextExecution>
 8001a52:	4602      	mov	r2, r0
 8001a54:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <scheduler+0xf4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d807      	bhi.n	8001a6c <scheduler+0x70>
		STAT_TASK.last_call = HAL_GetTick();
 8001a5c:	f001 ffbe 	bl	80039dc <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	4b28      	ldr	r3, [pc, #160]	; (8001b04 <scheduler+0x108>)
 8001a64:	601a      	str	r2, [r3, #0]
		toggle(&STAT);
 8001a66:	4828      	ldr	r0, [pc, #160]	; (8001b08 <scheduler+0x10c>)
 8001a68:	f001 fa60 	bl	8002f2c <toggle>
	}
	if(tick >= getNextExecution(&PRGM_TASK)){
 8001a6c:	4827      	ldr	r0, [pc, #156]	; (8001b0c <scheduler+0x110>)
 8001a6e:	f000 f9cf 	bl	8001e10 <getNextExecution>
 8001a72:	4602      	mov	r2, r0
 8001a74:	4b1e      	ldr	r3, [pc, #120]	; (8001af0 <scheduler+0xf4>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d807      	bhi.n	8001a8c <scheduler+0x90>
		PRGM_TASK.last_call = HAL_GetTick();
 8001a7c:	f001 ffae 	bl	80039dc <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	4b22      	ldr	r3, [pc, #136]	; (8001b0c <scheduler+0x110>)
 8001a84:	601a      	str	r2, [r3, #0]
		toggle(&PRGM);
 8001a86:	4822      	ldr	r0, [pc, #136]	; (8001b10 <scheduler+0x114>)
 8001a88:	f001 fa50 	bl	8002f2c <toggle>
	}


	// TASK SHT
	if(tick >= getNextExecution(&SHT_TASK)){
 8001a8c:	4821      	ldr	r0, [pc, #132]	; (8001b14 <scheduler+0x118>)
 8001a8e:	f000 f9bf 	bl	8001e10 <getNextExecution>
 8001a92:	4602      	mov	r2, r0
 8001a94:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <scheduler+0xf4>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d809      	bhi.n	8001ab0 <scheduler+0xb4>
		SHT_TASK.last_call = HAL_GetTick();
 8001a9c:	f001 ff9e 	bl	80039dc <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	4b1c      	ldr	r3, [pc, #112]	; (8001b14 <scheduler+0x118>)
 8001aa4:	601a      	str	r2, [r3, #0]
		sht31_read(&TEMP, t_val, t_buf);
 8001aa6:	4a1c      	ldr	r2, [pc, #112]	; (8001b18 <scheduler+0x11c>)
 8001aa8:	491c      	ldr	r1, [pc, #112]	; (8001b1c <scheduler+0x120>)
 8001aaa:	481d      	ldr	r0, [pc, #116]	; (8001b20 <scheduler+0x124>)
 8001aac:	f001 fe6c 	bl	8003788 <sht31_read>
	}

	// TASK BARO
	if(tick >= getNextExecution(&BARO_TASK)){
 8001ab0:	481c      	ldr	r0, [pc, #112]	; (8001b24 <scheduler+0x128>)
 8001ab2:	f000 f9ad 	bl	8001e10 <getNextExecution>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <scheduler+0xf4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d856      	bhi.n	8001b6e <scheduler+0x172>

		switch(BARO_TASK.stage){
 8001ac0:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <scheduler+0x128>)
 8001ac2:	7a1b      	ldrb	r3, [r3, #8]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d002      	beq.n	8001ace <scheduler+0xd2>
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d035      	beq.n	8001b38 <scheduler+0x13c>
 8001acc:	e04f      	b.n	8001b6e <scheduler+0x172>
			case MS_TEMPERATURE_REQ:
				ms5607_prep_pressure(&BARO1, raw_data1);
 8001ace:	4916      	ldr	r1, [pc, #88]	; (8001b28 <scheduler+0x12c>)
 8001ad0:	4816      	ldr	r0, [pc, #88]	; (8001b2c <scheduler+0x130>)
 8001ad2:	f001 fb09 	bl	80030e8 <ms5607_prep_pressure>
				ms5607_prep_pressure(&BARO2, raw_data2);
 8001ad6:	4916      	ldr	r1, [pc, #88]	; (8001b30 <scheduler+0x134>)
 8001ad8:	4816      	ldr	r0, [pc, #88]	; (8001b34 <scheduler+0x138>)
 8001ada:	f001 fb05 	bl	80030e8 <ms5607_prep_pressure>
				BARO_TASK.last_call = HAL_GetTick();
 8001ade:	f001 ff7d 	bl	80039dc <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	4b0f      	ldr	r3, [pc, #60]	; (8001b24 <scheduler+0x128>)
 8001ae6:	601a      	str	r2, [r3, #0]
				BARO_TASK.stage = MS_PRESSURE_REQ;
 8001ae8:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <scheduler+0x128>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	721a      	strb	r2, [r3, #8]
				break;
 8001aee:	e03e      	b.n	8001b6e <scheduler+0x172>
 8001af0:	200008cc 	.word	0x200008cc
 8001af4:	20000030 	.word	0x20000030
 8001af8:	20000088 	.word	0x20000088
 8001afc:	20000050 	.word	0x20000050
 8001b00:	20000078 	.word	0x20000078
 8001b04:	20000040 	.word	0x20000040
 8001b08:	20000070 	.word	0x20000070
 8001b0c:	20000060 	.word	0x20000060
 8001b10:	20000080 	.word	0x20000080
 8001b14:	20000010 	.word	0x20000010
 8001b18:	200004c8 	.word	0x200004c8
 8001b1c:	200008f8 	.word	0x200008f8
 8001b20:	200000f0 	.word	0x200000f0
 8001b24:	20000000 	.word	0x20000000
 8001b28:	200008d0 	.word	0x200008d0
 8001b2c:	20000090 	.word	0x20000090
 8001b30:	200004a4 	.word	0x200004a4
 8001b34:	200000b0 	.word	0x200000b0
			case MS_PRESSURE_REQ:
				ms5607_read_pressure(&BARO1, raw_data1);
 8001b38:	4990      	ldr	r1, [pc, #576]	; (8001d7c <scheduler+0x380>)
 8001b3a:	4891      	ldr	r0, [pc, #580]	; (8001d80 <scheduler+0x384>)
 8001b3c:	f001 fb1d 	bl	800317a <ms5607_read_pressure>
				ms5607_read_pressure(&BARO2, raw_data2);
 8001b40:	4990      	ldr	r1, [pc, #576]	; (8001d84 <scheduler+0x388>)
 8001b42:	4891      	ldr	r0, [pc, #580]	; (8001d88 <scheduler+0x38c>)
 8001b44:	f001 fb19 	bl	800317a <ms5607_read_pressure>
				BARO_TASK.last_call = HAL_GetTick();
 8001b48:	f001 ff48 	bl	80039dc <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	4b8f      	ldr	r3, [pc, #572]	; (8001d8c <scheduler+0x390>)
 8001b50:	601a      	str	r2, [r3, #0]
				ms5607_convert(&BARO1, &p1, &t_p1);
 8001b52:	4a8f      	ldr	r2, [pc, #572]	; (8001d90 <scheduler+0x394>)
 8001b54:	498f      	ldr	r1, [pc, #572]	; (8001d94 <scheduler+0x398>)
 8001b56:	488a      	ldr	r0, [pc, #552]	; (8001d80 <scheduler+0x384>)
 8001b58:	f001 fb5a 	bl	8003210 <ms5607_convert>
				ms5607_convert(&BARO2, &p2, &t_p2);
 8001b5c:	4a8e      	ldr	r2, [pc, #568]	; (8001d98 <scheduler+0x39c>)
 8001b5e:	498f      	ldr	r1, [pc, #572]	; (8001d9c <scheduler+0x3a0>)
 8001b60:	4889      	ldr	r0, [pc, #548]	; (8001d88 <scheduler+0x38c>)
 8001b62:	f001 fb55 	bl	8003210 <ms5607_convert>
				BARO_TASK.stage = MS_TEMPERATURE_REQ;
 8001b66:	4b89      	ldr	r3, [pc, #548]	; (8001d8c <scheduler+0x390>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	721a      	strb	r2, [r3, #8]
				break;
 8001b6c:	bf00      	nop
		}
	}

	// TASK IMU

	if(tick >= getNextExecution(&IMU_TASK)){
 8001b6e:	488c      	ldr	r0, [pc, #560]	; (8001da0 <scheduler+0x3a4>)
 8001b70:	f000 f94e 	bl	8001e10 <getNextExecution>
 8001b74:	4602      	mov	r2, r0
 8001b76:	4b8b      	ldr	r3, [pc, #556]	; (8001da4 <scheduler+0x3a8>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d80c      	bhi.n	8001b98 <scheduler+0x19c>
		IMU_TASK.last_call = HAL_GetTick();
 8001b7e:	f001 ff2d 	bl	80039dc <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	4b86      	ldr	r3, [pc, #536]	; (8001da0 <scheduler+0x3a4>)
 8001b86:	601a      	str	r2, [r3, #0]
		//icm20601_read_data_raw(&IMU1, accel1_raw_buf);
		//icm20601_convert_data(&IMU1, accel1_val, accel1_raw_buf);
		icm20601_read_data(&IMU1, accel1_val);
 8001b88:	4987      	ldr	r1, [pc, #540]	; (8001da8 <scheduler+0x3ac>)
 8001b8a:	4888      	ldr	r0, [pc, #544]	; (8001dac <scheduler+0x3b0>)
 8001b8c:	f001 f8f8 	bl	8002d80 <icm20601_read_data>

		//icm20601_read_data_raw(&IMU2, accel2_raw_buf);
		//icm20601_convert_data(&IMU2, accel2_val, accel2_raw_buf);
		icm20601_read_data(&IMU2, accel2_val);
 8001b90:	4987      	ldr	r1, [pc, #540]	; (8001db0 <scheduler+0x3b4>)
 8001b92:	4888      	ldr	r0, [pc, #544]	; (8001db4 <scheduler+0x3b8>)
 8001b94:	f001 f8f4 	bl	8002d80 <icm20601_read_data>
	}

	// TASK SHOCK ACCEL

	if(tick >= getNextExecution(&ACCEL_TASK)){
 8001b98:	4887      	ldr	r0, [pc, #540]	; (8001db8 <scheduler+0x3bc>)
 8001b9a:	f000 f939 	bl	8001e10 <getNextExecution>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	4b80      	ldr	r3, [pc, #512]	; (8001da4 <scheduler+0x3a8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d80c      	bhi.n	8001bc2 <scheduler+0x1c6>
		ACCEL_TASK.last_call = HAL_GetTick();
 8001ba8:	f001 ff18 	bl	80039dc <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	4b82      	ldr	r3, [pc, #520]	; (8001db8 <scheduler+0x3bc>)
 8001bb0:	601a      	str	r2, [r3, #0]
		h3l_read_raw(&ACCEL, accel_raw);
 8001bb2:	4982      	ldr	r1, [pc, #520]	; (8001dbc <scheduler+0x3c0>)
 8001bb4:	4882      	ldr	r0, [pc, #520]	; (8001dc0 <scheduler+0x3c4>)
 8001bb6:	f000 fcc1 	bl	800253c <h3l_read_raw>
		h3l_convert(&ACCEL, accel);
 8001bba:	4982      	ldr	r1, [pc, #520]	; (8001dc4 <scheduler+0x3c8>)
 8001bbc:	4880      	ldr	r0, [pc, #512]	; (8001dc0 <scheduler+0x3c4>)
 8001bbe:	f000 fdbb 	bl	8002738 <h3l_convert>
	}

	// TASK ADC
	if(tick >= getNextExecution(&ADC_TASK)){
 8001bc2:	4881      	ldr	r0, [pc, #516]	; (8001dc8 <scheduler+0x3cc>)
 8001bc4:	f000 f924 	bl	8001e10 <getNextExecution>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	4b76      	ldr	r3, [pc, #472]	; (8001da4 <scheduler+0x3a8>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d807      	bhi.n	8001be2 <scheduler+0x1e6>
		ADC_TASK.last_call = HAL_GetTick();
 8001bd2:	f001 ff03 	bl	80039dc <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	4b7b      	ldr	r3, [pc, #492]	; (8001dc8 <scheduler+0x3cc>)
 8001bda:	601a      	str	r2, [r3, #0]
		read_ADC(adc_dat);
 8001bdc:	487b      	ldr	r0, [pc, #492]	; (8001dcc <scheduler+0x3d0>)
 8001bde:	f7ff f9d7 	bl	8000f90 <read_ADC>
	// TASK LOGGING
	// .........



	printf("tick: %ld \n",tick);
 8001be2:	4b70      	ldr	r3, [pc, #448]	; (8001da4 <scheduler+0x3a8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4619      	mov	r1, r3
 8001be8:	4879      	ldr	r0, [pc, #484]	; (8001dd0 <scheduler+0x3d4>)
 8001bea:	f008 f9f5 	bl	8009fd8 <iprintf>
	printf("p1 = %4.2f bar and t1 = %4.2f C \n",p1,t_p1);
 8001bee:	4b69      	ldr	r3, [pc, #420]	; (8001d94 <scheduler+0x398>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f7fe fca8 	bl	8000548 <__aeabi_f2d>
 8001bf8:	4605      	mov	r5, r0
 8001bfa:	460e      	mov	r6, r1
 8001bfc:	4b64      	ldr	r3, [pc, #400]	; (8001d90 <scheduler+0x394>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7fe fca1 	bl	8000548 <__aeabi_f2d>
 8001c06:	4603      	mov	r3, r0
 8001c08:	460c      	mov	r4, r1
 8001c0a:	e9cd 3400 	strd	r3, r4, [sp]
 8001c0e:	462a      	mov	r2, r5
 8001c10:	4633      	mov	r3, r6
 8001c12:	4870      	ldr	r0, [pc, #448]	; (8001dd4 <scheduler+0x3d8>)
 8001c14:	f008 f9e0 	bl	8009fd8 <iprintf>
	printf("p2 = %4.2f bar and t2 = %4.2f C \n",p2,t_p2);
 8001c18:	4b60      	ldr	r3, [pc, #384]	; (8001d9c <scheduler+0x3a0>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7fe fc93 	bl	8000548 <__aeabi_f2d>
 8001c22:	4605      	mov	r5, r0
 8001c24:	460e      	mov	r6, r1
 8001c26:	4b5c      	ldr	r3, [pc, #368]	; (8001d98 <scheduler+0x39c>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fc8c 	bl	8000548 <__aeabi_f2d>
 8001c30:	4603      	mov	r3, r0
 8001c32:	460c      	mov	r4, r1
 8001c34:	e9cd 3400 	strd	r3, r4, [sp]
 8001c38:	462a      	mov	r2, r5
 8001c3a:	4633      	mov	r3, r6
 8001c3c:	4866      	ldr	r0, [pc, #408]	; (8001dd8 <scheduler+0x3dc>)
 8001c3e:	f008 f9cb 	bl	8009fd8 <iprintf>
	printf("T = %4.2f C and H = %4.2f perc \n",t_val[0],t_val[1]);
 8001c42:	4b66      	ldr	r3, [pc, #408]	; (8001ddc <scheduler+0x3e0>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7fe fc7e 	bl	8000548 <__aeabi_f2d>
 8001c4c:	4605      	mov	r5, r0
 8001c4e:	460e      	mov	r6, r1
 8001c50:	4b62      	ldr	r3, [pc, #392]	; (8001ddc <scheduler+0x3e0>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe fc77 	bl	8000548 <__aeabi_f2d>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460c      	mov	r4, r1
 8001c5e:	e9cd 3400 	strd	r3, r4, [sp]
 8001c62:	462a      	mov	r2, r5
 8001c64:	4633      	mov	r3, r6
 8001c66:	485e      	ldr	r0, [pc, #376]	; (8001de0 <scheduler+0x3e4>)
 8001c68:	f008 f9b6 	bl	8009fd8 <iprintf>
	printf("IMU1 T: %4.2f C \n", accel1_val[0]);
 8001c6c:	4b4e      	ldr	r3, [pc, #312]	; (8001da8 <scheduler+0x3ac>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fc69 	bl	8000548 <__aeabi_f2d>
 8001c76:	4603      	mov	r3, r0
 8001c78:	460c      	mov	r4, r1
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	4623      	mov	r3, r4
 8001c7e:	4859      	ldr	r0, [pc, #356]	; (8001de4 <scheduler+0x3e8>)
 8001c80:	f008 f9aa 	bl	8009fd8 <iprintf>
	printf("IMU1 ax: %4.2f m/s2 \n", accel1_val[1]);
 8001c84:	4b48      	ldr	r3, [pc, #288]	; (8001da8 <scheduler+0x3ac>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7fe fc5d 	bl	8000548 <__aeabi_f2d>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	460c      	mov	r4, r1
 8001c92:	461a      	mov	r2, r3
 8001c94:	4623      	mov	r3, r4
 8001c96:	4854      	ldr	r0, [pc, #336]	; (8001de8 <scheduler+0x3ec>)
 8001c98:	f008 f99e 	bl	8009fd8 <iprintf>
	printf("IMU1 ay: %4.2f m/s2 \n", accel1_val[2]);
 8001c9c:	4b42      	ldr	r3, [pc, #264]	; (8001da8 <scheduler+0x3ac>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc51 	bl	8000548 <__aeabi_f2d>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	460c      	mov	r4, r1
 8001caa:	461a      	mov	r2, r3
 8001cac:	4623      	mov	r3, r4
 8001cae:	484f      	ldr	r0, [pc, #316]	; (8001dec <scheduler+0x3f0>)
 8001cb0:	f008 f992 	bl	8009fd8 <iprintf>
	printf("IMU1 az: %4.2f m/s2 \n", accel1_val[3]);
 8001cb4:	4b3c      	ldr	r3, [pc, #240]	; (8001da8 <scheduler+0x3ac>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fc45 	bl	8000548 <__aeabi_f2d>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	460c      	mov	r4, r1
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	4623      	mov	r3, r4
 8001cc6:	484a      	ldr	r0, [pc, #296]	; (8001df0 <scheduler+0x3f4>)
 8001cc8:	f008 f986 	bl	8009fd8 <iprintf>
	printf("IMU2 T: %4.2f C \n", accel2_val[0]);
 8001ccc:	4b38      	ldr	r3, [pc, #224]	; (8001db0 <scheduler+0x3b4>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7fe fc39 	bl	8000548 <__aeabi_f2d>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	460c      	mov	r4, r1
 8001cda:	461a      	mov	r2, r3
 8001cdc:	4623      	mov	r3, r4
 8001cde:	4845      	ldr	r0, [pc, #276]	; (8001df4 <scheduler+0x3f8>)
 8001ce0:	f008 f97a 	bl	8009fd8 <iprintf>
	printf("IMU2 ax: %4.2f m/s2 \n", accel2_val[1]);
 8001ce4:	4b32      	ldr	r3, [pc, #200]	; (8001db0 <scheduler+0x3b4>)
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7fe fc2d 	bl	8000548 <__aeabi_f2d>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	460c      	mov	r4, r1
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4623      	mov	r3, r4
 8001cf6:	4840      	ldr	r0, [pc, #256]	; (8001df8 <scheduler+0x3fc>)
 8001cf8:	f008 f96e 	bl	8009fd8 <iprintf>
	printf("IMU2 ay: %4.2f m/s2 \n", accel2_val[2]);
 8001cfc:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <scheduler+0x3b4>)
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc21 	bl	8000548 <__aeabi_f2d>
 8001d06:	4603      	mov	r3, r0
 8001d08:	460c      	mov	r4, r1
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	4623      	mov	r3, r4
 8001d0e:	483b      	ldr	r0, [pc, #236]	; (8001dfc <scheduler+0x400>)
 8001d10:	f008 f962 	bl	8009fd8 <iprintf>
	printf("IMU2 az: %4.2f m/s2 \n", accel2_val[3]);
 8001d14:	4b26      	ldr	r3, [pc, #152]	; (8001db0 <scheduler+0x3b4>)
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7fe fc15 	bl	8000548 <__aeabi_f2d>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	460c      	mov	r4, r1
 8001d22:	461a      	mov	r2, r3
 8001d24:	4623      	mov	r3, r4
 8001d26:	4836      	ldr	r0, [pc, #216]	; (8001e00 <scheduler+0x404>)
 8001d28:	f008 f956 	bl	8009fd8 <iprintf>
	printf("ACC ax: %4.2f m/s2 \n", accel[0]);
 8001d2c:	4b25      	ldr	r3, [pc, #148]	; (8001dc4 <scheduler+0x3c8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7fe fc09 	bl	8000548 <__aeabi_f2d>
 8001d36:	4603      	mov	r3, r0
 8001d38:	460c      	mov	r4, r1
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	4623      	mov	r3, r4
 8001d3e:	4831      	ldr	r0, [pc, #196]	; (8001e04 <scheduler+0x408>)
 8001d40:	f008 f94a 	bl	8009fd8 <iprintf>
	printf("ACC ay: %4.2f m/s2 \n", accel[1]);
 8001d44:	4b1f      	ldr	r3, [pc, #124]	; (8001dc4 <scheduler+0x3c8>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f7fe fbfd 	bl	8000548 <__aeabi_f2d>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	460c      	mov	r4, r1
 8001d52:	461a      	mov	r2, r3
 8001d54:	4623      	mov	r3, r4
 8001d56:	482c      	ldr	r0, [pc, #176]	; (8001e08 <scheduler+0x40c>)
 8001d58:	f008 f93e 	bl	8009fd8 <iprintf>
	printf("ACC az: %4.2f m/s2 \n", accel[2]);
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <scheduler+0x3c8>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe fbf1 	bl	8000548 <__aeabi_f2d>
 8001d66:	4603      	mov	r3, r0
 8001d68:	460c      	mov	r4, r1
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4623      	mov	r3, r4
 8001d6e:	4827      	ldr	r0, [pc, #156]	; (8001e0c <scheduler+0x410>)
 8001d70:	f008 f932 	bl	8009fd8 <iprintf>

}
 8001d74:	bf00      	nop
 8001d76:	3704      	adds	r7, #4
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d7c:	200008d0 	.word	0x200008d0
 8001d80:	20000090 	.word	0x20000090
 8001d84:	200004a4 	.word	0x200004a4
 8001d88:	200000b0 	.word	0x200000b0
 8001d8c:	20000000 	.word	0x20000000
 8001d90:	20000334 	.word	0x20000334
 8001d94:	2000032c 	.word	0x2000032c
 8001d98:	20000338 	.word	0x20000338
 8001d9c:	20000330 	.word	0x20000330
 8001da0:	2000030c 	.word	0x2000030c
 8001da4:	200008cc 	.word	0x200008cc
 8001da8:	20000900 	.word	0x20000900
 8001dac:	200000d0 	.word	0x200000d0
 8001db0:	200008d4 	.word	0x200008d4
 8001db4:	200000e0 	.word	0x200000e0
 8001db8:	2000031c 	.word	0x2000031c
 8001dbc:	200004a8 	.word	0x200004a8
 8001dc0:	20000100 	.word	0x20000100
 8001dc4:	200004bc 	.word	0x200004bc
 8001dc8:	20000020 	.word	0x20000020
 8001dcc:	20000918 	.word	0x20000918
 8001dd0:	0800be38 	.word	0x0800be38
 8001dd4:	0800be44 	.word	0x0800be44
 8001dd8:	0800be68 	.word	0x0800be68
 8001ddc:	200008f8 	.word	0x200008f8
 8001de0:	0800be8c 	.word	0x0800be8c
 8001de4:	0800beb0 	.word	0x0800beb0
 8001de8:	0800bec4 	.word	0x0800bec4
 8001dec:	0800bedc 	.word	0x0800bedc
 8001df0:	0800bef4 	.word	0x0800bef4
 8001df4:	0800bf0c 	.word	0x0800bf0c
 8001df8:	0800bf20 	.word	0x0800bf20
 8001dfc:	0800bf38 	.word	0x0800bf38
 8001e00:	0800bf50 	.word	0x0800bf50
 8001e04:	0800bf68 	.word	0x0800bf68
 8001e08:	0800bf80 	.word	0x0800bf80
 8001e0c:	0800bf98 	.word	0x0800bf98

08001e10 <getNextExecution>:

uint32_t getNextExecution(task_t * task){
 8001e10:	b480      	push	{r7}
 8001e12:	b083      	sub	sp, #12
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
	return task->last_call + task->interval;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	4413      	add	r3, r2
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr
	...

08001e30 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8001e34:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e36:	4a0d      	ldr	r2, [pc, #52]	; (8001e6c <MX_SDIO_SD_Init+0x3c>)
 8001e38:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001e3a:	4b0b      	ldr	r3, [pc, #44]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001e40:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001e46:	4b08      	ldr	r3, [pc, #32]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001e52:	4b05      	ldr	r3, [pc, #20]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8001e58:	4b03      	ldr	r3, [pc, #12]	; (8001e68 <MX_SDIO_SD_Init+0x38>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	619a      	str	r2, [r3, #24]

}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	200009f8 	.word	0x200009f8
 8001e6c:	40012c00 	.word	0x40012c00

08001e70 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a64      	ldr	r2, [pc, #400]	; (8002020 <HAL_SD_MspInit+0x1b0>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	f040 80c1 	bne.w	8002016 <HAL_SD_MspInit+0x1a6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001e94:	2300      	movs	r3, #0
 8001e96:	613b      	str	r3, [r7, #16]
 8001e98:	4b62      	ldr	r3, [pc, #392]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9c:	4a61      	ldr	r2, [pc, #388]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001e9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ea2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea4:	4b5f      	ldr	r3, [pc, #380]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001eac:	613b      	str	r3, [r7, #16]
 8001eae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	60fb      	str	r3, [r7, #12]
 8001eb4:	4b5b      	ldr	r3, [pc, #364]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001eb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb8:	4a5a      	ldr	r2, [pc, #360]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001eba:	f043 0304 	orr.w	r3, r3, #4
 8001ebe:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec0:	4b58      	ldr	r3, [pc, #352]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001ec2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec4:	f003 0304 	and.w	r3, r3, #4
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
 8001ed0:	4b54      	ldr	r3, [pc, #336]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed4:	4a53      	ldr	r2, [pc, #332]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001ed6:	f043 0308 	orr.w	r3, r3, #8
 8001eda:	6313      	str	r3, [r2, #48]	; 0x30
 8001edc:	4b51      	ldr	r3, [pc, #324]	; (8002024 <HAL_SD_MspInit+0x1b4>)
 8001ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee0:	f003 0308 	and.w	r3, r3, #8
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ee8:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001eec:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001efa:	230c      	movs	r3, #12
 8001efc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001efe:	f107 0314 	add.w	r3, r7, #20
 8001f02:	4619      	mov	r1, r3
 8001f04:	4848      	ldr	r0, [pc, #288]	; (8002028 <HAL_SD_MspInit+0x1b8>)
 8001f06:	f002 fec5 	bl	8004c94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f16:	2303      	movs	r3, #3
 8001f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001f1a:	230c      	movs	r3, #12
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f1e:	f107 0314 	add.w	r3, r7, #20
 8001f22:	4619      	mov	r1, r3
 8001f24:	4841      	ldr	r0, [pc, #260]	; (800202c <HAL_SD_MspInit+0x1bc>)
 8001f26:	f002 feb5 	bl	8004c94 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001f2a:	4b41      	ldr	r3, [pc, #260]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f2c:	4a41      	ldr	r2, [pc, #260]	; (8002034 <HAL_SD_MspInit+0x1c4>)
 8001f2e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001f30:	4b3f      	ldr	r3, [pc, #252]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f36:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f38:	4b3d      	ldr	r3, [pc, #244]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f3e:	4b3c      	ldr	r3, [pc, #240]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f44:	4b3a      	ldr	r3, [pc, #232]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f46:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f4a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f4c:	4b38      	ldr	r3, [pc, #224]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f52:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f54:	4b36      	ldr	r3, [pc, #216]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f5a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001f5c:	4b34      	ldr	r3, [pc, #208]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f5e:	2220      	movs	r2, #32
 8001f60:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f62:	4b33      	ldr	r3, [pc, #204]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f68:	4b31      	ldr	r3, [pc, #196]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f6a:	2204      	movs	r2, #4
 8001f6c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f6e:	4b30      	ldr	r3, [pc, #192]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f70:	2203      	movs	r2, #3
 8001f72:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001f74:	4b2e      	ldr	r3, [pc, #184]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f76:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f7a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f7c:	4b2c      	ldr	r3, [pc, #176]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f7e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f82:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001f84:	482a      	ldr	r0, [pc, #168]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f86:	f002 faa7 	bl	80044d8 <HAL_DMA_Init>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8001f90:	f7ff fce2 	bl	8001958 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a26      	ldr	r2, [pc, #152]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f98:	641a      	str	r2, [r3, #64]	; 0x40
 8001f9a:	4a25      	ldr	r2, [pc, #148]	; (8002030 <HAL_SD_MspInit+0x1c0>)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001fa0:	4b25      	ldr	r3, [pc, #148]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fa2:	4a26      	ldr	r2, [pc, #152]	; (800203c <HAL_SD_MspInit+0x1cc>)
 8001fa4:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001fa6:	4b24      	ldr	r3, [pc, #144]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fa8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fac:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fae:	4b22      	ldr	r3, [pc, #136]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fb0:	2240      	movs	r2, #64	; 0x40
 8001fb2:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fb4:	4b20      	ldr	r3, [pc, #128]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fba:	4b1f      	ldr	r3, [pc, #124]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fbc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fc0:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001fc2:	4b1d      	ldr	r3, [pc, #116]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fc4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001fc8:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001fca:	4b1b      	ldr	r3, [pc, #108]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fcc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fd0:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001fd2:	4b19      	ldr	r3, [pc, #100]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fd4:	2220      	movs	r2, #32
 8001fd6:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001fd8:	4b17      	ldr	r3, [pc, #92]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001fde:	4b16      	ldr	r3, [pc, #88]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001fe4:	4b14      	ldr	r3, [pc, #80]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fe6:	2203      	movs	r2, #3
 8001fe8:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001fea:	4b13      	ldr	r3, [pc, #76]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001fec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ff0:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ff2:	4b11      	ldr	r3, [pc, #68]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001ff4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001ff8:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001ffa:	480f      	ldr	r0, [pc, #60]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8001ffc:	f002 fa6c 	bl	80044d8 <HAL_DMA_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002006:	f7ff fca7 	bl	8001958 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 800200e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002010:	4a09      	ldr	r2, [pc, #36]	; (8002038 <HAL_SD_MspInit+0x1c8>)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002016:	bf00      	nop
 8002018:	3728      	adds	r7, #40	; 0x28
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	40012c00 	.word	0x40012c00
 8002024:	40023800 	.word	0x40023800
 8002028:	40020800 	.word	0x40020800
 800202c:	40020c00 	.word	0x40020c00
 8002030:	20000938 	.word	0x20000938
 8002034:	40026458 	.word	0x40026458
 8002038:	20000998 	.word	0x20000998
 800203c:	400264a0 	.word	0x400264a0

08002040 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8002044:	4b17      	ldr	r3, [pc, #92]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002046:	4a18      	ldr	r2, [pc, #96]	; (80020a8 <MX_SPI1_Init+0x68>)
 8002048:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800204a:	4b16      	ldr	r3, [pc, #88]	; (80020a4 <MX_SPI1_Init+0x64>)
 800204c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002050:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002052:	4b14      	ldr	r3, [pc, #80]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002058:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <MX_SPI1_Init+0x64>)
 800205a:	2200      	movs	r2, #0
 800205c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800205e:	4b11      	ldr	r3, [pc, #68]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002060:	2200      	movs	r2, #0
 8002062:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002064:	4b0f      	ldr	r3, [pc, #60]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002066:	2200      	movs	r2, #0
 8002068:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800206a:	4b0e      	ldr	r3, [pc, #56]	; (80020a4 <MX_SPI1_Init+0x64>)
 800206c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002070:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002072:	4b0c      	ldr	r3, [pc, #48]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002074:	2200      	movs	r2, #0
 8002076:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002078:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <MX_SPI1_Init+0x64>)
 800207a:	2200      	movs	r2, #0
 800207c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800207e:	4b09      	ldr	r3, [pc, #36]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002080:	2200      	movs	r2, #0
 8002082:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002084:	4b07      	ldr	r3, [pc, #28]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002086:	2200      	movs	r2, #0
 8002088:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800208a:	4b06      	ldr	r3, [pc, #24]	; (80020a4 <MX_SPI1_Init+0x64>)
 800208c:	220a      	movs	r2, #10
 800208e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002090:	4804      	ldr	r0, [pc, #16]	; (80020a4 <MX_SPI1_Init+0x64>)
 8002092:	f005 fe4d 	bl	8007d30 <HAL_SPI_Init>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800209c:	f7ff fc5c 	bl	8001958 <Error_Handler>
  }

}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000ad4 	.word	0x20000ad4
 80020a8:	40013000 	.word	0x40013000

080020ac <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80020b0:	4b17      	ldr	r3, [pc, #92]	; (8002110 <MX_SPI2_Init+0x64>)
 80020b2:	4a18      	ldr	r2, [pc, #96]	; (8002114 <MX_SPI2_Init+0x68>)
 80020b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80020b6:	4b16      	ldr	r3, [pc, #88]	; (8002110 <MX_SPI2_Init+0x64>)
 80020b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020bc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80020be:	4b14      	ldr	r3, [pc, #80]	; (8002110 <MX_SPI2_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80020c4:	4b12      	ldr	r3, [pc, #72]	; (8002110 <MX_SPI2_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020ca:	4b11      	ldr	r3, [pc, #68]	; (8002110 <MX_SPI2_Init+0x64>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020d0:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <MX_SPI2_Init+0x64>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80020d6:	4b0e      	ldr	r3, [pc, #56]	; (8002110 <MX_SPI2_Init+0x64>)
 80020d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020dc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020de:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <MX_SPI2_Init+0x64>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <MX_SPI2_Init+0x64>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ea:	4b09      	ldr	r3, [pc, #36]	; (8002110 <MX_SPI2_Init+0x64>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020f0:	4b07      	ldr	r3, [pc, #28]	; (8002110 <MX_SPI2_Init+0x64>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80020f6:	4b06      	ldr	r3, [pc, #24]	; (8002110 <MX_SPI2_Init+0x64>)
 80020f8:	220a      	movs	r2, #10
 80020fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80020fc:	4804      	ldr	r0, [pc, #16]	; (8002110 <MX_SPI2_Init+0x64>)
 80020fe:	f005 fe17 	bl	8007d30 <HAL_SPI_Init>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002108:	f7ff fc26 	bl	8001958 <Error_Handler>
  }

}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20000a7c 	.word	0x20000a7c
 8002114:	40003800 	.word	0x40003800

08002118 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b08c      	sub	sp, #48	; 0x30
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002120:	f107 031c 	add.w	r3, r7, #28
 8002124:	2200      	movs	r2, #0
 8002126:	601a      	str	r2, [r3, #0]
 8002128:	605a      	str	r2, [r3, #4]
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	60da      	str	r2, [r3, #12]
 800212e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a32      	ldr	r2, [pc, #200]	; (8002200 <HAL_SPI_MspInit+0xe8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d12c      	bne.n	8002194 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	61bb      	str	r3, [r7, #24]
 800213e:	4b31      	ldr	r3, [pc, #196]	; (8002204 <HAL_SPI_MspInit+0xec>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002142:	4a30      	ldr	r2, [pc, #192]	; (8002204 <HAL_SPI_MspInit+0xec>)
 8002144:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002148:	6453      	str	r3, [r2, #68]	; 0x44
 800214a:	4b2e      	ldr	r3, [pc, #184]	; (8002204 <HAL_SPI_MspInit+0xec>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800214e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002152:	61bb      	str	r3, [r7, #24]
 8002154:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]
 800215a:	4b2a      	ldr	r3, [pc, #168]	; (8002204 <HAL_SPI_MspInit+0xec>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4a29      	ldr	r2, [pc, #164]	; (8002204 <HAL_SPI_MspInit+0xec>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4b27      	ldr	r3, [pc, #156]	; (8002204 <HAL_SPI_MspInit+0xec>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	617b      	str	r3, [r7, #20]
 8002170:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002172:	23e0      	movs	r3, #224	; 0xe0
 8002174:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002176:	2302      	movs	r3, #2
 8002178:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217a:	2300      	movs	r3, #0
 800217c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217e:	2303      	movs	r3, #3
 8002180:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002182:	2305      	movs	r3, #5
 8002184:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002186:	f107 031c 	add.w	r3, r7, #28
 800218a:	4619      	mov	r1, r3
 800218c:	481e      	ldr	r0, [pc, #120]	; (8002208 <HAL_SPI_MspInit+0xf0>)
 800218e:	f002 fd81 	bl	8004c94 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002192:	e031      	b.n	80021f8 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a1c      	ldr	r2, [pc, #112]	; (800220c <HAL_SPI_MspInit+0xf4>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d12c      	bne.n	80021f8 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]
 80021a2:	4b18      	ldr	r3, [pc, #96]	; (8002204 <HAL_SPI_MspInit+0xec>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a6:	4a17      	ldr	r2, [pc, #92]	; (8002204 <HAL_SPI_MspInit+0xec>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ac:	6413      	str	r3, [r2, #64]	; 0x40
 80021ae:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_SPI_MspInit+0xec>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b6:	613b      	str	r3, [r7, #16]
 80021b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	4b11      	ldr	r3, [pc, #68]	; (8002204 <HAL_SPI_MspInit+0xec>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	4a10      	ldr	r2, [pc, #64]	; (8002204 <HAL_SPI_MspInit+0xec>)
 80021c4:	f043 0302 	orr.w	r3, r3, #2
 80021c8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ca:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <HAL_SPI_MspInit+0xec>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	f003 0302 	and.w	r3, r3, #2
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80021d6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80021da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021dc:	2302      	movs	r3, #2
 80021de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e4:	2303      	movs	r3, #3
 80021e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021e8:	2305      	movs	r3, #5
 80021ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ec:	f107 031c 	add.w	r3, r7, #28
 80021f0:	4619      	mov	r1, r3
 80021f2:	4807      	ldr	r0, [pc, #28]	; (8002210 <HAL_SPI_MspInit+0xf8>)
 80021f4:	f002 fd4e 	bl	8004c94 <HAL_GPIO_Init>
}
 80021f8:	bf00      	nop
 80021fa:	3730      	adds	r7, #48	; 0x30
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40013000 	.word	0x40013000
 8002204:	40023800 	.word	0x40023800
 8002208:	40020000 	.word	0x40020000
 800220c:	40003800 	.word	0x40003800
 8002210:	40020400 	.word	0x40020400

08002214 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	4b10      	ldr	r3, [pc, #64]	; (8002260 <HAL_MspInit+0x4c>)
 8002220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002222:	4a0f      	ldr	r2, [pc, #60]	; (8002260 <HAL_MspInit+0x4c>)
 8002224:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002228:	6453      	str	r3, [r2, #68]	; 0x44
 800222a:	4b0d      	ldr	r3, [pc, #52]	; (8002260 <HAL_MspInit+0x4c>)
 800222c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800222e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	603b      	str	r3, [r7, #0]
 800223a:	4b09      	ldr	r3, [pc, #36]	; (8002260 <HAL_MspInit+0x4c>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	4a08      	ldr	r2, [pc, #32]	; (8002260 <HAL_MspInit+0x4c>)
 8002240:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002244:	6413      	str	r3, [r2, #64]	; 0x40
 8002246:	4b06      	ldr	r3, [pc, #24]	; (8002260 <HAL_MspInit+0x4c>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40023800 	.word	0x40023800

08002264 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002264:	b480      	push	{r7}
 8002266:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002268:	bf00      	nop
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr

08002272 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002272:	b480      	push	{r7}
 8002274:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002276:	e7fe      	b.n	8002276 <HardFault_Handler+0x4>

08002278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800227c:	e7fe      	b.n	800227c <MemManage_Handler+0x4>

0800227e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002282:	e7fe      	b.n	8002282 <BusFault_Handler+0x4>

08002284 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002288:	e7fe      	b.n	8002288 <UsageFault_Handler+0x4>

0800228a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022b8:	f001 fb7c 	bl	80039b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}

080022c0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80022c4:	4802      	ldr	r0, [pc, #8]	; (80022d0 <DMA2_Stream0_IRQHandler+0x10>)
 80022c6:	f002 fa7d 	bl	80047c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	2000039c 	.word	0x2000039c

080022d4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80022d8:	4802      	ldr	r0, [pc, #8]	; (80022e4 <DMA2_Stream3_IRQHandler+0x10>)
 80022da:	f002 fa73 	bl	80047c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80022de:	bf00      	nop
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	20000938 	.word	0x20000938

080022e8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80022ec:	4802      	ldr	r0, [pc, #8]	; (80022f8 <DMA2_Stream6_IRQHandler+0x10>)
 80022ee:	f002 fa69 	bl	80047c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000998 	.word	0x20000998

080022fc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002304:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002308:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b00      	cmp	r3, #0
 8002312:	d013      	beq.n	800233c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002314:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002318:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 800231c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00b      	beq.n	800233c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002324:	e000      	b.n	8002328 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002326:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002328:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f9      	beq.n	8002326 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002332:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800233c:	687b      	ldr	r3, [r7, #4]
}
 800233e:	4618      	mov	r0, r3
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	b086      	sub	sp, #24
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002356:	2300      	movs	r3, #0
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	e00a      	b.n	8002372 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800235c:	f3af 8000 	nop.w
 8002360:	4601      	mov	r1, r0
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	60ba      	str	r2, [r7, #8]
 8002368:	b2ca      	uxtb	r2, r1
 800236a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	3301      	adds	r3, #1
 8002370:	617b      	str	r3, [r7, #20]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	429a      	cmp	r2, r3
 8002378:	dbf0      	blt.n	800235c <_read+0x12>
	}

return len;
 800237a:	687b      	ldr	r3, [r7, #4]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}

08002384 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	60f8      	str	r0, [r7, #12]
 800238c:	60b9      	str	r1, [r7, #8]
 800238e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	e009      	b.n	80023aa <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar((*ptr++));
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	1c5a      	adds	r2, r3, #1
 800239a:	60ba      	str	r2, [r7, #8]
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ffac 	bl	80022fc <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	3301      	adds	r3, #1
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	697a      	ldr	r2, [r7, #20]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	dbf1      	blt.n	8002396 <_write+0x12>
	}
	return len;
 80023b2:	687b      	ldr	r3, [r7, #4]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	3718      	adds	r7, #24
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <_close>:

int _close(int file)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	return -1;
 80023c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023e4:	605a      	str	r2, [r3, #4]
	return 0;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <_isatty>:

int _isatty(int file)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
	return 1;
 80023fc:	2301      	movs	r3, #1
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800240a:	b480      	push	{r7}
 800240c:	b085      	sub	sp, #20
 800240e:	af00      	add	r7, sp, #0
 8002410:	60f8      	str	r0, [r7, #12]
 8002412:	60b9      	str	r1, [r7, #8]
 8002414:	607a      	str	r2, [r7, #4]
	return 0;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <_sbrk+0x50>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d102      	bne.n	800243a <_sbrk+0x16>
		heap_end = &end;
 8002434:	4b0f      	ldr	r3, [pc, #60]	; (8002474 <_sbrk+0x50>)
 8002436:	4a10      	ldr	r2, [pc, #64]	; (8002478 <_sbrk+0x54>)
 8002438:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800243a:	4b0e      	ldr	r3, [pc, #56]	; (8002474 <_sbrk+0x50>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002440:	4b0c      	ldr	r3, [pc, #48]	; (8002474 <_sbrk+0x50>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4413      	add	r3, r2
 8002448:	466a      	mov	r2, sp
 800244a:	4293      	cmp	r3, r2
 800244c:	d907      	bls.n	800245e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800244e:	f007 f929 	bl	80096a4 <__errno>
 8002452:	4602      	mov	r2, r0
 8002454:	230c      	movs	r3, #12
 8002456:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002458:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800245c:	e006      	b.n	800246c <_sbrk+0x48>
	}

	heap_end += incr;
 800245e:	4b05      	ldr	r3, [pc, #20]	; (8002474 <_sbrk+0x50>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4413      	add	r3, r2
 8002466:	4a03      	ldr	r2, [pc, #12]	; (8002474 <_sbrk+0x50>)
 8002468:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800246a:	68fb      	ldr	r3, [r7, #12]
}
 800246c:	4618      	mov	r0, r3
 800246e:	3710      	adds	r7, #16
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}
 8002474:	2000033c 	.word	0x2000033c
 8002478:	20002ba0 	.word	0x20002ba0

0800247c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002480:	4b08      	ldr	r3, [pc, #32]	; (80024a4 <SystemInit+0x28>)
 8002482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002486:	4a07      	ldr	r2, [pc, #28]	; (80024a4 <SystemInit+0x28>)
 8002488:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800248c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002490:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <SystemInit+0x28>)
 8002492:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002496:	609a      	str	r2, [r3, #8]
#endif
}
 8002498:	bf00      	nop
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <h3l_init>:
uint8_t _DELAY_HL = 100;
uint8_t _ADDR_HL = 0x18 << 1;

//almost copy of SHT31 drivers
uint8_t h3l_init(struct h3l_dev * dev)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef _ret;
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	4618      	mov	r0, r3
 80024b6:	f003 fb5d 	bl	8005b74 <HAL_I2C_GetState>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d003      	beq.n	80024c8 <h3l_init+0x20>
	{
		printf("i2c1 not ready!\n");
 80024c0:	481a      	ldr	r0, [pc, #104]	; (800252c <h3l_init+0x84>)
 80024c2:	f007 fdfd 	bl	800a0c0 <puts>
 80024c6:	e002      	b.n	80024ce <h3l_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 80024c8:	4819      	ldr	r0, [pc, #100]	; (8002530 <h3l_init+0x88>)
 80024ca:	f007 fdf9 	bl	800a0c0 <puts>
	}
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6858      	ldr	r0, [r3, #4]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	b299      	uxth	r1, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	7a1b      	ldrb	r3, [r3, #8]
 80024dc:	220a      	movs	r2, #10
 80024de:	f003 fa1b 	bl	8005918 <HAL_I2C_IsDeviceReady>
 80024e2:	4603      	mov	r3, r0
 80024e4:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d009      	beq.n	8002500 <h3l_init+0x58>
	{
		printf("H3L setup fail\n");
 80024ec:	4811      	ldr	r0, [pc, #68]	; (8002534 <h3l_init+0x8c>)
 80024ee:	f007 fde7 	bl	800a0c0 <puts>
		printf("Errorcode: %d\n", _ret);
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	4619      	mov	r1, r3
 80024f6:	4810      	ldr	r0, [pc, #64]	; (8002538 <h3l_init+0x90>)
 80024f8:	f007 fd6e 	bl	8009fd8 <iprintf>
		return 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	e010      	b.n	8002522 <h3l_init+0x7a>
	}

	//power up
	uint8_t PWR_CONF = 0b00111111;
 8002500:	233f      	movs	r3, #63	; 0x3f
 8002502:	73bb      	strb	r3, [r7, #14]
	//PWR_CONF = 0x27;

	h3l_write(dev, 0x20, PWR_CONF);
 8002504:	7bbb      	ldrb	r3, [r7, #14]
 8002506:	461a      	mov	r2, r3
 8002508:	2120      	movs	r1, #32
 800250a:	6878      	ldr	r0, [r7, #4]
 800250c:	f000 f9b0 	bl	8002870 <h3l_write>


	PWR_CONF = 0b10000000;
 8002510:	2380      	movs	r3, #128	; 0x80
 8002512:	73bb      	strb	r3, [r7, #14]
	h3l_write(dev, 0x23, PWR_CONF);
 8002514:	7bbb      	ldrb	r3, [r7, #14]
 8002516:	461a      	mov	r2, r3
 8002518:	2123      	movs	r1, #35	; 0x23
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f9a8 	bl	8002870 <h3l_write>
	//HAL_Delay(5);
	_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf, 1, dev->delay);
	printf("WHOAMI: %d \n", buf);
	*/

	return 1;
 8002520:	2301      	movs	r3, #1
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	0800bfb0 	.word	0x0800bfb0
 8002530:	0800bfc0 	.word	0x0800bfc0
 8002534:	0800bfd0 	.word	0x0800bfd0
 8002538:	0800bfe0 	.word	0x0800bfe0

0800253c <h3l_read_raw>:


void h3l_read_raw(struct h3l_dev * dev, int16_t * dat)
{
 800253c:	b590      	push	{r4, r7, lr}
 800253e:	b087      	sub	sp, #28
 8002540:	af02      	add	r7, sp, #8
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]

	uint8_t reg;
	uint8_t buf[6];

	reg = 0x28;
 8002546:	2328      	movs	r3, #40	; 0x28
 8002548:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6858      	ldr	r0, [r3, #4]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	781b      	ldrb	r3, [r3, #0]
 8002552:	b299      	uxth	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	7a1b      	ldrb	r3, [r3, #8]
 8002558:	f107 020f 	add.w	r2, r7, #15
 800255c:	9300      	str	r3, [sp, #0]
 800255e:	2301      	movs	r3, #1
 8002560:	f002 feb6 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[0], 1, dev->delay);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6858      	ldr	r0, [r3, #4]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	b299      	uxth	r1, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	7a1b      	ldrb	r3, [r3, #8]
 8002572:	f107 0208 	add.w	r2, r7, #8
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	2301      	movs	r3, #1
 800257a:	f002 ffa7 	bl	80054cc <HAL_I2C_Master_Receive>
	reg = 0x29;
 800257e:	2329      	movs	r3, #41	; 0x29
 8002580:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6858      	ldr	r0, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	b299      	uxth	r1, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	7a1b      	ldrb	r3, [r3, #8]
 8002590:	f107 020f 	add.w	r2, r7, #15
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	2301      	movs	r3, #1
 8002598:	f002 fe9a 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[1], 1, dev->delay);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6858      	ldr	r0, [r3, #4]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	b299      	uxth	r1, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	7a1b      	ldrb	r3, [r3, #8]
 80025aa:	461c      	mov	r4, r3
 80025ac:	f107 0308 	add.w	r3, r7, #8
 80025b0:	1c5a      	adds	r2, r3, #1
 80025b2:	9400      	str	r4, [sp, #0]
 80025b4:	2301      	movs	r3, #1
 80025b6:	f002 ff89 	bl	80054cc <HAL_I2C_Master_Receive>
	reg = 0x2A;
 80025ba:	232a      	movs	r3, #42	; 0x2a
 80025bc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6858      	ldr	r0, [r3, #4]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	b299      	uxth	r1, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	7a1b      	ldrb	r3, [r3, #8]
 80025cc:	f107 020f 	add.w	r2, r7, #15
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	2301      	movs	r3, #1
 80025d4:	f002 fe7c 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[2], 1, dev->delay);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6858      	ldr	r0, [r3, #4]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	b299      	uxth	r1, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	7a1b      	ldrb	r3, [r3, #8]
 80025e6:	461c      	mov	r4, r3
 80025e8:	f107 0308 	add.w	r3, r7, #8
 80025ec:	1c9a      	adds	r2, r3, #2
 80025ee:	9400      	str	r4, [sp, #0]
 80025f0:	2301      	movs	r3, #1
 80025f2:	f002 ff6b 	bl	80054cc <HAL_I2C_Master_Receive>
	reg = 0x2B;
 80025f6:	232b      	movs	r3, #43	; 0x2b
 80025f8:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6858      	ldr	r0, [r3, #4]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	b299      	uxth	r1, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	7a1b      	ldrb	r3, [r3, #8]
 8002608:	f107 020f 	add.w	r2, r7, #15
 800260c:	9300      	str	r3, [sp, #0]
 800260e:	2301      	movs	r3, #1
 8002610:	f002 fe5e 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[3], 1, dev->delay);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6858      	ldr	r0, [r3, #4]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	b299      	uxth	r1, r3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	7a1b      	ldrb	r3, [r3, #8]
 8002622:	461c      	mov	r4, r3
 8002624:	f107 0308 	add.w	r3, r7, #8
 8002628:	1cda      	adds	r2, r3, #3
 800262a:	9400      	str	r4, [sp, #0]
 800262c:	2301      	movs	r3, #1
 800262e:	f002 ff4d 	bl	80054cc <HAL_I2C_Master_Receive>
	reg = 0x2C;
 8002632:	232c      	movs	r3, #44	; 0x2c
 8002634:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6858      	ldr	r0, [r3, #4]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	b299      	uxth	r1, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	7a1b      	ldrb	r3, [r3, #8]
 8002644:	f107 020f 	add.w	r2, r7, #15
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	2301      	movs	r3, #1
 800264c:	f002 fe40 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[4], 1, dev->delay);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6858      	ldr	r0, [r3, #4]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	b299      	uxth	r1, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	7a1b      	ldrb	r3, [r3, #8]
 800265e:	461c      	mov	r4, r3
 8002660:	f107 0308 	add.w	r3, r7, #8
 8002664:	1d1a      	adds	r2, r3, #4
 8002666:	9400      	str	r4, [sp, #0]
 8002668:	2301      	movs	r3, #1
 800266a:	f002 ff2f 	bl	80054cc <HAL_I2C_Master_Receive>
	reg = 0x2D;
 800266e:	232d      	movs	r3, #45	; 0x2d
 8002670:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6858      	ldr	r0, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	b299      	uxth	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	7a1b      	ldrb	r3, [r3, #8]
 8002680:	f107 020f 	add.w	r2, r7, #15
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	2301      	movs	r3, #1
 8002688:	f002 fe22 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[5], 1, dev->delay);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6858      	ldr	r0, [r3, #4]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	b299      	uxth	r1, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	7a1b      	ldrb	r3, [r3, #8]
 800269a:	461c      	mov	r4, r3
 800269c:	f107 0308 	add.w	r3, r7, #8
 80026a0:	1d5a      	adds	r2, r3, #5
 80026a2:	9400      	str	r4, [sp, #0]
 80026a4:	2301      	movs	r3, #1
 80026a6:	f002 ff11 	bl	80054cc <HAL_I2C_Master_Receive>

	dev->dat[0] = (buf[0]) | (int16_t)(buf[1] << 8);
 80026aa:	7a3b      	ldrb	r3, [r7, #8]
 80026ac:	b21a      	sxth	r2, r3
 80026ae:	7a7b      	ldrb	r3, [r7, #9]
 80026b0:	021b      	lsls	r3, r3, #8
 80026b2:	b21b      	sxth	r3, r3
 80026b4:	4313      	orrs	r3, r2
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	815a      	strh	r2, [r3, #10]
	dev->dat[1] = (buf[2]) | (int16_t)(buf[3] << 8);
 80026bc:	7abb      	ldrb	r3, [r7, #10]
 80026be:	b21a      	sxth	r2, r3
 80026c0:	7afb      	ldrb	r3, [r7, #11]
 80026c2:	021b      	lsls	r3, r3, #8
 80026c4:	b21b      	sxth	r3, r3
 80026c6:	4313      	orrs	r3, r2
 80026c8:	b21a      	sxth	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	819a      	strh	r2, [r3, #12]
	dev->dat[2] = (buf[4]) | (int16_t)(buf[5] << 8);
 80026ce:	7b3b      	ldrb	r3, [r7, #12]
 80026d0:	b21a      	sxth	r2, r3
 80026d2:	7b7b      	ldrb	r3, [r7, #13]
 80026d4:	021b      	lsls	r3, r3, #8
 80026d6:	b21b      	sxth	r3, r3
 80026d8:	4313      	orrs	r3, r2
 80026da:	b21a      	sxth	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	81da      	strh	r2, [r3, #14]
	dev->dat[0] = dev->dat[0] >> 4;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80026e6:	111b      	asrs	r3, r3, #4
 80026e8:	b21a      	sxth	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	815a      	strh	r2, [r3, #10]
	dev->dat[1] = dev->dat[1] >> 4;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80026f4:	111b      	asrs	r3, r3, #4
 80026f6:	b21a      	sxth	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	819a      	strh	r2, [r3, #12]
	dev->dat[2] = dev->dat[2] >> 4;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002702:	111b      	asrs	r3, r3, #4
 8002704:	b21a      	sxth	r2, r3
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	81da      	strh	r2, [r3, #14]
	dat[0] = dev->dat[0];
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	801a      	strh	r2, [r3, #0]
	dat[1] = dev->dat[1];
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	3302      	adds	r3, #2
 8002718:	687a      	ldr	r2, [r7, #4]
 800271a:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800271e:	801a      	strh	r2, [r3, #0]
	dat[2] = dev->dat[2];
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	3304      	adds	r3, #4
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800272a:	801a      	strh	r2, [r3, #0]

};
 800272c:	bf00      	nop
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	bd90      	pop	{r4, r7, pc}
 8002734:	0000      	movs	r0, r0
	...

08002738 <h3l_convert>:

void h3l_convert(struct h3l_dev * dev, float* out)
{
 8002738:	b590      	push	{r4, r7, lr}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]

	out[0] = (float)(dev->dat[0]) * 49. / 1000. * 9.81;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002748:	ee07 3a90 	vmov	s15, r3
 800274c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002750:	ee17 0a90 	vmov	r0, s15
 8002754:	f7fd fef8 	bl	8000548 <__aeabi_f2d>
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	4b42      	ldr	r3, [pc, #264]	; (8002868 <h3l_convert+0x130>)
 800275e:	f7fd ff4b 	bl	80005f8 <__aeabi_dmul>
 8002762:	4603      	mov	r3, r0
 8002764:	460c      	mov	r4, r1
 8002766:	4618      	mov	r0, r3
 8002768:	4621      	mov	r1, r4
 800276a:	f04f 0200 	mov.w	r2, #0
 800276e:	4b3f      	ldr	r3, [pc, #252]	; (800286c <h3l_convert+0x134>)
 8002770:	f7fe f86c 	bl	800084c <__aeabi_ddiv>
 8002774:	4603      	mov	r3, r0
 8002776:	460c      	mov	r4, r1
 8002778:	4618      	mov	r0, r3
 800277a:	4621      	mov	r1, r4
 800277c:	a338      	add	r3, pc, #224	; (adr r3, 8002860 <h3l_convert+0x128>)
 800277e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002782:	f7fd ff39 	bl	80005f8 <__aeabi_dmul>
 8002786:	4603      	mov	r3, r0
 8002788:	460c      	mov	r4, r1
 800278a:	4618      	mov	r0, r3
 800278c:	4621      	mov	r1, r4
 800278e:	f7fe fa0b 	bl	8000ba8 <__aeabi_d2f>
 8002792:	4602      	mov	r2, r0
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	601a      	str	r2, [r3, #0]
	out[1] = (float)(dev->dat[1]) * 49. / 1000. * 9.81;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800279e:	ee07 3a90 	vmov	s15, r3
 80027a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80027a6:	ee17 0a90 	vmov	r0, s15
 80027aa:	f7fd fecd 	bl	8000548 <__aeabi_f2d>
 80027ae:	f04f 0200 	mov.w	r2, #0
 80027b2:	4b2d      	ldr	r3, [pc, #180]	; (8002868 <h3l_convert+0x130>)
 80027b4:	f7fd ff20 	bl	80005f8 <__aeabi_dmul>
 80027b8:	4603      	mov	r3, r0
 80027ba:	460c      	mov	r4, r1
 80027bc:	4618      	mov	r0, r3
 80027be:	4621      	mov	r1, r4
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	4b29      	ldr	r3, [pc, #164]	; (800286c <h3l_convert+0x134>)
 80027c6:	f7fe f841 	bl	800084c <__aeabi_ddiv>
 80027ca:	4603      	mov	r3, r0
 80027cc:	460c      	mov	r4, r1
 80027ce:	4618      	mov	r0, r3
 80027d0:	4621      	mov	r1, r4
 80027d2:	a323      	add	r3, pc, #140	; (adr r3, 8002860 <h3l_convert+0x128>)
 80027d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d8:	f7fd ff0e 	bl	80005f8 <__aeabi_dmul>
 80027dc:	4603      	mov	r3, r0
 80027de:	460c      	mov	r4, r1
 80027e0:	4619      	mov	r1, r3
 80027e2:	4622      	mov	r2, r4
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	1d1c      	adds	r4, r3, #4
 80027e8:	4608      	mov	r0, r1
 80027ea:	4611      	mov	r1, r2
 80027ec:	f7fe f9dc 	bl	8000ba8 <__aeabi_d2f>
 80027f0:	4603      	mov	r3, r0
 80027f2:	6023      	str	r3, [r4, #0]
	out[2] = (float)(dev->dat[2]) * 49. / 1000. * 9.81;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80027fa:	ee07 3a90 	vmov	s15, r3
 80027fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002802:	ee17 0a90 	vmov	r0, s15
 8002806:	f7fd fe9f 	bl	8000548 <__aeabi_f2d>
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	4b16      	ldr	r3, [pc, #88]	; (8002868 <h3l_convert+0x130>)
 8002810:	f7fd fef2 	bl	80005f8 <__aeabi_dmul>
 8002814:	4603      	mov	r3, r0
 8002816:	460c      	mov	r4, r1
 8002818:	4618      	mov	r0, r3
 800281a:	4621      	mov	r1, r4
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	4b12      	ldr	r3, [pc, #72]	; (800286c <h3l_convert+0x134>)
 8002822:	f7fe f813 	bl	800084c <__aeabi_ddiv>
 8002826:	4603      	mov	r3, r0
 8002828:	460c      	mov	r4, r1
 800282a:	4618      	mov	r0, r3
 800282c:	4621      	mov	r1, r4
 800282e:	a30c      	add	r3, pc, #48	; (adr r3, 8002860 <h3l_convert+0x128>)
 8002830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002834:	f7fd fee0 	bl	80005f8 <__aeabi_dmul>
 8002838:	4603      	mov	r3, r0
 800283a:	460c      	mov	r4, r1
 800283c:	4619      	mov	r1, r3
 800283e:	4622      	mov	r2, r4
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	f103 0408 	add.w	r4, r3, #8
 8002846:	4608      	mov	r0, r1
 8002848:	4611      	mov	r1, r2
 800284a:	f7fe f9ad 	bl	8000ba8 <__aeabi_d2f>
 800284e:	4603      	mov	r3, r0
 8002850:	6023      	str	r3, [r4, #0]

	//printf("ax: %4.2f, ay: %4.2f, az: %4.2f\n",buffer[0],buffer[1],buffer[2]);

}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	bd90      	pop	{r4, r7, pc}
 800285a:	bf00      	nop
 800285c:	f3af 8000 	nop.w
 8002860:	51eb851f 	.word	0x51eb851f
 8002864:	40239eb8 	.word	0x40239eb8
 8002868:	40488000 	.word	0x40488000
 800286c:	408f4000 	.word	0x408f4000

08002870 <h3l_write>:


void h3l_write(struct h3l_dev * dev, uint8_t reg, uint8_t val)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af02      	add	r7, sp, #8
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	70fb      	strb	r3, [r7, #3]
 800287c:	4613      	mov	r3, r2
 800287e:	70bb      	strb	r3, [r7, #2]
	uint8_t _buf[2];
	//printf("writing to h3l: %d\n",val);
	_buf[0] = reg;
 8002880:	78fb      	ldrb	r3, [r7, #3]
 8002882:	733b      	strb	r3, [r7, #12]
	_buf[1] = val;
 8002884:	78bb      	ldrb	r3, [r7, #2]
 8002886:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, _buf, 2, dev->delay);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6858      	ldr	r0, [r3, #4]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	b299      	uxth	r1, r3
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	7a1b      	ldrb	r3, [r3, #8]
 8002896:	f107 020c 	add.w	r2, r7, #12
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	2302      	movs	r3, #2
 800289e:	f002 fd17 	bl	80052d0 <HAL_I2C_Master_Transmit>

};
 80028a2:	bf00      	nop
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <_get_accel_sensitivity>:
static float temperature_sensitivity = 326.8;

// *** Local functions *** //

// Used to convert raw accelerometer readings to G-force.
float _get_accel_sensitivity(enum icm20601_accel_g accel_g) {
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	4603      	mov	r3, r0
 80028b4:	71fb      	strb	r3, [r7, #7]
	float f = 0.0;
 80028b6:	f04f 0300 	mov.w	r3, #0
 80028ba:	60fb      	str	r3, [r7, #12]

  	switch (accel_g) {
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	2b03      	cmp	r3, #3
 80028c0:	d81a      	bhi.n	80028f8 <_get_accel_sensitivity+0x4c>
 80028c2:	a201      	add	r2, pc, #4	; (adr r2, 80028c8 <_get_accel_sensitivity+0x1c>)
 80028c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c8:	080028d9 	.word	0x080028d9
 80028cc:	080028e1 	.word	0x080028e1
 80028d0:	080028e9 	.word	0x080028e9
 80028d4:	080028f1 	.word	0x080028f1
  	case (ICM20601_ACCEL_RANGE_4G):
    		f = 8192.0;
 80028d8:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 80028dc:	60fb      	str	r3, [r7, #12]
    break;
 80028de:	e00b      	b.n	80028f8 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_8G):
    		f = 4096.0;
 80028e0:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 80028e4:	60fb      	str	r3, [r7, #12]
    break;
 80028e6:	e007      	b.n	80028f8 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_16G):
    		f = 2048.0;
 80028e8:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 80028ec:	60fb      	str	r3, [r7, #12]
    break;
 80028ee:	e003      	b.n	80028f8 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_32G):
    		f = 1024.0;
 80028f0:	f04f 4389 	mov.w	r3, #1149239296	; 0x44800000
 80028f4:	60fb      	str	r3, [r7, #12]
    break;
 80028f6:	bf00      	nop
  }
  return f;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	ee07 3a90 	vmov	s15, r3
}
 80028fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002902:	3714      	adds	r7, #20
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_get_gyro_sensitivity>:

// Used to convert raw gyroscope readings to degrees per second.
float _get_gyro_sensitivity(enum icm20601_gyro_dps gyro_dps) {
 800290c:	b480      	push	{r7}
 800290e:	b085      	sub	sp, #20
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
	float f = 0;
 8002916:	f04f 0300 	mov.w	r3, #0
 800291a:	60fb      	str	r3, [r7, #12]

	switch (gyro_dps) {
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	2b03      	cmp	r3, #3
 8002920:	d816      	bhi.n	8002950 <_get_gyro_sensitivity+0x44>
 8002922:	a201      	add	r2, pc, #4	; (adr r2, 8002928 <_get_gyro_sensitivity+0x1c>)
 8002924:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002928:	08002939 	.word	0x08002939
 800292c:	0800293f 	.word	0x0800293f
 8002930:	08002945 	.word	0x08002945
 8002934:	0800294b 	.word	0x0800294b
	case (ICM20601_GYRO_RANGE_500_DPS):
    		f = 65.5;
 8002938:	4b0a      	ldr	r3, [pc, #40]	; (8002964 <_get_gyro_sensitivity+0x58>)
 800293a:	60fb      	str	r3, [r7, #12]
	break;
 800293c:	e008      	b.n	8002950 <_get_gyro_sensitivity+0x44>
	case (ICM20601_GYRO_RANGE_1000_DPS):
    		f = 32.8;
 800293e:	4b0a      	ldr	r3, [pc, #40]	; (8002968 <_get_gyro_sensitivity+0x5c>)
 8002940:	60fb      	str	r3, [r7, #12]
    break;
 8002942:	e005      	b.n	8002950 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_2000_DPS):
    		f = 16.4;
 8002944:	4b09      	ldr	r3, [pc, #36]	; (800296c <_get_gyro_sensitivity+0x60>)
 8002946:	60fb      	str	r3, [r7, #12]
    break;
 8002948:	e002      	b.n	8002950 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_4000_DPS):
    		f = 8.2;
 800294a:	4b09      	ldr	r3, [pc, #36]	; (8002970 <_get_gyro_sensitivity+0x64>)
 800294c:	60fb      	str	r3, [r7, #12]
    break;
 800294e:	bf00      	nop
  }
  return f;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	ee07 3a90 	vmov	s15, r3
}
 8002956:	eeb0 0a67 	vmov.f32	s0, s15
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr
 8002964:	42830000 	.word	0x42830000
 8002968:	42033333 	.word	0x42033333
 800296c:	41833333 	.word	0x41833333
 8002970:	41033333 	.word	0x41033333

08002974 <_icm_read_bytes>:
  }
  return 1;
}

// Read bytes from MEMS
void _icm_read_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t* pData, uint16_t size){
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	607a      	str	r2, [r7, #4]
 800297e:	461a      	mov	r2, r3
 8002980:	460b      	mov	r3, r1
 8002982:	72fb      	strb	r3, [r7, #11]
 8002984:	4613      	mov	r3, r2
 8002986:	813b      	strh	r3, [r7, #8]
	reg = reg | 0x80;
 8002988:	7afb      	ldrb	r3, [r7, #11]
 800298a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800298e:	b2db      	uxtb	r3, r3
 8002990:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	889b      	ldrh	r3, [r3, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	4619      	mov	r1, r3
 800299e:	f002 fb2b 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6898      	ldr	r0, [r3, #8]
 80029a6:	f107 010b 	add.w	r1, r7, #11
 80029aa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80029ae:	2201      	movs	r2, #1
 80029b0:	f005 fa22 	bl	8007df8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6898      	ldr	r0, [r3, #8]
 80029b8:	893a      	ldrh	r2, [r7, #8]
 80029ba:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80029be:	6879      	ldr	r1, [r7, #4]
 80029c0:	f005 fb4e 	bl	8008060 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6818      	ldr	r0, [r3, #0]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	889b      	ldrh	r3, [r3, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	4619      	mov	r1, r3
 80029d0:	f002 fb12 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}

080029dc <_icm_write_bytes>:

// Write bytes to MEMS
void _icm_write_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t *pData, uint16_t size){
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	60f8      	str	r0, [r7, #12]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	461a      	mov	r2, r3
 80029e8:	460b      	mov	r3, r1
 80029ea:	72fb      	strb	r3, [r7, #11]
 80029ec:	4613      	mov	r3, r2
 80029ee:	813b      	strh	r3, [r7, #8]

	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6818      	ldr	r0, [r3, #0]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	889b      	ldrh	r3, [r3, #4]
 80029f8:	2200      	movs	r2, #0
 80029fa:	4619      	mov	r1, r3
 80029fc:	f002 fafc 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6898      	ldr	r0, [r3, #8]
 8002a04:	f107 010b 	add.w	r1, r7, #11
 8002a08:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	f005 f9f3 	bl	8007df8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6898      	ldr	r0, [r3, #8]
 8002a16:	893a      	ldrh	r2, [r7, #8]
 8002a18:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002a1c:	6879      	ldr	r1, [r7, #4]
 8002a1e:	f005 f9eb 	bl	8007df8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6818      	ldr	r0, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	889b      	ldrh	r3, [r3, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f002 fae3 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 8002a32:	bf00      	nop
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <icm20601_init>:


// *** Global Functions *** //

int8_t icm20601_init(struct icm20601_dev * dev) {
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b084      	sub	sp, #16
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	73fb      	strb	r3, [r7, #15]
	uint8_t r [1] = {0};
 8002a46:	2300      	movs	r3, #0
 8002a48:	733b      	strb	r3, [r7, #12]
	//  4. disable fifo
	//  5. configure chip
	//  6. enable accelerometer and gyroscope

	// full reset of chip
	tmp = SENS_reset; // 0x81
 8002a4a:	2381      	movs	r3, #129	; 0x81
 8002a4c:	73fb      	strb	r3, [r7, #15]
	_icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp , 1);
 8002a4e:	f107 020f 	add.w	r2, r7, #15
 8002a52:	2301      	movs	r3, #1
 8002a54:	216b      	movs	r1, #107	; 0x6b
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f7ff ffc0 	bl	80029dc <_icm_write_bytes>
	HAL_Delay(1);
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	f000 ffc9 	bl	80039f4 <HAL_Delay>

    // set clock to internal PLL
    tmp = SENS_internalpll; //0x01
 8002a62:	2301      	movs	r3, #1
 8002a64:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp, 1);
 8002a66:	f107 020f 	add.w	r2, r7, #15
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	216b      	movs	r1, #107	; 0x6b
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7ff ffb4 	bl	80029dc <_icm_write_bytes>
    HAL_Delay(1);
 8002a74:	2001      	movs	r0, #1
 8002a76:	f000 ffbd 	bl	80039f4 <HAL_Delay>

    // verify we are able to read from the chip
    _icm_read_bytes(dev, REG_WHO_AM_I, r, 1);
 8002a7a:	f107 020c 	add.w	r2, r7, #12
 8002a7e:	2301      	movs	r3, #1
 8002a80:	2175      	movs	r1, #117	; 0x75
 8002a82:	6878      	ldr	r0, [r7, #4]
 8002a84:	f7ff ff76 	bl	8002974 <_icm_read_bytes>
    if (r[0] != REG_WHO_AM_I_CONST) return 0;
 8002a88:	7b3b      	ldrb	r3, [r7, #12]
 8002a8a:	2bac      	cmp	r3, #172	; 0xac
 8002a8c:	d001      	beq.n	8002a92 <icm20601_init+0x58>
 8002a8e:	2300      	movs	r3, #0
 8002a90:	e093      	b.n	8002bba <icm20601_init+0x180>

    // place accel and gyro on standby
    tmp = SENS_standby; // 0x3F
 8002a92:	233f      	movs	r3, #63	; 0x3f
 8002a94:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp , 1);
 8002a96:	f107 020f 	add.w	r2, r7, #15
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	216c      	movs	r1, #108	; 0x6c
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f7ff ff9c 	bl	80029dc <_icm_write_bytes>

    // disable fifo
    tmp = SENS_nofifo; //0x00
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 8002aa8:	f107 020f 	add.w	r2, r7, #15
 8002aac:	2301      	movs	r3, #1
 8002aae:	216a      	movs	r1, #106	; 0x6a
 8002ab0:	6878      	ldr	r0, [r7, #4]
 8002ab2:	f7ff ff93 	bl	80029dc <_icm_write_bytes>

    // disable chip I2C communications
    tmp = SENS_disablei2c;	//0x41;
 8002ab6:	2341      	movs	r3, #65	; 0x41
 8002ab8:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 8002aba:	f107 020f 	add.w	r2, r7, #15
 8002abe:	2301      	movs	r3, #1
 8002ac0:	216a      	movs	r1, #106	; 0x6a
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff ff8a 	bl	80029dc <_icm_write_bytes>

    // Accelerometer filtering
    if (ICM20601_ACCEL_DLPF_BYPASS_1046_HZ == dev->accel_dlpf) {
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	7b1b      	ldrb	r3, [r3, #12]
 8002acc:	2b08      	cmp	r3, #8
 8002ace:	d102      	bne.n	8002ad6 <icm20601_init+0x9c>
      tmp = (0x01 << 3);
 8002ad0:	2308      	movs	r3, #8
 8002ad2:	73fb      	strb	r3, [r7, #15]
 8002ad4:	e002      	b.n	8002adc <icm20601_init+0xa2>
    }
    else {
      tmp = dev->accel_dlpf;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	7b1b      	ldrb	r3, [r3, #12]
 8002ada:	73fb      	strb	r3, [r7, #15]
    }
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_2, &tmp , 1);
 8002adc:	f107 020f 	add.w	r2, r7, #15
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	211d      	movs	r1, #29
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff ff79 	bl	80029dc <_icm_write_bytes>

    // Accelerometer range
    tmp = (dev->accel_g) << 3;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	7b5b      	ldrb	r3, [r3, #13]
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_1, &tmp , 1);
 8002af4:	f107 020f 	add.w	r2, r7, #15
 8002af8:	2301      	movs	r3, #1
 8002afa:	211c      	movs	r1, #28
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f7ff ff6d 	bl	80029dc <_icm_write_bytes>
    // Gyro filtering
    //tmp = ((dev->gyro_dps) << 3) | SENS_gyrofilter; // filter: 0x02
    //_icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);


    if (ICM20601_GYRO_DLPF_BYPASS_3281_HZ == dev->gyro_dlpf) {
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	7b9b      	ldrb	r3, [r3, #14]
 8002b06:	2b08      	cmp	r3, #8
 8002b08:	d119      	bne.n	8002b3e <icm20601_init+0x104>
    	// bypass dpf and set dps
        tmp = 0x00;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8002b0e:	f107 020f 	add.w	r2, r7, #15
 8002b12:	2301      	movs	r3, #1
 8002b14:	211a      	movs	r1, #26
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f7ff ff60 	bl	80029dc <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x02;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	7bdb      	ldrb	r3, [r3, #15]
 8002b20:	00db      	lsls	r3, r3, #3
 8002b22:	b25b      	sxtb	r3, r3
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	b25b      	sxtb	r3, r3
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8002b2e:	f107 020f 	add.w	r2, r7, #15
 8002b32:	2301      	movs	r3, #1
 8002b34:	211b      	movs	r1, #27
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f7ff ff50 	bl	80029dc <_icm_write_bytes>
 8002b3c:	e033      	b.n	8002ba6 <icm20601_init+0x16c>
     }
     else if (ICM20601_GYRO_DLPF_BYPASS_8173_HZ == dev->gyro_dlpf) {
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	7b9b      	ldrb	r3, [r3, #14]
 8002b42:	2b09      	cmp	r3, #9
 8002b44:	d119      	bne.n	8002b7a <icm20601_init+0x140>
        // bypass dpf and set dps
        tmp = 0x00;
 8002b46:	2300      	movs	r3, #0
 8002b48:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8002b4a:	f107 020f 	add.w	r2, r7, #15
 8002b4e:	2301      	movs	r3, #1
 8002b50:	211a      	movs	r1, #26
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f7ff ff42 	bl	80029dc <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x01;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	7bdb      	ldrb	r3, [r3, #15]
 8002b5c:	00db      	lsls	r3, r3, #3
 8002b5e:	b25b      	sxtb	r3, r3
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	b25b      	sxtb	r3, r3
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8002b6a:	f107 020f 	add.w	r2, r7, #15
 8002b6e:	2301      	movs	r3, #1
 8002b70:	211b      	movs	r1, #27
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff ff32 	bl	80029dc <_icm_write_bytes>
 8002b78:	e015      	b.n	8002ba6 <icm20601_init+0x16c>
     }
     else {
        // configure dpf and set dps
        tmp = dev->gyro_dlpf;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	7b9b      	ldrb	r3, [r3, #14]
 8002b7e:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8002b80:	f107 020f 	add.w	r2, r7, #15
 8002b84:	2301      	movs	r3, #1
 8002b86:	211a      	movs	r1, #26
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff ff27 	bl	80029dc <_icm_write_bytes>

        tmp = dev->gyro_dps << 3;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	7bdb      	ldrb	r3, [r3, #15]
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8002b98:	f107 020f 	add.w	r2, r7, #15
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	211b      	movs	r1, #27
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff ff1b 	bl	80029dc <_icm_write_bytes>
     }


    tmp = 0x00;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp, 1);
 8002baa:	f107 020f 	add.w	r2, r7, #15
 8002bae:	2301      	movs	r3, #1
 8002bb0:	216c      	movs	r1, #108	; 0x6c
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7ff ff12 	bl	80029dc <_icm_write_bytes>


    return 1;
 8002bb8:	2301      	movs	r3, #1
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}

08002bc2 <icm20601_read_accel_raw>:

// Read out raw acceleration data
void icm20601_read_accel_raw(struct icm20601_dev * dev, int16_t *accel){
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b084      	sub	sp, #16
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
 8002bca:	6039      	str	r1, [r7, #0]
	uint8_t accel_8bit [6] = { 0 };
 8002bcc:	f107 0308 	add.w	r3, r7, #8
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	601a      	str	r2, [r3, #0]
 8002bd4:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_ACCEL_XOUT_H, accel_8bit, 6);
 8002bd6:	f107 0208 	add.w	r2, r7, #8
 8002bda:	2306      	movs	r3, #6
 8002bdc:	213b      	movs	r1, #59	; 0x3b
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7ff fec8 	bl	8002974 <_icm_read_bytes>

	UINT8_TO_INT16(accel[0], accel_8bit[0], accel_8bit[1]);
 8002be4:	7a3b      	ldrb	r3, [r7, #8]
 8002be6:	b21a      	sxth	r2, r3
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	801a      	strh	r2, [r3, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bf2:	021b      	lsls	r3, r3, #8
 8002bf4:	b21a      	sxth	r2, r3
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	801a      	strh	r2, [r3, #0]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002c00:	7a7b      	ldrb	r3, [r7, #9]
 8002c02:	b21b      	sxth	r3, r3
 8002c04:	4313      	orrs	r3, r2
 8002c06:	b21a      	sxth	r2, r3
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[1], accel_8bit[2], accel_8bit[3]);
 8002c0c:	7aba      	ldrb	r2, [r7, #10]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	3302      	adds	r3, #2
 8002c12:	b212      	sxth	r2, r2
 8002c14:	801a      	strh	r2, [r3, #0]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	3302      	adds	r3, #2
 8002c1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c1e:	021a      	lsls	r2, r3, #8
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	3302      	adds	r3, #2
 8002c24:	b212      	sxth	r2, r2
 8002c26:	801a      	strh	r2, [r3, #0]
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	3302      	adds	r3, #2
 8002c2c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002c30:	7afb      	ldrb	r3, [r7, #11]
 8002c32:	b21a      	sxth	r2, r3
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	3302      	adds	r3, #2
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	b212      	sxth	r2, r2
 8002c3c:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[2], accel_8bit[4], accel_8bit[5]);
 8002c3e:	7b3a      	ldrb	r2, [r7, #12]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	3304      	adds	r3, #4
 8002c44:	b212      	sxth	r2, r2
 8002c46:	801a      	strh	r2, [r3, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002c50:	021a      	lsls	r2, r3, #8
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	3304      	adds	r3, #4
 8002c56:	b212      	sxth	r2, r2
 8002c58:	801a      	strh	r2, [r3, #0]
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002c62:	7b7b      	ldrb	r3, [r7, #13]
 8002c64:	b21a      	sxth	r2, r3
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	430a      	orrs	r2, r1
 8002c6c:	b212      	sxth	r2, r2
 8002c6e:	801a      	strh	r2, [r3, #0]
}
 8002c70:	bf00      	nop
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <icm20601_read_gyro_raw>:
    accel[1]  = ((float) accel_raw[1]) / accel_sensitivity;
    accel[2]  = ((float) accel_raw[2]) / accel_sensitivity;
}

// Read out raw gyro data
void icm20601_read_gyro_raw(struct icm20601_dev * dev, int16_t *gyro){
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
	uint8_t gyro_8bit [6] = { 0 };
 8002c82:	f107 0308 	add.w	r3, r7, #8
 8002c86:	2200      	movs	r2, #0
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_GYRO_XOUT_H, gyro_8bit, 6);
 8002c8c:	f107 0208 	add.w	r2, r7, #8
 8002c90:	2306      	movs	r3, #6
 8002c92:	2143      	movs	r1, #67	; 0x43
 8002c94:	6878      	ldr	r0, [r7, #4]
 8002c96:	f7ff fe6d 	bl	8002974 <_icm_read_bytes>

	UINT8_TO_INT16(gyro[0], gyro_8bit[0], gyro_8bit[1]);
 8002c9a:	7a3b      	ldrb	r3, [r7, #8]
 8002c9c:	b21a      	sxth	r2, r3
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	801a      	strh	r2, [r3, #0]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ca8:	021b      	lsls	r3, r3, #8
 8002caa:	b21a      	sxth	r2, r3
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	801a      	strh	r2, [r3, #0]
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002cb6:	7a7b      	ldrb	r3, [r7, #9]
 8002cb8:	b21b      	sxth	r3, r3
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	b21a      	sxth	r2, r3
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[1], gyro_8bit[2], gyro_8bit[3]);
 8002cc2:	7aba      	ldrb	r2, [r7, #10]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	b212      	sxth	r2, r2
 8002cca:	801a      	strh	r2, [r3, #0]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	3302      	adds	r3, #2
 8002cd0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002cd4:	021a      	lsls	r2, r3, #8
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	3302      	adds	r3, #2
 8002cda:	b212      	sxth	r2, r2
 8002cdc:	801a      	strh	r2, [r3, #0]
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	3302      	adds	r3, #2
 8002ce2:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002ce6:	7afb      	ldrb	r3, [r7, #11]
 8002ce8:	b21a      	sxth	r2, r3
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	3302      	adds	r3, #2
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	b212      	sxth	r2, r2
 8002cf2:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[2], gyro_8bit[4], gyro_8bit[5]);
 8002cf4:	7b3a      	ldrb	r2, [r7, #12]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	3304      	adds	r3, #4
 8002cfa:	b212      	sxth	r2, r2
 8002cfc:	801a      	strh	r2, [r3, #0]
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	3304      	adds	r3, #4
 8002d02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d06:	021a      	lsls	r2, r3, #8
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	b212      	sxth	r2, r2
 8002d0e:	801a      	strh	r2, [r3, #0]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	3304      	adds	r3, #4
 8002d14:	f9b3 1000 	ldrsh.w	r1, [r3]
 8002d18:	7b7b      	ldrb	r3, [r7, #13]
 8002d1a:	b21a      	sxth	r2, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	3304      	adds	r3, #4
 8002d20:	430a      	orrs	r2, r1
 8002d22:	b212      	sxth	r2, r2
 8002d24:	801a      	strh	r2, [r3, #0]
}
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <icm20601_read_temp_raw>:
    gyro[1]  = ((float) gyro_raw[1]) / gyro_sensitivity;
    gyro[2]  = ((float) gyro_raw[2]) / gyro_sensitivity;
}

// Read out raw temperature data
void icm20601_read_temp_raw(struct icm20601_dev * dev, int16_t *temp){
 8002d2e:	b580      	push	{r7, lr}
 8002d30:	b084      	sub	sp, #16
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
 8002d36:	6039      	str	r1, [r7, #0]
	uint8_t temp_8bit [2] = { 0 };
 8002d38:	2300      	movs	r3, #0
 8002d3a:	81bb      	strh	r3, [r7, #12]
	_icm_read_bytes(dev, REG_TEMP_OUT_H, temp_8bit, 2);
 8002d3c:	f107 020c 	add.w	r2, r7, #12
 8002d40:	2302      	movs	r3, #2
 8002d42:	2141      	movs	r1, #65	; 0x41
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff fe15 	bl	8002974 <_icm_read_bytes>

	UINT8_TO_INT16(*temp, temp_8bit[0], temp_8bit[1]);
 8002d4a:	7b3b      	ldrb	r3, [r7, #12]
 8002d4c:	b21a      	sxth	r2, r3
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	801a      	strh	r2, [r3, #0]
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d58:	021b      	lsls	r3, r3, #8
 8002d5a:	b21a      	sxth	r2, r3
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	801a      	strh	r2, [r3, #0]
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002d66:	7b7b      	ldrb	r3, [r7, #13]
 8002d68:	b21b      	sxth	r3, r3
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	b21a      	sxth	r2, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	801a      	strh	r2, [r3, #0]
}
 8002d72:	bf00      	nop
 8002d74:	3710      	adds	r7, #16
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	0000      	movs	r0, r0
 8002d7c:	0000      	movs	r0, r0
	...

08002d80 <icm20601_read_data>:

	*temp = ((float)temperature_raw) / temperature_sensitivity + 25.0; // TEMP_degC = ((TEMP_OUT  RoomTemp_Offset)/Temp_Sensitivity) + 25degC
}

void icm20601_read_data(struct icm20601_dev * dev, float * buf)
{
 8002d80:	b590      	push	{r4, r7, lr}
 8002d82:	b089      	sub	sp, #36	; 0x24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
	int16_t temperature_raw;
	icm20601_read_temp_raw(dev, &temperature_raw);
 8002d8a:	f107 0316 	add.w	r3, r7, #22
 8002d8e:	4619      	mov	r1, r3
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f7ff ffcc 	bl	8002d2e <icm20601_read_temp_raw>
	buf[0] = ((float)temperature_raw) / temperature_sensitivity + 25.0;
 8002d96:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002d9a:	ee07 3a90 	vmov	s15, r3
 8002d9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002da2:	4b61      	ldr	r3, [pc, #388]	; (8002f28 <icm20601_read_data+0x1a8>)
 8002da4:	ed93 7a00 	vldr	s14, [r3]
 8002da8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002dac:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002db0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	edc3 7a00 	vstr	s15, [r3]
	float accel_sensitivity;
	int16_t accel_raw[3] = { 0 };
 8002dba:	f107 0310 	add.w	r3, r7, #16
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	809a      	strh	r2, [r3, #4]

	accel_sensitivity = _get_accel_sensitivity(dev->accel_g);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	7b5b      	ldrb	r3, [r3, #13]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff fd6f 	bl	80028ac <_get_accel_sensitivity>
 8002dce:	ed87 0a07 	vstr	s0, [r7, #28]

  	icm20601_read_accel_raw(dev, accel_raw);
 8002dd2:	f107 0310 	add.w	r3, r7, #16
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff fef2 	bl	8002bc2 <icm20601_read_accel_raw>

    buf[1] = ((float) accel_raw[0]) / accel_sensitivity * 9.81;
 8002dde:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002dea:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dee:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002df2:	ee16 0a90 	vmov	r0, s13
 8002df6:	f7fd fba7 	bl	8000548 <__aeabi_f2d>
 8002dfa:	a349      	add	r3, pc, #292	; (adr r3, 8002f20 <icm20601_read_data+0x1a0>)
 8002dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e00:	f7fd fbfa 	bl	80005f8 <__aeabi_dmul>
 8002e04:	4603      	mov	r3, r0
 8002e06:	460c      	mov	r4, r1
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4622      	mov	r2, r4
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	1d1c      	adds	r4, r3, #4
 8002e10:	4608      	mov	r0, r1
 8002e12:	4611      	mov	r1, r2
 8002e14:	f7fd fec8 	bl	8000ba8 <__aeabi_d2f>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	6023      	str	r3, [r4, #0]
    buf[2]  = ((float) accel_raw[1]) / accel_sensitivity * 9.81;
 8002e1c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002e20:	ee07 3a90 	vmov	s15, r3
 8002e24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e28:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e2c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e30:	ee16 0a90 	vmov	r0, s13
 8002e34:	f7fd fb88 	bl	8000548 <__aeabi_f2d>
 8002e38:	a339      	add	r3, pc, #228	; (adr r3, 8002f20 <icm20601_read_data+0x1a0>)
 8002e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e3e:	f7fd fbdb 	bl	80005f8 <__aeabi_dmul>
 8002e42:	4603      	mov	r3, r0
 8002e44:	460c      	mov	r4, r1
 8002e46:	4619      	mov	r1, r3
 8002e48:	4622      	mov	r2, r4
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	f103 0408 	add.w	r4, r3, #8
 8002e50:	4608      	mov	r0, r1
 8002e52:	4611      	mov	r1, r2
 8002e54:	f7fd fea8 	bl	8000ba8 <__aeabi_d2f>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	6023      	str	r3, [r4, #0]
    buf[3]  = ((float) accel_raw[2]) / accel_sensitivity * 9.81 ;
 8002e5c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002e60:	ee07 3a90 	vmov	s15, r3
 8002e64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e68:	edd7 7a07 	vldr	s15, [r7, #28]
 8002e6c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002e70:	ee16 0a90 	vmov	r0, s13
 8002e74:	f7fd fb68 	bl	8000548 <__aeabi_f2d>
 8002e78:	a329      	add	r3, pc, #164	; (adr r3, 8002f20 <icm20601_read_data+0x1a0>)
 8002e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7e:	f7fd fbbb 	bl	80005f8 <__aeabi_dmul>
 8002e82:	4603      	mov	r3, r0
 8002e84:	460c      	mov	r4, r1
 8002e86:	4619      	mov	r1, r3
 8002e88:	4622      	mov	r2, r4
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	f103 040c 	add.w	r4, r3, #12
 8002e90:	4608      	mov	r0, r1
 8002e92:	4611      	mov	r1, r2
 8002e94:	f7fd fe88 	bl	8000ba8 <__aeabi_d2f>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	6023      	str	r3, [r4, #0]

	float gyro_sensitivity;
	int16_t gyro_raw[3] = { 0 };
 8002e9c:	f107 0308 	add.w	r3, r7, #8
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	809a      	strh	r2, [r3, #4]

	gyro_sensitivity = _get_gyro_sensitivity(dev->accel_g);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	7b5b      	ldrb	r3, [r3, #13]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7ff fd2e 	bl	800290c <_get_gyro_sensitivity>
 8002eb0:	ed87 0a06 	vstr	s0, [r7, #24]

  	icm20601_read_gyro_raw(dev, gyro_raw);
 8002eb4:	f107 0308 	add.w	r3, r7, #8
 8002eb8:	4619      	mov	r1, r3
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f7ff fedc 	bl	8002c78 <icm20601_read_gyro_raw>

    buf[4] = ((float) gyro_raw[0]) / gyro_sensitivity;
 8002ec0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8002ec4:	ee07 3a90 	vmov	s15, r3
 8002ec8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	3310      	adds	r3, #16
 8002ed0:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ed8:	edc3 7a00 	vstr	s15, [r3]
    buf[5]  = ((float) gyro_raw[1]) / gyro_sensitivity;
 8002edc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002ee0:	ee07 3a90 	vmov	s15, r3
 8002ee4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	3314      	adds	r3, #20
 8002eec:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ef4:	edc3 7a00 	vstr	s15, [r3]
    buf[6]  = ((float) gyro_raw[2]) / gyro_sensitivity;
 8002ef8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002efc:	ee07 3a90 	vmov	s15, r3
 8002f00:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	3318      	adds	r3, #24
 8002f08:	ed97 7a06 	vldr	s14, [r7, #24]
 8002f0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002f10:	edc3 7a00 	vstr	s15, [r3]
}
 8002f14:	bf00      	nop
 8002f16:	3724      	adds	r7, #36	; 0x24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd90      	pop	{r4, r7, pc}
 8002f1c:	f3af 8000 	nop.w
 8002f20:	51eb851f 	.word	0x51eb851f
 8002f24:	40239eb8 	.word	0x40239eb8
 8002f28:	20000114 	.word	0x20000114

08002f2c <toggle>:
 *      Author: linus
 */

#include "devices/LED.h"

void toggle(struct LED_dev * ctrl){
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(ctrl->LED_port, ctrl->LED_pin);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	889b      	ldrh	r3, [r3, #4]
 8002f3c:	4619      	mov	r1, r3
 8002f3e:	4610      	mov	r0, r2
 8002f40:	f002 f873 	bl	800502a <HAL_GPIO_TogglePin>
}
 8002f44:	bf00      	nop
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <turn_on>:

void turn_on(struct LED_dev * ctrl){
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_SET);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6818      	ldr	r0, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	889b      	ldrh	r3, [r3, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	4619      	mov	r1, r3
 8002f60:	f002 f84a 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 8002f64:	bf00      	nop
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <turn_off>:

void turn_off(struct LED_dev * ctrl){
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_RESET);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6818      	ldr	r0, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	889b      	ldrh	r3, [r3, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	4619      	mov	r1, r3
 8002f80:	f002 f83a 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 8002f84:	bf00      	nop
 8002f86:	3708      	adds	r7, #8
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <ms5607_init>:

#include <devices/MS5607.h>


uint8_t ms5607_init(struct ms5607_dev * dev)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af02      	add	r7, sp, #8
 8002f92:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f002 fdeb 	bl	8005b74 <HAL_I2C_GetState>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b20      	cmp	r3, #32
 8002fa2:	d003      	beq.n	8002fac <ms5607_init+0x20>
	{
		printf("i2c not ready!\n");
 8002fa4:	484a      	ldr	r0, [pc, #296]	; (80030d0 <ms5607_init+0x144>)
 8002fa6:	f007 f88b 	bl	800a0c0 <puts>
 8002faa:	e002      	b.n	8002fb2 <ms5607_init+0x26>
	} else {
		printf("i2c is ready!\n");
 8002fac:	4849      	ldr	r0, [pc, #292]	; (80030d4 <ms5607_init+0x148>)
 8002fae:	f007 f887 	bl	800a0c0 <puts>
	}
	HAL_StatusTypeDef _ret;
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->addr);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6858      	ldr	r0, [r3, #4]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	b299      	uxth	r1, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	781b      	ldrb	r3, [r3, #0]
 8002fc0:	220a      	movs	r2, #10
 8002fc2:	f002 fca9 	bl	8005918 <HAL_I2C_IsDeviceReady>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	74fb      	strb	r3, [r7, #19]
	if ( _ret != HAL_OK )
 8002fca:	7cfb      	ldrb	r3, [r7, #19]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d009      	beq.n	8002fe4 <ms5607_init+0x58>
	{
		printf("BARO setup fail\n");
 8002fd0:	4841      	ldr	r0, [pc, #260]	; (80030d8 <ms5607_init+0x14c>)
 8002fd2:	f007 f875 	bl	800a0c0 <puts>
		printf("Errorcode: %d\n", _ret);
 8002fd6:	7cfb      	ldrb	r3, [r7, #19]
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4840      	ldr	r0, [pc, #256]	; (80030dc <ms5607_init+0x150>)
 8002fdc:	f006 fffc 	bl	8009fd8 <iprintf>
		return 0;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	e070      	b.n	80030c6 <ms5607_init+0x13a>

	//get factory calibration data
	//reset (advised in datasheet)

	uint8_t reset_code[1];
	reset_code[0] = 0x1E;
 8002fe4:	231e      	movs	r3, #30
 8002fe6:	743b      	strb	r3, [r7, #16]
	_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, reset_code, 1, dev->delay);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6858      	ldr	r0, [r3, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	b299      	uxth	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	7a1b      	ldrb	r3, [r3, #8]
 8002ff6:	f107 0210 	add.w	r2, r7, #16
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	f002 f967 	bl	80052d0 <HAL_I2C_Master_Transmit>
 8003002:	4603      	mov	r3, r0
 8003004:	74fb      	strb	r3, [r7, #19]

	HAL_Delay(100);
 8003006:	2064      	movs	r0, #100	; 0x64
 8003008:	f000 fcf4 	bl	80039f4 <HAL_Delay>

	//get each calibration value (c1 - c6 in datasheet)
	uint8_t get_add;
	uint8_t buf[2];

	for(int i = 1; i < 7; i++){
 800300c:	2301      	movs	r3, #1
 800300e:	617b      	str	r3, [r7, #20]
 8003010:	e043      	b.n	800309a <ms5607_init+0x10e>

		//standard commands (see datasheet)
		get_add = 0b10100000;
 8003012:	23a0      	movs	r3, #160	; 0xa0
 8003014:	73fb      	strb	r3, [r7, #15]
		get_add = get_add + 2*i;
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	b2db      	uxtb	r3, r3
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	b2da      	uxtb	r2, r3
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	4413      	add	r3, r2
 8003022:	b2db      	uxtb	r3, r3
 8003024:	73fb      	strb	r3, [r7, #15]

		_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &get_add, 1, dev->delay);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6858      	ldr	r0, [r3, #4]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	781b      	ldrb	r3, [r3, #0]
 800302e:	b299      	uxth	r1, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	7a1b      	ldrb	r3, [r3, #8]
 8003034:	f107 020f 	add.w	r2, r7, #15
 8003038:	9300      	str	r3, [sp, #0]
 800303a:	2301      	movs	r3, #1
 800303c:	f002 f948 	bl	80052d0 <HAL_I2C_Master_Transmit>
 8003040:	4603      	mov	r3, r0
 8003042:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(15);
 8003044:	200f      	movs	r0, #15
 8003046:	f000 fcd5 	bl	80039f4 <HAL_Delay>
		_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6858      	ldr	r0, [r3, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	b299      	uxth	r1, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	7a1b      	ldrb	r3, [r3, #8]
 8003058:	f107 020c 	add.w	r2, r7, #12
 800305c:	9300      	str	r3, [sp, #0]
 800305e:	2302      	movs	r3, #2
 8003060:	f002 fa34 	bl	80054cc <HAL_I2C_Master_Receive>
 8003064:	4603      	mov	r3, r0
 8003066:	74fb      	strb	r3, [r7, #19]
		dev->cal[i-1] = (uint16_t)(buf[0] << 8) | buf[1];
 8003068:	7b3b      	ldrb	r3, [r7, #12]
 800306a:	b29b      	uxth	r3, r3
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	b299      	uxth	r1, r3
 8003070:	7b7b      	ldrb	r3, [r7, #13]
 8003072:	b29a      	uxth	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3b01      	subs	r3, #1
 8003078:	430a      	orrs	r2, r1
 800307a:	b291      	uxth	r1, r2
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	3304      	adds	r3, #4
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	4413      	add	r3, r2
 8003084:	460a      	mov	r2, r1
 8003086:	805a      	strh	r2, [r3, #2]

		if ( _ret != HAL_OK )
 8003088:	7cfb      	ldrb	r3, [r7, #19]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d002      	beq.n	8003094 <ms5607_init+0x108>
			{
				printf("MS5607 cal read fail\n");
 800308e:	4814      	ldr	r0, [pc, #80]	; (80030e0 <ms5607_init+0x154>)
 8003090:	f007 f816 	bl	800a0c0 <puts>
	for(int i = 1; i < 7; i++){
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	3301      	adds	r3, #1
 8003098:	617b      	str	r3, [r7, #20]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2b06      	cmp	r3, #6
 800309e:	ddb8      	ble.n	8003012 <ms5607_init+0x86>
			}
	}


	printf("BARO setup success\n");
 80030a0:	4810      	ldr	r0, [pc, #64]	; (80030e4 <ms5607_init+0x158>)
 80030a2:	f007 f80d 	bl	800a0c0 <puts>

	buf[0] = 0x44;
 80030a6:	2344      	movs	r3, #68	; 0x44
 80030a8:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6858      	ldr	r0, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	b299      	uxth	r1, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	7a1b      	ldrb	r3, [r3, #8]
 80030b8:	f107 020c 	add.w	r2, r7, #12
 80030bc:	9300      	str	r3, [sp, #0]
 80030be:	2301      	movs	r3, #1
 80030c0:	f002 f906 	bl	80052d0 <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
	return 1;
 80030c4:	2301      	movs	r3, #1
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3718      	adds	r7, #24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	0800bff0 	.word	0x0800bff0
 80030d4:	0800c000 	.word	0x0800c000
 80030d8:	0800c010 	.word	0x0800c010
 80030dc:	0800c020 	.word	0x0800c020
 80030e0:	0800c030 	.word	0x0800c030
 80030e4:	0800c048 	.word	0x0800c048

080030e8 <ms5607_prep_pressure>:

void ms5607_prep_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b086      	sub	sp, #24
 80030ec:	af02      	add	r7, sp, #8
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 80030f2:	2300      	movs	r3, #0
 80030f4:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6858      	ldr	r0, [r3, #4]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	b299      	uxth	r1, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	7a1b      	ldrb	r3, [r3, #8]
 8003104:	f107 020c 	add.w	r2, r7, #12
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2301      	movs	r3, #1
 800310c:	f002 f8e0 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6858      	ldr	r0, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	b299      	uxth	r1, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	7a1b      	ldrb	r3, [r3, #8]
 800311e:	f107 020c 	add.w	r2, r7, #12
 8003122:	9300      	str	r3, [sp, #0]
 8003124:	2303      	movs	r3, #3
 8003126:	f002 f9d1 	bl	80054cc <HAL_I2C_Master_Receive>

	dev->D1 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 800312a:	7b3b      	ldrb	r3, [r7, #12]
 800312c:	041b      	lsls	r3, r3, #16
 800312e:	461a      	mov	r2, r3
 8003130:	7b7b      	ldrb	r3, [r7, #13]
 8003132:	021b      	lsls	r3, r3, #8
 8003134:	4313      	orrs	r3, r2
 8003136:	7bba      	ldrb	r2, [r7, #14]
 8003138:	431a      	orrs	r2, r3
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	619a      	str	r2, [r3, #24]
	dat[0] = buf[0];
 800313e:	7b3a      	ldrb	r2, [r7, #12]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	701a      	strb	r2, [r3, #0]
	dat[1] = buf[1];
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	3301      	adds	r3, #1
 8003148:	7b7a      	ldrb	r2, [r7, #13]
 800314a:	701a      	strb	r2, [r3, #0]
	dat[2] = buf[2];
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	3302      	adds	r3, #2
 8003150:	7bba      	ldrb	r2, [r7, #14]
 8003152:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x54;
 8003154:	2354      	movs	r3, #84	; 0x54
 8003156:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6858      	ldr	r0, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	b299      	uxth	r1, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	7a1b      	ldrb	r3, [r3, #8]
 8003166:	f107 020c 	add.w	r2, r7, #12
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	2301      	movs	r3, #1
 800316e:	f002 f8af 	bl	80052d0 <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <ms5607_read_pressure>:

void ms5607_read_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b086      	sub	sp, #24
 800317e:	af02      	add	r7, sp, #8
 8003180:	6078      	str	r0, [r7, #4]
 8003182:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 8003184:	2300      	movs	r3, #0
 8003186:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6858      	ldr	r0, [r3, #4]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	b299      	uxth	r1, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7a1b      	ldrb	r3, [r3, #8]
 8003196:	f107 020c 	add.w	r2, r7, #12
 800319a:	9300      	str	r3, [sp, #0]
 800319c:	2301      	movs	r3, #1
 800319e:	f002 f897 	bl	80052d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6858      	ldr	r0, [r3, #4]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	b299      	uxth	r1, r3
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	7a1b      	ldrb	r3, [r3, #8]
 80031b0:	f107 020c 	add.w	r2, r7, #12
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	2303      	movs	r3, #3
 80031b8:	f002 f988 	bl	80054cc <HAL_I2C_Master_Receive>

	dev->D2 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 80031bc:	7b3b      	ldrb	r3, [r7, #12]
 80031be:	041b      	lsls	r3, r3, #16
 80031c0:	461a      	mov	r2, r3
 80031c2:	7b7b      	ldrb	r3, [r7, #13]
 80031c4:	021b      	lsls	r3, r3, #8
 80031c6:	4313      	orrs	r3, r2
 80031c8:	7bba      	ldrb	r2, [r7, #14]
 80031ca:	431a      	orrs	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	61da      	str	r2, [r3, #28]
	dat[3] = buf[0];
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	3303      	adds	r3, #3
 80031d4:	7b3a      	ldrb	r2, [r7, #12]
 80031d6:	701a      	strb	r2, [r3, #0]
	dat[4] = buf[1];
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	3304      	adds	r3, #4
 80031dc:	7b7a      	ldrb	r2, [r7, #13]
 80031de:	701a      	strb	r2, [r3, #0]
	dat[5] = buf[2];
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	3305      	adds	r3, #5
 80031e4:	7bba      	ldrb	r2, [r7, #14]
 80031e6:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x44;
 80031e8:	2344      	movs	r3, #68	; 0x44
 80031ea:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6858      	ldr	r0, [r3, #4]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	b299      	uxth	r1, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	7a1b      	ldrb	r3, [r3, #8]
 80031fa:	f107 020c 	add.w	r2, r7, #12
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	2301      	movs	r3, #1
 8003202:	f002 f865 	bl	80052d0 <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 8003206:	bf00      	nop
 8003208:	3710      	adds	r7, #16
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
	...

08003210 <ms5607_convert>:

void ms5607_convert(struct ms5607_dev * dev, float * p, float * t)
{
 8003210:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003214:	b092      	sub	sp, #72	; 0x48
 8003216:	af00      	add	r7, sp, #0
 8003218:	60f8      	str	r0, [r7, #12]
 800321a:	60b9      	str	r1, [r7, #8]
 800321c:	607a      	str	r2, [r7, #4]
	//calculate calibration values
	uint16_t c1 = dev->cal[0];
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	895b      	ldrh	r3, [r3, #10]
 8003222:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t c2 = dev->cal[1];
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	899b      	ldrh	r3, [r3, #12]
 8003228:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t c3 = dev->cal[2];
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	89db      	ldrh	r3, [r3, #14]
 800322e:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t c4 = dev->cal[3];
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8a1b      	ldrh	r3, [r3, #16]
 8003234:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t c5 = dev->cal[4];
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8a5b      	ldrh	r3, [r3, #18]
 800323a:	867b      	strh	r3, [r7, #50]	; 0x32
	uint16_t c6 = dev->cal[5];
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8a9b      	ldrh	r3, [r3, #20]
 8003240:	863b      	strh	r3, [r7, #48]	; 0x30

	uint32_t D1 = dev->D1;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	699b      	ldr	r3, [r3, #24]
 8003246:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t D2 = dev->D2;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	62bb      	str	r3, [r7, #40]	; 0x28

	//calculations from datasheet
	float dt = (float)D2 - c5 * 256.0;
 800324e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003250:	ee07 3a90 	vmov	s15, r3
 8003254:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003258:	ee17 0a90 	vmov	r0, s15
 800325c:	f7fd f974 	bl	8000548 <__aeabi_f2d>
 8003260:	4604      	mov	r4, r0
 8003262:	460d      	mov	r5, r1
 8003264:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003266:	4618      	mov	r0, r3
 8003268:	f7fd f95c 	bl	8000524 <__aeabi_i2d>
 800326c:	f04f 0200 	mov.w	r2, #0
 8003270:	4bd9      	ldr	r3, [pc, #868]	; (80035d8 <ms5607_convert+0x3c8>)
 8003272:	f7fd f9c1 	bl	80005f8 <__aeabi_dmul>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	4620      	mov	r0, r4
 800327c:	4629      	mov	r1, r5
 800327e:	f7fd f803 	bl	8000288 <__aeabi_dsub>
 8003282:	4603      	mov	r3, r0
 8003284:	460c      	mov	r4, r1
 8003286:	4618      	mov	r0, r3
 8003288:	4621      	mov	r1, r4
 800328a:	f7fd fc8d 	bl	8000ba8 <__aeabi_d2f>
 800328e:	4603      	mov	r3, r0
 8003290:	627b      	str	r3, [r7, #36]	; 0x24
	float OFF = c2 * pow(2.0, 17) + (c4 * dt)/64.0;
 8003292:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003294:	4618      	mov	r0, r3
 8003296:	f7fd f945 	bl	8000524 <__aeabi_i2d>
 800329a:	f04f 0200 	mov.w	r2, #0
 800329e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 80032a2:	f7fd f9a9 	bl	80005f8 <__aeabi_dmul>
 80032a6:	4603      	mov	r3, r0
 80032a8:	460c      	mov	r4, r1
 80032aa:	4625      	mov	r5, r4
 80032ac:	461c      	mov	r4, r3
 80032ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80032b0:	ee07 3a90 	vmov	s15, r3
 80032b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80032b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80032bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032c0:	ee17 0a90 	vmov	r0, s15
 80032c4:	f7fd f940 	bl	8000548 <__aeabi_f2d>
 80032c8:	f04f 0200 	mov.w	r2, #0
 80032cc:	4bc3      	ldr	r3, [pc, #780]	; (80035dc <ms5607_convert+0x3cc>)
 80032ce:	f7fd fabd 	bl	800084c <__aeabi_ddiv>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4620      	mov	r0, r4
 80032d8:	4629      	mov	r1, r5
 80032da:	f7fc ffd7 	bl	800028c <__adddf3>
 80032de:	4603      	mov	r3, r0
 80032e0:	460c      	mov	r4, r1
 80032e2:	4618      	mov	r0, r3
 80032e4:	4621      	mov	r1, r4
 80032e6:	f7fd fc5f 	bl	8000ba8 <__aeabi_d2f>
 80032ea:	4603      	mov	r3, r0
 80032ec:	623b      	str	r3, [r7, #32]
	float SENS = c1 * pow(2.0, 16) + (c3 * dt)/128.0;
 80032ee:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fd f917 	bl	8000524 <__aeabi_i2d>
 80032f6:	f04f 0200 	mov.w	r2, #0
 80032fa:	4bb9      	ldr	r3, [pc, #740]	; (80035e0 <ms5607_convert+0x3d0>)
 80032fc:	f7fd f97c 	bl	80005f8 <__aeabi_dmul>
 8003300:	4603      	mov	r3, r0
 8003302:	460c      	mov	r4, r1
 8003304:	4625      	mov	r5, r4
 8003306:	461c      	mov	r4, r3
 8003308:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800330a:	ee07 3a90 	vmov	s15, r3
 800330e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003312:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800331a:	ee17 0a90 	vmov	r0, s15
 800331e:	f7fd f913 	bl	8000548 <__aeabi_f2d>
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	4baf      	ldr	r3, [pc, #700]	; (80035e4 <ms5607_convert+0x3d4>)
 8003328:	f7fd fa90 	bl	800084c <__aeabi_ddiv>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4620      	mov	r0, r4
 8003332:	4629      	mov	r1, r5
 8003334:	f7fc ffaa 	bl	800028c <__adddf3>
 8003338:	4603      	mov	r3, r0
 800333a:	460c      	mov	r4, r1
 800333c:	4618      	mov	r0, r3
 800333e:	4621      	mov	r1, r4
 8003340:	f7fd fc32 	bl	8000ba8 <__aeabi_d2f>
 8003344:	4603      	mov	r3, r0
 8003346:	61fb      	str	r3, [r7, #28]
	float TEMP = 2000.0 + dt * c6/(pow(2.0, 23));
 8003348:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800334a:	ee07 3a90 	vmov	s15, r3
 800334e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003352:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335a:	ee17 0a90 	vmov	r0, s15
 800335e:	f7fd f8f3 	bl	8000548 <__aeabi_f2d>
 8003362:	f04f 0200 	mov.w	r2, #0
 8003366:	4ba0      	ldr	r3, [pc, #640]	; (80035e8 <ms5607_convert+0x3d8>)
 8003368:	f7fd fa70 	bl	800084c <__aeabi_ddiv>
 800336c:	4603      	mov	r3, r0
 800336e:	460c      	mov	r4, r1
 8003370:	4618      	mov	r0, r3
 8003372:	4621      	mov	r1, r4
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	4b9c      	ldr	r3, [pc, #624]	; (80035ec <ms5607_convert+0x3dc>)
 800337a:	f7fc ff87 	bl	800028c <__adddf3>
 800337e:	4603      	mov	r3, r0
 8003380:	460c      	mov	r4, r1
 8003382:	4618      	mov	r0, r3
 8003384:	4621      	mov	r1, r4
 8003386:	f7fd fc0f 	bl	8000ba8 <__aeabi_d2f>
 800338a:	4603      	mov	r3, r0
 800338c:	61bb      	str	r3, [r7, #24]
	float pressure = ((float)D1 * SENS/(pow(2.0, 21)) - OFF)/(pow(2.0, 15));
 800338e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003390:	ee07 3a90 	vmov	s15, r3
 8003394:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003398:	edd7 7a07 	vldr	s15, [r7, #28]
 800339c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a0:	ee17 0a90 	vmov	r0, s15
 80033a4:	f7fd f8d0 	bl	8000548 <__aeabi_f2d>
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	4b90      	ldr	r3, [pc, #576]	; (80035f0 <ms5607_convert+0x3e0>)
 80033ae:	f7fd fa4d 	bl	800084c <__aeabi_ddiv>
 80033b2:	4603      	mov	r3, r0
 80033b4:	460c      	mov	r4, r1
 80033b6:	4625      	mov	r5, r4
 80033b8:	461c      	mov	r4, r3
 80033ba:	6a38      	ldr	r0, [r7, #32]
 80033bc:	f7fd f8c4 	bl	8000548 <__aeabi_f2d>
 80033c0:	4602      	mov	r2, r0
 80033c2:	460b      	mov	r3, r1
 80033c4:	4620      	mov	r0, r4
 80033c6:	4629      	mov	r1, r5
 80033c8:	f7fc ff5e 	bl	8000288 <__aeabi_dsub>
 80033cc:	4603      	mov	r3, r0
 80033ce:	460c      	mov	r4, r1
 80033d0:	4618      	mov	r0, r3
 80033d2:	4621      	mov	r1, r4
 80033d4:	f04f 0200 	mov.w	r2, #0
 80033d8:	4b86      	ldr	r3, [pc, #536]	; (80035f4 <ms5607_convert+0x3e4>)
 80033da:	f7fd fa37 	bl	800084c <__aeabi_ddiv>
 80033de:	4603      	mov	r3, r0
 80033e0:	460c      	mov	r4, r1
 80033e2:	4618      	mov	r0, r3
 80033e4:	4621      	mov	r1, r4
 80033e6:	f7fd fbdf 	bl	8000ba8 <__aeabi_d2f>
 80033ea:	4603      	mov	r3, r0
 80033ec:	617b      	str	r3, [r7, #20]

	float T2 = 0., OFF2 = 0., SENS2 = 0.;
 80033ee:	f04f 0300 	mov.w	r3, #0
 80033f2:	647b      	str	r3, [r7, #68]	; 0x44
 80033f4:	f04f 0300 	mov.w	r3, #0
 80033f8:	643b      	str	r3, [r7, #64]	; 0x40
 80033fa:	f04f 0300 	mov.w	r3, #0
 80033fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(TEMP < 2000)
 8003400:	edd7 7a06 	vldr	s15, [r7, #24]
 8003404:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80035f8 <ms5607_convert+0x3e8>
 8003408:	eef4 7ac7 	vcmpe.f32	s15, s14
 800340c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003410:	f140 8104 	bpl.w	800361c <ms5607_convert+0x40c>
	{
	  T2 = dt * dt / pow(2.0,31);
 8003414:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003418:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800341c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003420:	eddf 6a76 	vldr	s13, [pc, #472]	; 80035fc <ms5607_convert+0x3ec>
 8003424:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003428:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	  OFF2 = 61.0 * (TEMP - 2000.0) * (TEMP - 2000.0)/pow(2.0,4);
 800342c:	69b8      	ldr	r0, [r7, #24]
 800342e:	f7fd f88b 	bl	8000548 <__aeabi_f2d>
 8003432:	f04f 0200 	mov.w	r2, #0
 8003436:	4b6d      	ldr	r3, [pc, #436]	; (80035ec <ms5607_convert+0x3dc>)
 8003438:	f7fc ff26 	bl	8000288 <__aeabi_dsub>
 800343c:	4603      	mov	r3, r0
 800343e:	460c      	mov	r4, r1
 8003440:	4618      	mov	r0, r3
 8003442:	4621      	mov	r1, r4
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	4b6d      	ldr	r3, [pc, #436]	; (8003600 <ms5607_convert+0x3f0>)
 800344a:	f7fd f8d5 	bl	80005f8 <__aeabi_dmul>
 800344e:	4603      	mov	r3, r0
 8003450:	460c      	mov	r4, r1
 8003452:	4625      	mov	r5, r4
 8003454:	461c      	mov	r4, r3
 8003456:	69b8      	ldr	r0, [r7, #24]
 8003458:	f7fd f876 	bl	8000548 <__aeabi_f2d>
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	4b62      	ldr	r3, [pc, #392]	; (80035ec <ms5607_convert+0x3dc>)
 8003462:	f7fc ff11 	bl	8000288 <__aeabi_dsub>
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	4620      	mov	r0, r4
 800346c:	4629      	mov	r1, r5
 800346e:	f7fd f8c3 	bl	80005f8 <__aeabi_dmul>
 8003472:	4603      	mov	r3, r0
 8003474:	460c      	mov	r4, r1
 8003476:	4618      	mov	r0, r3
 8003478:	4621      	mov	r1, r4
 800347a:	f04f 0200 	mov.w	r2, #0
 800347e:	4b61      	ldr	r3, [pc, #388]	; (8003604 <ms5607_convert+0x3f4>)
 8003480:	f7fd f9e4 	bl	800084c <__aeabi_ddiv>
 8003484:	4603      	mov	r3, r0
 8003486:	460c      	mov	r4, r1
 8003488:	4618      	mov	r0, r3
 800348a:	4621      	mov	r1, r4
 800348c:	f7fd fb8c 	bl	8000ba8 <__aeabi_d2f>
 8003490:	4603      	mov	r3, r0
 8003492:	643b      	str	r3, [r7, #64]	; 0x40
	  SENS2 = 2.0 * (TEMP - 2000.0) * (TEMP - 2000.0);
 8003494:	69b8      	ldr	r0, [r7, #24]
 8003496:	f7fd f857 	bl	8000548 <__aeabi_f2d>
 800349a:	f04f 0200 	mov.w	r2, #0
 800349e:	4b53      	ldr	r3, [pc, #332]	; (80035ec <ms5607_convert+0x3dc>)
 80034a0:	f7fc fef2 	bl	8000288 <__aeabi_dsub>
 80034a4:	4603      	mov	r3, r0
 80034a6:	460c      	mov	r4, r1
 80034a8:	4618      	mov	r0, r3
 80034aa:	4621      	mov	r1, r4
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	f7fc feec 	bl	800028c <__adddf3>
 80034b4:	4603      	mov	r3, r0
 80034b6:	460c      	mov	r4, r1
 80034b8:	4625      	mov	r5, r4
 80034ba:	461c      	mov	r4, r3
 80034bc:	69b8      	ldr	r0, [r7, #24]
 80034be:	f7fd f843 	bl	8000548 <__aeabi_f2d>
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	4b49      	ldr	r3, [pc, #292]	; (80035ec <ms5607_convert+0x3dc>)
 80034c8:	f7fc fede 	bl	8000288 <__aeabi_dsub>
 80034cc:	4602      	mov	r2, r0
 80034ce:	460b      	mov	r3, r1
 80034d0:	4620      	mov	r0, r4
 80034d2:	4629      	mov	r1, r5
 80034d4:	f7fd f890 	bl	80005f8 <__aeabi_dmul>
 80034d8:	4603      	mov	r3, r0
 80034da:	460c      	mov	r4, r1
 80034dc:	4618      	mov	r0, r3
 80034de:	4621      	mov	r1, r4
 80034e0:	f7fd fb62 	bl	8000ba8 <__aeabi_d2f>
 80034e4:	4603      	mov	r3, r0
 80034e6:	63fb      	str	r3, [r7, #60]	; 0x3c
	  if(TEMP < -1500)
 80034e8:	edd7 7a06 	vldr	s15, [r7, #24]
 80034ec:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003608 <ms5607_convert+0x3f8>
 80034f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034f8:	f140 8090 	bpl.w	800361c <ms5607_convert+0x40c>
	  {
	    OFF2 += 15.0 * (TEMP + 1500)*(TEMP + 1500.0);
 80034fc:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80034fe:	f7fd f823 	bl	8000548 <__aeabi_f2d>
 8003502:	4604      	mov	r4, r0
 8003504:	460d      	mov	r5, r1
 8003506:	edd7 7a06 	vldr	s15, [r7, #24]
 800350a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800360c <ms5607_convert+0x3fc>
 800350e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003512:	ee17 0a90 	vmov	r0, s15
 8003516:	f7fd f817 	bl	8000548 <__aeabi_f2d>
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	4b3c      	ldr	r3, [pc, #240]	; (8003610 <ms5607_convert+0x400>)
 8003520:	f7fd f86a 	bl	80005f8 <__aeabi_dmul>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4690      	mov	r8, r2
 800352a:	4699      	mov	r9, r3
 800352c:	69b8      	ldr	r0, [r7, #24]
 800352e:	f7fd f80b 	bl	8000548 <__aeabi_f2d>
 8003532:	a327      	add	r3, pc, #156	; (adr r3, 80035d0 <ms5607_convert+0x3c0>)
 8003534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003538:	f7fc fea8 	bl	800028c <__adddf3>
 800353c:	4602      	mov	r2, r0
 800353e:	460b      	mov	r3, r1
 8003540:	4640      	mov	r0, r8
 8003542:	4649      	mov	r1, r9
 8003544:	f7fd f858 	bl	80005f8 <__aeabi_dmul>
 8003548:	4602      	mov	r2, r0
 800354a:	460b      	mov	r3, r1
 800354c:	4620      	mov	r0, r4
 800354e:	4629      	mov	r1, r5
 8003550:	f7fc fe9c 	bl	800028c <__adddf3>
 8003554:	4603      	mov	r3, r0
 8003556:	460c      	mov	r4, r1
 8003558:	4618      	mov	r0, r3
 800355a:	4621      	mov	r1, r4
 800355c:	f7fd fb24 	bl	8000ba8 <__aeabi_d2f>
 8003560:	4603      	mov	r3, r0
 8003562:	643b      	str	r3, [r7, #64]	; 0x40
	    SENS2 += 8.0 * (TEMP + 1500)*(TEMP + 1500.0);
 8003564:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003566:	f7fc ffef 	bl	8000548 <__aeabi_f2d>
 800356a:	4604      	mov	r4, r0
 800356c:	460d      	mov	r5, r1
 800356e:	edd7 7a06 	vldr	s15, [r7, #24]
 8003572:	ed9f 7a26 	vldr	s14, [pc, #152]	; 800360c <ms5607_convert+0x3fc>
 8003576:	ee77 7a87 	vadd.f32	s15, s15, s14
 800357a:	ee17 0a90 	vmov	r0, s15
 800357e:	f7fc ffe3 	bl	8000548 <__aeabi_f2d>
 8003582:	f04f 0200 	mov.w	r2, #0
 8003586:	4b23      	ldr	r3, [pc, #140]	; (8003614 <ms5607_convert+0x404>)
 8003588:	f7fd f836 	bl	80005f8 <__aeabi_dmul>
 800358c:	4602      	mov	r2, r0
 800358e:	460b      	mov	r3, r1
 8003590:	4690      	mov	r8, r2
 8003592:	4699      	mov	r9, r3
 8003594:	69b8      	ldr	r0, [r7, #24]
 8003596:	f7fc ffd7 	bl	8000548 <__aeabi_f2d>
 800359a:	a30d      	add	r3, pc, #52	; (adr r3, 80035d0 <ms5607_convert+0x3c0>)
 800359c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035a0:	f7fc fe74 	bl	800028c <__adddf3>
 80035a4:	4602      	mov	r2, r0
 80035a6:	460b      	mov	r3, r1
 80035a8:	4640      	mov	r0, r8
 80035aa:	4649      	mov	r1, r9
 80035ac:	f7fd f824 	bl	80005f8 <__aeabi_dmul>
 80035b0:	4602      	mov	r2, r0
 80035b2:	460b      	mov	r3, r1
 80035b4:	4620      	mov	r0, r4
 80035b6:	4629      	mov	r1, r5
 80035b8:	f7fc fe68 	bl	800028c <__adddf3>
 80035bc:	4603      	mov	r3, r0
 80035be:	460c      	mov	r4, r1
 80035c0:	4618      	mov	r0, r3
 80035c2:	4621      	mov	r1, r4
 80035c4:	f7fd faf0 	bl	8000ba8 <__aeabi_d2f>
 80035c8:	4603      	mov	r3, r0
 80035ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035cc:	e026      	b.n	800361c <ms5607_convert+0x40c>
 80035ce:	bf00      	nop
 80035d0:	00000000 	.word	0x00000000
 80035d4:	40977000 	.word	0x40977000
 80035d8:	40700000 	.word	0x40700000
 80035dc:	40500000 	.word	0x40500000
 80035e0:	40f00000 	.word	0x40f00000
 80035e4:	40600000 	.word	0x40600000
 80035e8:	41600000 	.word	0x41600000
 80035ec:	409f4000 	.word	0x409f4000
 80035f0:	41400000 	.word	0x41400000
 80035f4:	40e00000 	.word	0x40e00000
 80035f8:	44fa0000 	.word	0x44fa0000
 80035fc:	4f000000 	.word	0x4f000000
 8003600:	404e8000 	.word	0x404e8000
 8003604:	40300000 	.word	0x40300000
 8003608:	c4bb8000 	.word	0xc4bb8000
 800360c:	44bb8000 	.word	0x44bb8000
 8003610:	402e0000 	.word	0x402e0000
 8003614:	40200000 	.word	0x40200000
 8003618:	42c80000 	.word	0x42c80000
	  }
	}

	TEMP-=T2;
 800361c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003620:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003624:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003628:	edc7 7a06 	vstr	s15, [r7, #24]
	OFF-=OFF2;
 800362c:	ed97 7a08 	vldr	s14, [r7, #32]
 8003630:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003634:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003638:	edc7 7a08 	vstr	s15, [r7, #32]
	SENS-=SENS2;
 800363c:	ed97 7a07 	vldr	s14, [r7, #28]
 8003640:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003644:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003648:	edc7 7a07 	vstr	s15, [r7, #28]
	TEMP/=100;
 800364c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003650:	ed5f 6a0f 	vldr	s13, [pc, #-60]	; 8003618 <ms5607_convert+0x408>
 8003654:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003658:	edc7 7a06 	vstr	s15, [r7, #24]
	pressure=(((float)(D1*SENS)/pow(2,21)-OFF)/pow(2,15));
 800365c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800365e:	ee07 3a90 	vmov	s15, r3
 8003662:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003666:	edd7 7a07 	vldr	s15, [r7, #28]
 800366a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800366e:	ee17 0a90 	vmov	r0, s15
 8003672:	f7fc ff69 	bl	8000548 <__aeabi_f2d>
 8003676:	f04f 0200 	mov.w	r2, #0
 800367a:	4b16      	ldr	r3, [pc, #88]	; (80036d4 <ms5607_convert+0x4c4>)
 800367c:	f7fd f8e6 	bl	800084c <__aeabi_ddiv>
 8003680:	4603      	mov	r3, r0
 8003682:	460c      	mov	r4, r1
 8003684:	4625      	mov	r5, r4
 8003686:	461c      	mov	r4, r3
 8003688:	6a38      	ldr	r0, [r7, #32]
 800368a:	f7fc ff5d 	bl	8000548 <__aeabi_f2d>
 800368e:	4602      	mov	r2, r0
 8003690:	460b      	mov	r3, r1
 8003692:	4620      	mov	r0, r4
 8003694:	4629      	mov	r1, r5
 8003696:	f7fc fdf7 	bl	8000288 <__aeabi_dsub>
 800369a:	4603      	mov	r3, r0
 800369c:	460c      	mov	r4, r1
 800369e:	4618      	mov	r0, r3
 80036a0:	4621      	mov	r1, r4
 80036a2:	f04f 0200 	mov.w	r2, #0
 80036a6:	4b0c      	ldr	r3, [pc, #48]	; (80036d8 <ms5607_convert+0x4c8>)
 80036a8:	f7fd f8d0 	bl	800084c <__aeabi_ddiv>
 80036ac:	4603      	mov	r3, r0
 80036ae:	460c      	mov	r4, r1
 80036b0:	4618      	mov	r0, r3
 80036b2:	4621      	mov	r1, r4
 80036b4:	f7fd fa78 	bl	8000ba8 <__aeabi_d2f>
 80036b8:	4603      	mov	r3, r0
 80036ba:	617b      	str	r3, [r7, #20]

	*t = TEMP;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	601a      	str	r2, [r3, #0]
	*p = pressure;
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	697a      	ldr	r2, [r7, #20]
 80036c6:	601a      	str	r2, [r3, #0]

	//printf("MS pressure is %4.2f Pa\n", pressure);
	//printf("MS temp is %4.2f deg\n", TEMP);

}
 80036c8:	bf00      	nop
 80036ca:	3748      	adds	r7, #72	; 0x48
 80036cc:	46bd      	mov	sp, r7
 80036ce:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80036d2:	bf00      	nop
 80036d4:	41400000 	.word	0x41400000
 80036d8:	40e00000 	.word	0x40e00000

080036dc <sht31_init>:
	return 0;
}


int sht31_init(struct sht31_dev * dev)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af02      	add	r7, sp, #8
 80036e2:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f002 fa43 	bl	8005b74 <HAL_I2C_GetState>
 80036ee:	4603      	mov	r3, r0
 80036f0:	2b20      	cmp	r3, #32
 80036f2:	d003      	beq.n	80036fc <sht31_init+0x20>
	{
		printf("i2c1 not ready!\n");
 80036f4:	481f      	ldr	r0, [pc, #124]	; (8003774 <sht31_init+0x98>)
 80036f6:	f006 fce3 	bl	800a0c0 <puts>
 80036fa:	e002      	b.n	8003702 <sht31_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 80036fc:	481e      	ldr	r0, [pc, #120]	; (8003778 <sht31_init+0x9c>)
 80036fe:	f006 fcdf 	bl	800a0c0 <puts>
	}

	HAL_StatusTypeDef _ret;

	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6858      	ldr	r0, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	b299      	uxth	r1, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	7a1b      	ldrb	r3, [r3, #8]
 8003710:	220a      	movs	r2, #10
 8003712:	f002 f901 	bl	8005918 <HAL_I2C_IsDeviceReady>
 8003716:	4603      	mov	r3, r0
 8003718:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 800371a:	7bfb      	ldrb	r3, [r7, #15]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d009      	beq.n	8003734 <sht31_init+0x58>
	{
		printf("SHT31 setup fail\n");
 8003720:	4816      	ldr	r0, [pc, #88]	; (800377c <sht31_init+0xa0>)
 8003722:	f006 fccd 	bl	800a0c0 <puts>
		printf("Errorcode: %d\n", _ret);
 8003726:	7bfb      	ldrb	r3, [r7, #15]
 8003728:	4619      	mov	r1, r3
 800372a:	4815      	ldr	r0, [pc, #84]	; (8003780 <sht31_init+0xa4>)
 800372c:	f006 fc54 	bl	8009fd8 <iprintf>
		return 0;
 8003730:	2300      	movs	r3, #0
 8003732:	e01b      	b.n	800376c <sht31_init+0x90>
	}

	printf("SHT31 setup success\n");
 8003734:	4813      	ldr	r0, [pc, #76]	; (8003784 <sht31_init+0xa8>)
 8003736:	f006 fcc3 	bl	800a0c0 <puts>
	//request first measurement
	uint8_t buf[2];
	uint16_t REG = 0x2416;
 800373a:	f242 4316 	movw	r3, #9238	; 0x2416
 800373e:	81bb      	strh	r3, [r7, #12]
	buf[0] = (uint8_t)(REG >> 8);
 8003740:	89bb      	ldrh	r3, [r7, #12]
 8003742:	0a1b      	lsrs	r3, r3, #8
 8003744:	b29b      	uxth	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	723b      	strb	r3, [r7, #8]
	buf[1] = (uint8_t)REG;
 800374a:	89bb      	ldrh	r3, [r7, #12]
 800374c:	b2db      	uxtb	r3, r3
 800374e:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6858      	ldr	r0, [r3, #4]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	b299      	uxth	r1, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	7a1b      	ldrb	r3, [r3, #8]
 800375e:	f107 0208 	add.w	r2, r7, #8
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	2302      	movs	r3, #2
 8003766:	f001 fdb3 	bl	80052d0 <HAL_I2C_Master_Transmit>
	return 1;
 800376a:	2301      	movs	r3, #1
}
 800376c:	4618      	mov	r0, r3
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	0800c05c 	.word	0x0800c05c
 8003778:	0800c06c 	.word	0x0800c06c
 800377c:	0800c07c 	.word	0x0800c07c
 8003780:	0800c090 	.word	0x0800c090
 8003784:	0800c0a0 	.word	0x0800c0a0

08003788 <sht31_read>:

void sht31_read(struct sht31_dev * dev, float * dat, uint16_t * dat_raw)
{
 8003788:	b590      	push	{r4, r7, lr}
 800378a:	b08d      	sub	sp, #52	; 0x34
 800378c:	af02      	add	r7, sp, #8
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	607a      	str	r2, [r7, #4]
	float temp;
	float humid;
	uint8_t buf[6];

	//T MSB, T LSB, T CRC, H MSB, H LSB, H CRC
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 6, dev->delay);
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6858      	ldr	r0, [r3, #4]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	b299      	uxth	r1, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	7a1b      	ldrb	r3, [r3, #8]
 80037a2:	f107 0214 	add.w	r2, r7, #20
 80037a6:	9300      	str	r3, [sp, #0]
 80037a8:	2306      	movs	r3, #6
 80037aa:	f001 fe8f 	bl	80054cc <HAL_I2C_Master_Receive>
	/*
	uint16_t rawTemp = (uint16_t)((((uint16_t)_buf[0])<<8) | (uint16_t)_buf[1]);
	uint16_t rawHum = (uint16_t)((((uint16_t)_buf[3])<<8) | (uint16_t)_buf[4]);
	*/
	uint16_t rawTemp = ((uint16_t)buf[0] << 8) | buf[1];
 80037ae:	7d3b      	ldrb	r3, [r7, #20]
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	b21a      	sxth	r2, r3
 80037b4:	7d7b      	ldrb	r3, [r7, #21]
 80037b6:	b21b      	sxth	r3, r3
 80037b8:	4313      	orrs	r3, r2
 80037ba:	b21b      	sxth	r3, r3
 80037bc:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t rawHum = ((uint16_t)buf[3] << 8) | buf[4];
 80037be:	7dfb      	ldrb	r3, [r7, #23]
 80037c0:	021b      	lsls	r3, r3, #8
 80037c2:	b21a      	sxth	r2, r3
 80037c4:	7e3b      	ldrb	r3, [r7, #24]
 80037c6:	b21b      	sxth	r3, r3
 80037c8:	4313      	orrs	r3, r2
 80037ca:	b21b      	sxth	r3, r3
 80037cc:	84bb      	strh	r3, [r7, #36]	; 0x24
	humid = 100.0 * (float)rawHum / 65535.0;
 80037ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80037d0:	ee07 3a90 	vmov	s15, r3
 80037d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037d8:	ee17 0a90 	vmov	r0, s15
 80037dc:	f7fc feb4 	bl	8000548 <__aeabi_f2d>
 80037e0:	f04f 0200 	mov.w	r2, #0
 80037e4:	4b32      	ldr	r3, [pc, #200]	; (80038b0 <sht31_read+0x128>)
 80037e6:	f7fc ff07 	bl	80005f8 <__aeabi_dmul>
 80037ea:	4603      	mov	r3, r0
 80037ec:	460c      	mov	r4, r1
 80037ee:	4618      	mov	r0, r3
 80037f0:	4621      	mov	r1, r4
 80037f2:	a32d      	add	r3, pc, #180	; (adr r3, 80038a8 <sht31_read+0x120>)
 80037f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f8:	f7fd f828 	bl	800084c <__aeabi_ddiv>
 80037fc:	4603      	mov	r3, r0
 80037fe:	460c      	mov	r4, r1
 8003800:	4618      	mov	r0, r3
 8003802:	4621      	mov	r1, r4
 8003804:	f7fd f9d0 	bl	8000ba8 <__aeabi_d2f>
 8003808:	4603      	mov	r3, r0
 800380a:	623b      	str	r3, [r7, #32]
	temp = -45.0 + 175 * (float)rawTemp / 65535.0;
 800380c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800380e:	ee07 3a90 	vmov	s15, r3
 8003812:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003816:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80038b4 <sht31_read+0x12c>
 800381a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800381e:	ee17 0a90 	vmov	r0, s15
 8003822:	f7fc fe91 	bl	8000548 <__aeabi_f2d>
 8003826:	a320      	add	r3, pc, #128	; (adr r3, 80038a8 <sht31_read+0x120>)
 8003828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382c:	f7fd f80e 	bl	800084c <__aeabi_ddiv>
 8003830:	4603      	mov	r3, r0
 8003832:	460c      	mov	r4, r1
 8003834:	4618      	mov	r0, r3
 8003836:	4621      	mov	r1, r4
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	4b1e      	ldr	r3, [pc, #120]	; (80038b8 <sht31_read+0x130>)
 800383e:	f7fc fd23 	bl	8000288 <__aeabi_dsub>
 8003842:	4603      	mov	r3, r0
 8003844:	460c      	mov	r4, r1
 8003846:	4618      	mov	r0, r3
 8003848:	4621      	mov	r1, r4
 800384a:	f7fd f9ad 	bl	8000ba8 <__aeabi_d2f>
 800384e:	4603      	mov	r3, r0
 8003850:	61fb      	str	r3, [r7, #28]
	//printf("temperature is %4.2f deg\n",temp);
	//printf("humidity is %4.2f perc\n",humid);
	dat[0] = temp;
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	69fa      	ldr	r2, [r7, #28]
 8003856:	601a      	str	r2, [r3, #0]
	dat[1] = humid;
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	3304      	adds	r3, #4
 800385c:	6a3a      	ldr	r2, [r7, #32]
 800385e:	601a      	str	r2, [r3, #0]
	dat_raw[0] = rawTemp;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003864:	801a      	strh	r2, [r3, #0]
	dat_raw[1] = rawHum;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	3302      	adds	r3, #2
 800386a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800386c:	801a      	strh	r2, [r3, #0]

	uint16_t REG = 0x2416;
 800386e:	f242 4316 	movw	r3, #9238	; 0x2416
 8003872:	837b      	strh	r3, [r7, #26]
	buf[0] = (uint8_t)(REG >> 8);
 8003874:	8b7b      	ldrh	r3, [r7, #26]
 8003876:	0a1b      	lsrs	r3, r3, #8
 8003878:	b29b      	uxth	r3, r3
 800387a:	b2db      	uxtb	r3, r3
 800387c:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t)REG;
 800387e:	8b7b      	ldrh	r3, [r7, #26]
 8003880:	b2db      	uxtb	r3, r3
 8003882:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6858      	ldr	r0, [r3, #4]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	b299      	uxth	r1, r3
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	7a1b      	ldrb	r3, [r3, #8]
 8003892:	f107 0214 	add.w	r2, r7, #20
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	2302      	movs	r3, #2
 800389a:	f001 fd19 	bl	80052d0 <HAL_I2C_Master_Transmit>

};
 800389e:	bf00      	nop
 80038a0:	372c      	adds	r7, #44	; 0x2c
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd90      	pop	{r4, r7, pc}
 80038a6:	bf00      	nop
 80038a8:	00000000 	.word	0x00000000
 80038ac:	40efffe0 	.word	0x40efffe0
 80038b0:	40590000 	.word	0x40590000
 80038b4:	432f0000 	.word	0x432f0000
 80038b8:	40468000 	.word	0x40468000

080038bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038bc:	f8df d034 	ldr.w	sp, [pc, #52]	; 80038f4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80038c0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80038c2:	e003      	b.n	80038cc <LoopCopyDataInit>

080038c4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80038c4:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80038c6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80038c8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80038ca:	3104      	adds	r1, #4

080038cc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80038cc:	480b      	ldr	r0, [pc, #44]	; (80038fc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80038ce:	4b0c      	ldr	r3, [pc, #48]	; (8003900 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80038d0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80038d2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80038d4:	d3f6      	bcc.n	80038c4 <CopyDataInit>
  ldr  r2, =_sbss
 80038d6:	4a0b      	ldr	r2, [pc, #44]	; (8003904 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80038d8:	e002      	b.n	80038e0 <LoopFillZerobss>

080038da <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80038da:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80038dc:	f842 3b04 	str.w	r3, [r2], #4

080038e0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80038e0:	4b09      	ldr	r3, [pc, #36]	; (8003908 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80038e2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80038e4:	d3f9      	bcc.n	80038da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80038e6:	f7fe fdc9 	bl	800247c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038ea:	f005 fee1 	bl	80096b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038ee:	f7fd ffa7 	bl	8001840 <main>
  bx  lr    
 80038f2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038f4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80038f8:	0800c3b8 	.word	0x0800c3b8
  ldr  r0, =_sdata
 80038fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003900:	200002f0 	.word	0x200002f0
  ldr  r2, =_sbss
 8003904:	200002f0 	.word	0x200002f0
  ldr  r3, = _ebss
 8003908:	20002ba0 	.word	0x20002ba0

0800390c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800390c:	e7fe      	b.n	800390c <ADC_IRQHandler>
	...

08003910 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003914:	4b0e      	ldr	r3, [pc, #56]	; (8003950 <HAL_Init+0x40>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a0d      	ldr	r2, [pc, #52]	; (8003950 <HAL_Init+0x40>)
 800391a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800391e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003920:	4b0b      	ldr	r3, [pc, #44]	; (8003950 <HAL_Init+0x40>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a0a      	ldr	r2, [pc, #40]	; (8003950 <HAL_Init+0x40>)
 8003926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800392a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800392c:	4b08      	ldr	r3, [pc, #32]	; (8003950 <HAL_Init+0x40>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a07      	ldr	r2, [pc, #28]	; (8003950 <HAL_Init+0x40>)
 8003932:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003938:	2003      	movs	r0, #3
 800393a:	f000 fd8b 	bl	8004454 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800393e:	2000      	movs	r0, #0
 8003940:	f000 f808 	bl	8003954 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003944:	f7fe fc66 	bl	8002214 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	bd80      	pop	{r7, pc}
 800394e:	bf00      	nop
 8003950:	40023c00 	.word	0x40023c00

08003954 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800395c:	4b12      	ldr	r3, [pc, #72]	; (80039a8 <HAL_InitTick+0x54>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	4b12      	ldr	r3, [pc, #72]	; (80039ac <HAL_InitTick+0x58>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	4619      	mov	r1, r3
 8003966:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800396a:	fbb3 f3f1 	udiv	r3, r3, r1
 800396e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003972:	4618      	mov	r0, r3
 8003974:	f000 fda3 	bl	80044be <HAL_SYSTICK_Config>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e00e      	b.n	80039a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2b0f      	cmp	r3, #15
 8003986:	d80a      	bhi.n	800399e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003988:	2200      	movs	r2, #0
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003990:	f000 fd6b 	bl	800446a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003994:	4a06      	ldr	r2, [pc, #24]	; (80039b0 <HAL_InitTick+0x5c>)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800399a:	2300      	movs	r3, #0
 800399c:	e000      	b.n	80039a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	20000110 	.word	0x20000110
 80039ac:	2000011c 	.word	0x2000011c
 80039b0:	20000118 	.word	0x20000118

080039b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039b8:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <HAL_IncTick+0x20>)
 80039ba:	781b      	ldrb	r3, [r3, #0]
 80039bc:	461a      	mov	r2, r3
 80039be:	4b06      	ldr	r3, [pc, #24]	; (80039d8 <HAL_IncTick+0x24>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4413      	add	r3, r2
 80039c4:	4a04      	ldr	r2, [pc, #16]	; (80039d8 <HAL_IncTick+0x24>)
 80039c6:	6013      	str	r3, [r2, #0]
}
 80039c8:	bf00      	nop
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	2000011c 	.word	0x2000011c
 80039d8:	20000b2c 	.word	0x20000b2c

080039dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  return uwTick;
 80039e0:	4b03      	ldr	r3, [pc, #12]	; (80039f0 <HAL_GetTick+0x14>)
 80039e2:	681b      	ldr	r3, [r3, #0]
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	20000b2c 	.word	0x20000b2c

080039f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039fc:	f7ff ffee 	bl	80039dc <HAL_GetTick>
 8003a00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a0c:	d005      	beq.n	8003a1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a0e:	4b09      	ldr	r3, [pc, #36]	; (8003a34 <HAL_Delay+0x40>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	461a      	mov	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4413      	add	r3, r2
 8003a18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a1a:	bf00      	nop
 8003a1c:	f7ff ffde 	bl	80039dc <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	68fa      	ldr	r2, [r7, #12]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d8f7      	bhi.n	8003a1c <HAL_Delay+0x28>
  {
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	2000011c 	.word	0x2000011c

08003a38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a40:	2300      	movs	r3, #0
 8003a42:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e033      	b.n	8003ab6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d109      	bne.n	8003a6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f7fd fc74 	bl	8001344 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a6e:	f003 0310 	and.w	r3, r3, #16
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d118      	bne.n	8003aa8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a7e:	f023 0302 	bic.w	r3, r3, #2
 8003a82:	f043 0202 	orr.w	r2, r3, #2
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 fa94 	bl	8003fb8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	f023 0303 	bic.w	r3, r3, #3
 8003a9e:	f043 0201 	orr.w	r2, r3, #1
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	641a      	str	r2, [r3, #64]	; 0x40
 8003aa6:	e001      	b.n	8003aac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
	...

08003ac0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003acc:	2300      	movs	r3, #0
 8003ace:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d101      	bne.n	8003ade <HAL_ADC_Start_DMA+0x1e>
 8003ada:	2302      	movs	r3, #2
 8003adc:	e0cc      	b.n	8003c78 <HAL_ADC_Start_DMA+0x1b8>
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d018      	beq.n	8003b26 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	689a      	ldr	r2, [r3, #8]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b04:	4b5e      	ldr	r3, [pc, #376]	; (8003c80 <HAL_ADC_Start_DMA+0x1c0>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	4a5e      	ldr	r2, [pc, #376]	; (8003c84 <HAL_ADC_Start_DMA+0x1c4>)
 8003b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b0e:	0c9a      	lsrs	r2, r3, #18
 8003b10:	4613      	mov	r3, r2
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	4413      	add	r3, r2
 8003b16:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003b18:	e002      	b.n	8003b20 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f9      	bne.n	8003b1a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f003 0301 	and.w	r3, r3, #1
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	f040 80a0 	bne.w	8003c76 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003b3e:	f023 0301 	bic.w	r3, r3, #1
 8003b42:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d007      	beq.n	8003b68 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b60:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b74:	d106      	bne.n	8003b84 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	f023 0206 	bic.w	r2, r3, #6
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	645a      	str	r2, [r3, #68]	; 0x44
 8003b82:	e002      	b.n	8003b8a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	2200      	movs	r2, #0
 8003b88:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003b92:	4b3d      	ldr	r3, [pc, #244]	; (8003c88 <HAL_ADC_Start_DMA+0x1c8>)
 8003b94:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b9a:	4a3c      	ldr	r2, [pc, #240]	; (8003c8c <HAL_ADC_Start_DMA+0x1cc>)
 8003b9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba2:	4a3b      	ldr	r2, [pc, #236]	; (8003c90 <HAL_ADC_Start_DMA+0x1d0>)
 8003ba4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003baa:	4a3a      	ldr	r2, [pc, #232]	; (8003c94 <HAL_ADC_Start_DMA+0x1d4>)
 8003bac:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003bb6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003bc6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bd6:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	334c      	adds	r3, #76	; 0x4c
 8003be2:	4619      	mov	r1, r3
 8003be4:	68ba      	ldr	r2, [r7, #8]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f000 fd24 	bl	8004634 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f003 031f 	and.w	r3, r3, #31
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d12a      	bne.n	8003c4e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a26      	ldr	r2, [pc, #152]	; (8003c98 <HAL_ADC_Start_DMA+0x1d8>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d015      	beq.n	8003c2e <HAL_ADC_Start_DMA+0x16e>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a25      	ldr	r2, [pc, #148]	; (8003c9c <HAL_ADC_Start_DMA+0x1dc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d105      	bne.n	8003c18 <HAL_ADC_Start_DMA+0x158>
 8003c0c:	4b1e      	ldr	r3, [pc, #120]	; (8003c88 <HAL_ADC_Start_DMA+0x1c8>)
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 031f 	and.w	r3, r3, #31
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a20      	ldr	r2, [pc, #128]	; (8003ca0 <HAL_ADC_Start_DMA+0x1e0>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d129      	bne.n	8003c76 <HAL_ADC_Start_DMA+0x1b6>
 8003c22:	4b19      	ldr	r3, [pc, #100]	; (8003c88 <HAL_ADC_Start_DMA+0x1c8>)
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f003 031f 	and.w	r3, r3, #31
 8003c2a:	2b0f      	cmp	r3, #15
 8003c2c:	d823      	bhi.n	8003c76 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d11c      	bne.n	8003c76 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c4a:	609a      	str	r2, [r3, #8]
 8003c4c:	e013      	b.n	8003c76 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a11      	ldr	r2, [pc, #68]	; (8003c98 <HAL_ADC_Start_DMA+0x1d8>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d10e      	bne.n	8003c76 <HAL_ADC_Start_DMA+0x1b6>
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d107      	bne.n	8003c76 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	689a      	ldr	r2, [r3, #8]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003c74:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3718      	adds	r7, #24
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	20000110 	.word	0x20000110
 8003c84:	431bde83 	.word	0x431bde83
 8003c88:	40012300 	.word	0x40012300
 8003c8c:	080041b1 	.word	0x080041b1
 8003c90:	0800426b 	.word	0x0800426b
 8003c94:	08004287 	.word	0x08004287
 8003c98:	40012000 	.word	0x40012000
 8003c9c:	40012100 	.word	0x40012100
 8003ca0:	40012200 	.word	0x40012200

08003ca4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cac:	2300      	movs	r3, #0
 8003cae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d101      	bne.n	8003cbe <HAL_ADC_Stop_DMA+0x1a>
 8003cba:	2302      	movs	r3, #2
 8003cbc:	e038      	b.n	8003d30 <HAL_ADC_Stop_DMA+0x8c>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0201 	bic.w	r2, r2, #1
 8003cd4:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f003 0301 	and.w	r3, r3, #1
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d120      	bne.n	8003d26 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cf2:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f000 fcf3 	bl	80046e4 <HAL_DMA_Abort>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	685a      	ldr	r2, [r3, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8003d10:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d1a:	f023 0301 	bic.w	r3, r3, #1
 8003d1e:	f043 0201 	orr.w	r2, r3, #1
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3710      	adds	r7, #16
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b085      	sub	sp, #20
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d101      	bne.n	8003d90 <HAL_ADC_ConfigChannel+0x1c>
 8003d8c:	2302      	movs	r3, #2
 8003d8e:	e105      	b.n	8003f9c <HAL_ADC_ConfigChannel+0x228>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2201      	movs	r2, #1
 8003d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2b09      	cmp	r3, #9
 8003d9e:	d925      	bls.n	8003dec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68d9      	ldr	r1, [r3, #12]
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	461a      	mov	r2, r3
 8003dae:	4613      	mov	r3, r2
 8003db0:	005b      	lsls	r3, r3, #1
 8003db2:	4413      	add	r3, r2
 8003db4:	3b1e      	subs	r3, #30
 8003db6:	2207      	movs	r2, #7
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	400a      	ands	r2, r1
 8003dc4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68d9      	ldr	r1, [r3, #12]
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	4603      	mov	r3, r0
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	4403      	add	r3, r0
 8003dde:	3b1e      	subs	r3, #30
 8003de0:	409a      	lsls	r2, r3
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	60da      	str	r2, [r3, #12]
 8003dea:	e022      	b.n	8003e32 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	6919      	ldr	r1, [r3, #16]
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	461a      	mov	r2, r3
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	005b      	lsls	r3, r3, #1
 8003dfe:	4413      	add	r3, r2
 8003e00:	2207      	movs	r2, #7
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	43da      	mvns	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	400a      	ands	r2, r1
 8003e0e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6919      	ldr	r1, [r3, #16]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	689a      	ldr	r2, [r3, #8]
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	4618      	mov	r0, r3
 8003e22:	4603      	mov	r3, r0
 8003e24:	005b      	lsls	r3, r3, #1
 8003e26:	4403      	add	r3, r0
 8003e28:	409a      	lsls	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	2b06      	cmp	r3, #6
 8003e38:	d824      	bhi.n	8003e84 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	4613      	mov	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	4413      	add	r3, r2
 8003e4a:	3b05      	subs	r3, #5
 8003e4c:	221f      	movs	r2, #31
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43da      	mvns	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	400a      	ands	r2, r1
 8003e5a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	4618      	mov	r0, r3
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685a      	ldr	r2, [r3, #4]
 8003e6e:	4613      	mov	r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	4413      	add	r3, r2
 8003e74:	3b05      	subs	r3, #5
 8003e76:	fa00 f203 	lsl.w	r2, r0, r3
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	635a      	str	r2, [r3, #52]	; 0x34
 8003e82:	e04c      	b.n	8003f1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	2b0c      	cmp	r3, #12
 8003e8a:	d824      	bhi.n	8003ed6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	685a      	ldr	r2, [r3, #4]
 8003e96:	4613      	mov	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	3b23      	subs	r3, #35	; 0x23
 8003e9e:	221f      	movs	r2, #31
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	43da      	mvns	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	400a      	ands	r2, r1
 8003eac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	4618      	mov	r0, r3
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	3b23      	subs	r3, #35	; 0x23
 8003ec8:	fa00 f203 	lsl.w	r2, r0, r3
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	631a      	str	r2, [r3, #48]	; 0x30
 8003ed4:	e023      	b.n	8003f1e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685a      	ldr	r2, [r3, #4]
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4413      	add	r3, r2
 8003ee6:	3b41      	subs	r3, #65	; 0x41
 8003ee8:	221f      	movs	r2, #31
 8003eea:	fa02 f303 	lsl.w	r3, r2, r3
 8003eee:	43da      	mvns	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	400a      	ands	r2, r1
 8003ef6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	4618      	mov	r0, r3
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	4413      	add	r3, r2
 8003f10:	3b41      	subs	r3, #65	; 0x41
 8003f12:	fa00 f203 	lsl.w	r2, r0, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	430a      	orrs	r2, r1
 8003f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f1e:	4b22      	ldr	r3, [pc, #136]	; (8003fa8 <HAL_ADC_ConfigChannel+0x234>)
 8003f20:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a21      	ldr	r2, [pc, #132]	; (8003fac <HAL_ADC_ConfigChannel+0x238>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d109      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x1cc>
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2b12      	cmp	r3, #18
 8003f32:	d105      	bne.n	8003f40 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a19      	ldr	r2, [pc, #100]	; (8003fac <HAL_ADC_ConfigChannel+0x238>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d123      	bne.n	8003f92 <HAL_ADC_ConfigChannel+0x21e>
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2b10      	cmp	r3, #16
 8003f50:	d003      	beq.n	8003f5a <HAL_ADC_ConfigChannel+0x1e6>
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	2b11      	cmp	r3, #17
 8003f58:	d11b      	bne.n	8003f92 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2b10      	cmp	r3, #16
 8003f6c:	d111      	bne.n	8003f92 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f6e:	4b10      	ldr	r3, [pc, #64]	; (8003fb0 <HAL_ADC_ConfigChannel+0x23c>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4a10      	ldr	r2, [pc, #64]	; (8003fb4 <HAL_ADC_ConfigChannel+0x240>)
 8003f74:	fba2 2303 	umull	r2, r3, r2, r3
 8003f78:	0c9a      	lsrs	r2, r3, #18
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	009b      	lsls	r3, r3, #2
 8003f7e:	4413      	add	r3, r2
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003f84:	e002      	b.n	8003f8c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1f9      	bne.n	8003f86 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr
 8003fa8:	40012300 	.word	0x40012300
 8003fac:	40012000 	.word	0x40012000
 8003fb0:	20000110 	.word	0x20000110
 8003fb4:	431bde83 	.word	0x431bde83

08003fb8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b085      	sub	sp, #20
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003fc0:	4b79      	ldr	r3, [pc, #484]	; (80041a8 <ADC_Init+0x1f0>)
 8003fc2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	685a      	ldr	r2, [r3, #4]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685a      	ldr	r2, [r3, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	6859      	ldr	r1, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	021a      	lsls	r2, r3, #8
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	430a      	orrs	r2, r1
 8004000:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004010:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	6859      	ldr	r1, [r3, #4]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	689a      	ldr	r2, [r3, #8]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004032:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6899      	ldr	r1, [r3, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404a:	4a58      	ldr	r2, [pc, #352]	; (80041ac <ADC_Init+0x1f4>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d022      	beq.n	8004096 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800405e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	6899      	ldr	r1, [r3, #8]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004080:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6899      	ldr	r1, [r3, #8]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	430a      	orrs	r2, r1
 8004092:	609a      	str	r2, [r3, #8]
 8004094:	e00f      	b.n	80040b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80040a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	689a      	ldr	r2, [r3, #8]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80040b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	689a      	ldr	r2, [r3, #8]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f022 0202 	bic.w	r2, r2, #2
 80040c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	6899      	ldr	r1, [r3, #8]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	7e1b      	ldrb	r3, [r3, #24]
 80040d0:	005a      	lsls	r2, r3, #1
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	430a      	orrs	r2, r1
 80040d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d01b      	beq.n	800411c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004102:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6859      	ldr	r1, [r3, #4]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	3b01      	subs	r3, #1
 8004110:	035a      	lsls	r2, r3, #13
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	605a      	str	r2, [r3, #4]
 800411a:	e007      	b.n	800412c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800412a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800413a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	3b01      	subs	r3, #1
 8004148:	051a      	lsls	r2, r3, #20
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	430a      	orrs	r2, r1
 8004150:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	689a      	ldr	r2, [r3, #8]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004160:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	6899      	ldr	r1, [r3, #8]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800416e:	025a      	lsls	r2, r3, #9
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	430a      	orrs	r2, r1
 8004176:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004186:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6899      	ldr	r1, [r3, #8]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	029a      	lsls	r2, r3, #10
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	609a      	str	r2, [r3, #8]
}
 800419c:	bf00      	nop
 800419e:	3714      	adds	r7, #20
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr
 80041a8:	40012300 	.word	0x40012300
 80041ac:	0f000001 	.word	0x0f000001

080041b0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041bc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d13c      	bne.n	8004244 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d12b      	bne.n	800423c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d127      	bne.n	800423c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d006      	beq.n	8004208 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004204:	2b00      	cmp	r3, #0
 8004206:	d119      	bne.n	800423c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0220 	bic.w	r2, r2, #32
 8004216:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800421c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004228:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d105      	bne.n	800423c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004234:	f043 0201 	orr.w	r2, r3, #1
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f7ff fd7b 	bl	8003d38 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004242:	e00e      	b.n	8004262 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7ff fd85 	bl	8003d60 <HAL_ADC_ErrorCallback>
}
 8004256:	e004      	b.n	8004262 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800425c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	4798      	blx	r3
}
 8004262:	bf00      	nop
 8004264:	3710      	adds	r7, #16
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}

0800426a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800426a:	b580      	push	{r7, lr}
 800426c:	b084      	sub	sp, #16
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004276:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004278:	68f8      	ldr	r0, [r7, #12]
 800427a:	f7ff fd67 	bl	8003d4c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b084      	sub	sp, #16
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004292:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2240      	movs	r2, #64	; 0x40
 8004298:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429e:	f043 0204 	orr.w	r2, r3, #4
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80042a6:	68f8      	ldr	r0, [r7, #12]
 80042a8:	f7ff fd5a 	bl	8003d60 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80042ac:	bf00      	nop
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <__NVIC_SetPriorityGrouping>:
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f003 0307 	and.w	r3, r3, #7
 80042c2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042c4:	4b0c      	ldr	r3, [pc, #48]	; (80042f8 <__NVIC_SetPriorityGrouping+0x44>)
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042ca:	68ba      	ldr	r2, [r7, #8]
 80042cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80042d0:	4013      	ands	r3, r2
 80042d2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80042e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042e6:	4a04      	ldr	r2, [pc, #16]	; (80042f8 <__NVIC_SetPriorityGrouping+0x44>)
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	60d3      	str	r3, [r2, #12]
}
 80042ec:	bf00      	nop
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	e000ed00 	.word	0xe000ed00

080042fc <__NVIC_GetPriorityGrouping>:
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004300:	4b04      	ldr	r3, [pc, #16]	; (8004314 <__NVIC_GetPriorityGrouping+0x18>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	0a1b      	lsrs	r3, r3, #8
 8004306:	f003 0307 	and.w	r3, r3, #7
}
 800430a:	4618      	mov	r0, r3
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr
 8004314:	e000ed00 	.word	0xe000ed00

08004318 <__NVIC_EnableIRQ>:
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	4603      	mov	r3, r0
 8004320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004326:	2b00      	cmp	r3, #0
 8004328:	db0b      	blt.n	8004342 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	f003 021f 	and.w	r2, r3, #31
 8004330:	4907      	ldr	r1, [pc, #28]	; (8004350 <__NVIC_EnableIRQ+0x38>)
 8004332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004336:	095b      	lsrs	r3, r3, #5
 8004338:	2001      	movs	r0, #1
 800433a:	fa00 f202 	lsl.w	r2, r0, r2
 800433e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004342:	bf00      	nop
 8004344:	370c      	adds	r7, #12
 8004346:	46bd      	mov	sp, r7
 8004348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434c:	4770      	bx	lr
 800434e:	bf00      	nop
 8004350:	e000e100 	.word	0xe000e100

08004354 <__NVIC_SetPriority>:
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	4603      	mov	r3, r0
 800435c:	6039      	str	r1, [r7, #0]
 800435e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004364:	2b00      	cmp	r3, #0
 8004366:	db0a      	blt.n	800437e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	b2da      	uxtb	r2, r3
 800436c:	490c      	ldr	r1, [pc, #48]	; (80043a0 <__NVIC_SetPriority+0x4c>)
 800436e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004372:	0112      	lsls	r2, r2, #4
 8004374:	b2d2      	uxtb	r2, r2
 8004376:	440b      	add	r3, r1
 8004378:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800437c:	e00a      	b.n	8004394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	b2da      	uxtb	r2, r3
 8004382:	4908      	ldr	r1, [pc, #32]	; (80043a4 <__NVIC_SetPriority+0x50>)
 8004384:	79fb      	ldrb	r3, [r7, #7]
 8004386:	f003 030f 	and.w	r3, r3, #15
 800438a:	3b04      	subs	r3, #4
 800438c:	0112      	lsls	r2, r2, #4
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	440b      	add	r3, r1
 8004392:	761a      	strb	r2, [r3, #24]
}
 8004394:	bf00      	nop
 8004396:	370c      	adds	r7, #12
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	e000e100 	.word	0xe000e100
 80043a4:	e000ed00 	.word	0xe000ed00

080043a8 <NVIC_EncodePriority>:
{
 80043a8:	b480      	push	{r7}
 80043aa:	b089      	sub	sp, #36	; 0x24
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f003 0307 	and.w	r3, r3, #7
 80043ba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043bc:	69fb      	ldr	r3, [r7, #28]
 80043be:	f1c3 0307 	rsb	r3, r3, #7
 80043c2:	2b04      	cmp	r3, #4
 80043c4:	bf28      	it	cs
 80043c6:	2304      	movcs	r3, #4
 80043c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	3304      	adds	r3, #4
 80043ce:	2b06      	cmp	r3, #6
 80043d0:	d902      	bls.n	80043d8 <NVIC_EncodePriority+0x30>
 80043d2:	69fb      	ldr	r3, [r7, #28]
 80043d4:	3b03      	subs	r3, #3
 80043d6:	e000      	b.n	80043da <NVIC_EncodePriority+0x32>
 80043d8:	2300      	movs	r3, #0
 80043da:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	fa02 f303 	lsl.w	r3, r2, r3
 80043e6:	43da      	mvns	r2, r3
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	401a      	ands	r2, r3
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	fa01 f303 	lsl.w	r3, r1, r3
 80043fa:	43d9      	mvns	r1, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004400:	4313      	orrs	r3, r2
}
 8004402:	4618      	mov	r0, r3
 8004404:	3724      	adds	r7, #36	; 0x24
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
	...

08004410 <SysTick_Config>:
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3b01      	subs	r3, #1
 800441c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004420:	d301      	bcc.n	8004426 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004422:	2301      	movs	r3, #1
 8004424:	e00f      	b.n	8004446 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004426:	4a0a      	ldr	r2, [pc, #40]	; (8004450 <SysTick_Config+0x40>)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3b01      	subs	r3, #1
 800442c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800442e:	210f      	movs	r1, #15
 8004430:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004434:	f7ff ff8e 	bl	8004354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004438:	4b05      	ldr	r3, [pc, #20]	; (8004450 <SysTick_Config+0x40>)
 800443a:	2200      	movs	r2, #0
 800443c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800443e:	4b04      	ldr	r3, [pc, #16]	; (8004450 <SysTick_Config+0x40>)
 8004440:	2207      	movs	r2, #7
 8004442:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004444:	2300      	movs	r3, #0
}
 8004446:	4618      	mov	r0, r3
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	e000e010 	.word	0xe000e010

08004454 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f7ff ff29 	bl	80042b4 <__NVIC_SetPriorityGrouping>
}
 8004462:	bf00      	nop
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800446a:	b580      	push	{r7, lr}
 800446c:	b086      	sub	sp, #24
 800446e:	af00      	add	r7, sp, #0
 8004470:	4603      	mov	r3, r0
 8004472:	60b9      	str	r1, [r7, #8]
 8004474:	607a      	str	r2, [r7, #4]
 8004476:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004478:	2300      	movs	r3, #0
 800447a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800447c:	f7ff ff3e 	bl	80042fc <__NVIC_GetPriorityGrouping>
 8004480:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	68b9      	ldr	r1, [r7, #8]
 8004486:	6978      	ldr	r0, [r7, #20]
 8004488:	f7ff ff8e 	bl	80043a8 <NVIC_EncodePriority>
 800448c:	4602      	mov	r2, r0
 800448e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004492:	4611      	mov	r1, r2
 8004494:	4618      	mov	r0, r3
 8004496:	f7ff ff5d 	bl	8004354 <__NVIC_SetPriority>
}
 800449a:	bf00      	nop
 800449c:	3718      	adds	r7, #24
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b082      	sub	sp, #8
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	4603      	mov	r3, r0
 80044aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044b0:	4618      	mov	r0, r3
 80044b2:	f7ff ff31 	bl	8004318 <__NVIC_EnableIRQ>
}
 80044b6:	bf00      	nop
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b082      	sub	sp, #8
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7ff ffa2 	bl	8004410 <SysTick_Config>
 80044cc:	4603      	mov	r3, r0
}
 80044ce:	4618      	mov	r0, r3
 80044d0:	3708      	adds	r7, #8
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b086      	sub	sp, #24
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80044e4:	f7ff fa7a 	bl	80039dc <HAL_GetTick>
 80044e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e099      	b.n	8004628 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2202      	movs	r2, #2
 8004500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0201 	bic.w	r2, r2, #1
 8004512:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004514:	e00f      	b.n	8004536 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004516:	f7ff fa61 	bl	80039dc <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	2b05      	cmp	r3, #5
 8004522:	d908      	bls.n	8004536 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2220      	movs	r2, #32
 8004528:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2203      	movs	r2, #3
 800452e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e078      	b.n	8004628 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 0301 	and.w	r3, r3, #1
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1e8      	bne.n	8004516 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4b38      	ldr	r3, [pc, #224]	; (8004630 <HAL_DMA_Init+0x158>)
 8004550:	4013      	ands	r3, r2
 8004552:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004562:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800456e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800457a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	4313      	orrs	r3, r2
 8004586:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458c:	2b04      	cmp	r3, #4
 800458e:	d107      	bne.n	80045a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004598:	4313      	orrs	r3, r2
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f023 0307 	bic.w	r3, r3, #7
 80045b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045bc:	697a      	ldr	r2, [r7, #20]
 80045be:	4313      	orrs	r3, r2
 80045c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d117      	bne.n	80045fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	4313      	orrs	r3, r2
 80045d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00e      	beq.n	80045fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 fadf 	bl	8004ba0 <DMA_CheckFifoParam>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d008      	beq.n	80045fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2240      	movs	r2, #64	; 0x40
 80045ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80045f6:	2301      	movs	r3, #1
 80045f8:	e016      	b.n	8004628 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 fa96 	bl	8004b34 <DMA_CalcBaseAndBitshift>
 8004608:	4603      	mov	r3, r0
 800460a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004610:	223f      	movs	r2, #63	; 0x3f
 8004612:	409a      	lsls	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	3718      	adds	r7, #24
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}
 8004630:	f010803f 	.word	0xf010803f

08004634 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	607a      	str	r2, [r7, #4]
 8004640:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004642:	2300      	movs	r3, #0
 8004644:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800464a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004652:	2b01      	cmp	r3, #1
 8004654:	d101      	bne.n	800465a <HAL_DMA_Start_IT+0x26>
 8004656:	2302      	movs	r3, #2
 8004658:	e040      	b.n	80046dc <HAL_DMA_Start_IT+0xa8>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2201      	movs	r2, #1
 800465e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b01      	cmp	r3, #1
 800466c:	d12f      	bne.n	80046ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2202      	movs	r2, #2
 8004672:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	2200      	movs	r2, #0
 800467a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	68b9      	ldr	r1, [r7, #8]
 8004682:	68f8      	ldr	r0, [r7, #12]
 8004684:	f000 fa28 	bl	8004ad8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800468c:	223f      	movs	r2, #63	; 0x3f
 800468e:	409a      	lsls	r2, r3
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0216 	orr.w	r2, r2, #22
 80046a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d007      	beq.n	80046bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f042 0208 	orr.w	r2, r2, #8
 80046ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f042 0201 	orr.w	r2, r2, #1
 80046ca:	601a      	str	r2, [r3, #0]
 80046cc:	e005      	b.n	80046da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046d6:	2302      	movs	r3, #2
 80046d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80046da:	7dfb      	ldrb	r3, [r7, #23]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80046f2:	f7ff f973 	bl	80039dc <HAL_GetTick>
 80046f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	2b02      	cmp	r3, #2
 8004702:	d008      	beq.n	8004716 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2280      	movs	r2, #128	; 0x80
 8004708:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004712:	2301      	movs	r3, #1
 8004714:	e052      	b.n	80047bc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f022 0216 	bic.w	r2, r2, #22
 8004724:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695a      	ldr	r2, [r3, #20]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004734:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	2b00      	cmp	r3, #0
 800473c:	d103      	bne.n	8004746 <HAL_DMA_Abort+0x62>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004742:	2b00      	cmp	r3, #0
 8004744:	d007      	beq.n	8004756 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f022 0208 	bic.w	r2, r2, #8
 8004754:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0201 	bic.w	r2, r2, #1
 8004764:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004766:	e013      	b.n	8004790 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004768:	f7ff f938 	bl	80039dc <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b05      	cmp	r3, #5
 8004774:	d90c      	bls.n	8004790 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2220      	movs	r2, #32
 800477a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2203      	movs	r2, #3
 8004788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800478c:	2303      	movs	r3, #3
 800478e:	e015      	b.n	80047bc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1e4      	bne.n	8004768 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a2:	223f      	movs	r2, #63	; 0x3f
 80047a4:	409a      	lsls	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2201      	movs	r2, #1
 80047b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3710      	adds	r7, #16
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047cc:	2300      	movs	r3, #0
 80047ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047d0:	4b92      	ldr	r3, [pc, #584]	; (8004a1c <HAL_DMA_IRQHandler+0x258>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a92      	ldr	r2, [pc, #584]	; (8004a20 <HAL_DMA_IRQHandler+0x25c>)
 80047d6:	fba2 2303 	umull	r2, r3, r2, r3
 80047da:	0a9b      	lsrs	r3, r3, #10
 80047dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ee:	2208      	movs	r2, #8
 80047f0:	409a      	lsls	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	4013      	ands	r3, r2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01a      	beq.n	8004830 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0304 	and.w	r3, r3, #4
 8004804:	2b00      	cmp	r3, #0
 8004806:	d013      	beq.n	8004830 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f022 0204 	bic.w	r2, r2, #4
 8004816:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800481c:	2208      	movs	r2, #8
 800481e:	409a      	lsls	r2, r3
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004828:	f043 0201 	orr.w	r2, r3, #1
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004834:	2201      	movs	r2, #1
 8004836:	409a      	lsls	r2, r3
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4013      	ands	r3, r2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d012      	beq.n	8004866 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00b      	beq.n	8004866 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004852:	2201      	movs	r2, #1
 8004854:	409a      	lsls	r2, r3
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800485e:	f043 0202 	orr.w	r2, r3, #2
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800486a:	2204      	movs	r2, #4
 800486c:	409a      	lsls	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	4013      	ands	r3, r2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d012      	beq.n	800489c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00b      	beq.n	800489c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004888:	2204      	movs	r2, #4
 800488a:	409a      	lsls	r2, r3
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004894:	f043 0204 	orr.w	r2, r3, #4
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a0:	2210      	movs	r2, #16
 80048a2:	409a      	lsls	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	4013      	ands	r3, r2
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d043      	beq.n	8004934 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f003 0308 	and.w	r3, r3, #8
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d03c      	beq.n	8004934 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048be:	2210      	movs	r2, #16
 80048c0:	409a      	lsls	r2, r3
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d018      	beq.n	8004906 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d108      	bne.n	80048f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d024      	beq.n	8004934 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	4798      	blx	r3
 80048f2:	e01f      	b.n	8004934 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d01b      	beq.n	8004934 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	4798      	blx	r3
 8004904:	e016      	b.n	8004934 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004910:	2b00      	cmp	r3, #0
 8004912:	d107      	bne.n	8004924 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f022 0208 	bic.w	r2, r2, #8
 8004922:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	6878      	ldr	r0, [r7, #4]
 8004932:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004938:	2220      	movs	r2, #32
 800493a:	409a      	lsls	r2, r3
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4013      	ands	r3, r2
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 808e 	beq.w	8004a62 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	2b00      	cmp	r3, #0
 8004952:	f000 8086 	beq.w	8004a62 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800495a:	2220      	movs	r2, #32
 800495c:	409a      	lsls	r2, r3
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b05      	cmp	r3, #5
 800496c:	d136      	bne.n	80049dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 0216 	bic.w	r2, r2, #22
 800497c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695a      	ldr	r2, [r3, #20]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800498c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	2b00      	cmp	r3, #0
 8004994:	d103      	bne.n	800499e <HAL_DMA_IRQHandler+0x1da>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800499a:	2b00      	cmp	r3, #0
 800499c:	d007      	beq.n	80049ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f022 0208 	bic.w	r2, r2, #8
 80049ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049b2:	223f      	movs	r2, #63	; 0x3f
 80049b4:	409a      	lsls	r2, r3
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d07d      	beq.n	8004ace <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049d6:	6878      	ldr	r0, [r7, #4]
 80049d8:	4798      	blx	r3
        }
        return;
 80049da:	e078      	b.n	8004ace <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d01c      	beq.n	8004a24 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d108      	bne.n	8004a0a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d030      	beq.n	8004a62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a04:	6878      	ldr	r0, [r7, #4]
 8004a06:	4798      	blx	r3
 8004a08:	e02b      	b.n	8004a62 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d027      	beq.n	8004a62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	4798      	blx	r3
 8004a1a:	e022      	b.n	8004a62 <HAL_DMA_IRQHandler+0x29e>
 8004a1c:	20000110 	.word	0x20000110
 8004a20:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10f      	bne.n	8004a52 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 0210 	bic.w	r2, r2, #16
 8004a40:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2200      	movs	r2, #0
 8004a46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d003      	beq.n	8004a62 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d032      	beq.n	8004ad0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d022      	beq.n	8004abc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2205      	movs	r2, #5
 8004a7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0201 	bic.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	3301      	adds	r3, #1
 8004a92:	60bb      	str	r3, [r7, #8]
 8004a94:	697a      	ldr	r2, [r7, #20]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d307      	bcc.n	8004aaa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0301 	and.w	r3, r3, #1
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1f2      	bne.n	8004a8e <HAL_DMA_IRQHandler+0x2ca>
 8004aa8:	e000      	b.n	8004aac <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004aaa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d005      	beq.n	8004ad0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	4798      	blx	r3
 8004acc:	e000      	b.n	8004ad0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004ace:	bf00      	nop
    }
  }
}
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop

08004ad8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004af4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	2b40      	cmp	r3, #64	; 0x40
 8004b04:	d108      	bne.n	8004b18 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b16:	e007      	b.n	8004b28 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	60da      	str	r2, [r3, #12]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b085      	sub	sp, #20
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	3b10      	subs	r3, #16
 8004b44:	4a14      	ldr	r2, [pc, #80]	; (8004b98 <DMA_CalcBaseAndBitshift+0x64>)
 8004b46:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4a:	091b      	lsrs	r3, r3, #4
 8004b4c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b4e:	4a13      	ldr	r2, [pc, #76]	; (8004b9c <DMA_CalcBaseAndBitshift+0x68>)
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	4413      	add	r3, r2
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2b03      	cmp	r3, #3
 8004b60:	d909      	bls.n	8004b76 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b6a:	f023 0303 	bic.w	r3, r3, #3
 8004b6e:	1d1a      	adds	r2, r3, #4
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	659a      	str	r2, [r3, #88]	; 0x58
 8004b74:	e007      	b.n	8004b86 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b7e:	f023 0303 	bic.w	r3, r3, #3
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3714      	adds	r7, #20
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	aaaaaaab 	.word	0xaaaaaaab
 8004b9c:	0800c0cc 	.word	0x0800c0cc

08004ba0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d11f      	bne.n	8004bfa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b03      	cmp	r3, #3
 8004bbe:	d855      	bhi.n	8004c6c <DMA_CheckFifoParam+0xcc>
 8004bc0:	a201      	add	r2, pc, #4	; (adr r2, 8004bc8 <DMA_CheckFifoParam+0x28>)
 8004bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc6:	bf00      	nop
 8004bc8:	08004bd9 	.word	0x08004bd9
 8004bcc:	08004beb 	.word	0x08004beb
 8004bd0:	08004bd9 	.word	0x08004bd9
 8004bd4:	08004c6d 	.word	0x08004c6d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bdc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d045      	beq.n	8004c70 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004be8:	e042      	b.n	8004c70 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004bf2:	d13f      	bne.n	8004c74 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf8:	e03c      	b.n	8004c74 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c02:	d121      	bne.n	8004c48 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	2b03      	cmp	r3, #3
 8004c08:	d836      	bhi.n	8004c78 <DMA_CheckFifoParam+0xd8>
 8004c0a:	a201      	add	r2, pc, #4	; (adr r2, 8004c10 <DMA_CheckFifoParam+0x70>)
 8004c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c10:	08004c21 	.word	0x08004c21
 8004c14:	08004c27 	.word	0x08004c27
 8004c18:	08004c21 	.word	0x08004c21
 8004c1c:	08004c39 	.word	0x08004c39
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	73fb      	strb	r3, [r7, #15]
      break;
 8004c24:	e02f      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d024      	beq.n	8004c7c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c36:	e021      	b.n	8004c7c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c40:	d11e      	bne.n	8004c80 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c46:	e01b      	b.n	8004c80 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d902      	bls.n	8004c54 <DMA_CheckFifoParam+0xb4>
 8004c4e:	2b03      	cmp	r3, #3
 8004c50:	d003      	beq.n	8004c5a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c52:	e018      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	73fb      	strb	r3, [r7, #15]
      break;
 8004c58:	e015      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d00e      	beq.n	8004c84 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	73fb      	strb	r3, [r7, #15]
      break;
 8004c6a:	e00b      	b.n	8004c84 <DMA_CheckFifoParam+0xe4>
      break;
 8004c6c:	bf00      	nop
 8004c6e:	e00a      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      break;
 8004c70:	bf00      	nop
 8004c72:	e008      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      break;
 8004c74:	bf00      	nop
 8004c76:	e006      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      break;
 8004c78:	bf00      	nop
 8004c7a:	e004      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      break;
 8004c7c:	bf00      	nop
 8004c7e:	e002      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      break;   
 8004c80:	bf00      	nop
 8004c82:	e000      	b.n	8004c86 <DMA_CheckFifoParam+0xe6>
      break;
 8004c84:	bf00      	nop
    }
  } 
  
  return status; 
 8004c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b089      	sub	sp, #36	; 0x24
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
 8004c9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004caa:	2300      	movs	r3, #0
 8004cac:	61fb      	str	r3, [r7, #28]
 8004cae:	e16b      	b.n	8004f88 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	697a      	ldr	r2, [r7, #20]
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	f040 815a 	bne.w	8004f82 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d00b      	beq.n	8004cee <HAL_GPIO_Init+0x5a>
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d007      	beq.n	8004cee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004ce2:	2b11      	cmp	r3, #17
 8004ce4:	d003      	beq.n	8004cee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	2b12      	cmp	r3, #18
 8004cec:	d130      	bne.n	8004d50 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	005b      	lsls	r3, r3, #1
 8004cf8:	2203      	movs	r2, #3
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	69ba      	ldr	r2, [r7, #24]
 8004d02:	4013      	ands	r3, r2
 8004d04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	68da      	ldr	r2, [r3, #12]
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	69ba      	ldr	r2, [r7, #24]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69ba      	ldr	r2, [r7, #24]
 8004d1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d24:	2201      	movs	r2, #1
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2c:	43db      	mvns	r3, r3
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	4013      	ands	r3, r2
 8004d32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	091b      	lsrs	r3, r3, #4
 8004d3a:	f003 0201 	and.w	r2, r3, #1
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	fa02 f303 	lsl.w	r3, r2, r3
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	69ba      	ldr	r2, [r7, #24]
 8004d4e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	2203      	movs	r2, #3
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	43db      	mvns	r3, r3
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	4013      	ands	r3, r2
 8004d66:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	689a      	ldr	r2, [r3, #8]
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69ba      	ldr	r2, [r7, #24]
 8004d7e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	2b02      	cmp	r3, #2
 8004d86:	d003      	beq.n	8004d90 <HAL_GPIO_Init+0xfc>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	2b12      	cmp	r3, #18
 8004d8e:	d123      	bne.n	8004dd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	08da      	lsrs	r2, r3, #3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	3208      	adds	r2, #8
 8004d98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	220f      	movs	r2, #15
 8004da8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dac:	43db      	mvns	r3, r3
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	4013      	ands	r3, r2
 8004db2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	691a      	ldr	r2, [r3, #16]
 8004db8:	69fb      	ldr	r3, [r7, #28]
 8004dba:	f003 0307 	and.w	r3, r3, #7
 8004dbe:	009b      	lsls	r3, r3, #2
 8004dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	08da      	lsrs	r2, r3, #3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	3208      	adds	r2, #8
 8004dd2:	69b9      	ldr	r1, [r7, #24]
 8004dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	2203      	movs	r2, #3
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	43db      	mvns	r3, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	4013      	ands	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	f003 0203 	and.w	r2, r3, #3
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	005b      	lsls	r3, r3, #1
 8004dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 80b4 	beq.w	8004f82 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60fb      	str	r3, [r7, #12]
 8004e1e:	4b5f      	ldr	r3, [pc, #380]	; (8004f9c <HAL_GPIO_Init+0x308>)
 8004e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e22:	4a5e      	ldr	r2, [pc, #376]	; (8004f9c <HAL_GPIO_Init+0x308>)
 8004e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e28:	6453      	str	r3, [r2, #68]	; 0x44
 8004e2a:	4b5c      	ldr	r3, [pc, #368]	; (8004f9c <HAL_GPIO_Init+0x308>)
 8004e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e36:	4a5a      	ldr	r2, [pc, #360]	; (8004fa0 <HAL_GPIO_Init+0x30c>)
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	089b      	lsrs	r3, r3, #2
 8004e3c:	3302      	adds	r3, #2
 8004e3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	220f      	movs	r2, #15
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43db      	mvns	r3, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4013      	ands	r3, r2
 8004e58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a51      	ldr	r2, [pc, #324]	; (8004fa4 <HAL_GPIO_Init+0x310>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d02b      	beq.n	8004eba <HAL_GPIO_Init+0x226>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a50      	ldr	r2, [pc, #320]	; (8004fa8 <HAL_GPIO_Init+0x314>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d025      	beq.n	8004eb6 <HAL_GPIO_Init+0x222>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a4f      	ldr	r2, [pc, #316]	; (8004fac <HAL_GPIO_Init+0x318>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d01f      	beq.n	8004eb2 <HAL_GPIO_Init+0x21e>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a4e      	ldr	r2, [pc, #312]	; (8004fb0 <HAL_GPIO_Init+0x31c>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d019      	beq.n	8004eae <HAL_GPIO_Init+0x21a>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a4d      	ldr	r2, [pc, #308]	; (8004fb4 <HAL_GPIO_Init+0x320>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d013      	beq.n	8004eaa <HAL_GPIO_Init+0x216>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a4c      	ldr	r2, [pc, #304]	; (8004fb8 <HAL_GPIO_Init+0x324>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d00d      	beq.n	8004ea6 <HAL_GPIO_Init+0x212>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a4b      	ldr	r2, [pc, #300]	; (8004fbc <HAL_GPIO_Init+0x328>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d007      	beq.n	8004ea2 <HAL_GPIO_Init+0x20e>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a4a      	ldr	r2, [pc, #296]	; (8004fc0 <HAL_GPIO_Init+0x32c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d101      	bne.n	8004e9e <HAL_GPIO_Init+0x20a>
 8004e9a:	2307      	movs	r3, #7
 8004e9c:	e00e      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004e9e:	2308      	movs	r3, #8
 8004ea0:	e00c      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004ea2:	2306      	movs	r3, #6
 8004ea4:	e00a      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004ea6:	2305      	movs	r3, #5
 8004ea8:	e008      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004eaa:	2304      	movs	r3, #4
 8004eac:	e006      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e004      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	e002      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <HAL_GPIO_Init+0x228>
 8004eba:	2300      	movs	r3, #0
 8004ebc:	69fa      	ldr	r2, [r7, #28]
 8004ebe:	f002 0203 	and.w	r2, r2, #3
 8004ec2:	0092      	lsls	r2, r2, #2
 8004ec4:	4093      	lsls	r3, r2
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ecc:	4934      	ldr	r1, [pc, #208]	; (8004fa0 <HAL_GPIO_Init+0x30c>)
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	089b      	lsrs	r3, r3, #2
 8004ed2:	3302      	adds	r3, #2
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004eda:	4b3a      	ldr	r3, [pc, #232]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	43db      	mvns	r3, r3
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004efe:	4a31      	ldr	r2, [pc, #196]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f04:	4b2f      	ldr	r3, [pc, #188]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	43db      	mvns	r3, r3
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4013      	ands	r3, r2
 8004f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f28:	4a26      	ldr	r2, [pc, #152]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f2e:	4b25      	ldr	r3, [pc, #148]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	43db      	mvns	r3, r3
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f52:	4a1c      	ldr	r2, [pc, #112]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f58:	4b1a      	ldr	r3, [pc, #104]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	43db      	mvns	r3, r3
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	4013      	ands	r3, r2
 8004f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f7c:	4a11      	ldr	r2, [pc, #68]	; (8004fc4 <HAL_GPIO_Init+0x330>)
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	3301      	adds	r3, #1
 8004f86:	61fb      	str	r3, [r7, #28]
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	2b0f      	cmp	r3, #15
 8004f8c:	f67f ae90 	bls.w	8004cb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f90:	bf00      	nop
 8004f92:	3724      	adds	r7, #36	; 0x24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	40013800 	.word	0x40013800
 8004fa4:	40020000 	.word	0x40020000
 8004fa8:	40020400 	.word	0x40020400
 8004fac:	40020800 	.word	0x40020800
 8004fb0:	40020c00 	.word	0x40020c00
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	40021400 	.word	0x40021400
 8004fbc:	40021800 	.word	0x40021800
 8004fc0:	40021c00 	.word	0x40021c00
 8004fc4:	40013c00 	.word	0x40013c00

08004fc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	887b      	ldrh	r3, [r7, #2]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d002      	beq.n	8004fe6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	73fb      	strb	r3, [r7, #15]
 8004fe4:	e001      	b.n	8004fea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	807b      	strh	r3, [r7, #2]
 8005004:	4613      	mov	r3, r2
 8005006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005008:	787b      	ldrb	r3, [r7, #1]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800500e:	887a      	ldrh	r2, [r7, #2]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005014:	e003      	b.n	800501e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005016:	887b      	ldrh	r3, [r7, #2]
 8005018:	041a      	lsls	r2, r3, #16
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	619a      	str	r2, [r3, #24]
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr

0800502a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
 8005032:	460b      	mov	r3, r1
 8005034:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	695a      	ldr	r2, [r3, #20]
 800503a:	887b      	ldrh	r3, [r7, #2]
 800503c:	401a      	ands	r2, r3
 800503e:	887b      	ldrh	r3, [r7, #2]
 8005040:	429a      	cmp	r2, r3
 8005042:	d104      	bne.n	800504e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005044:	887b      	ldrh	r3, [r7, #2]
 8005046:	041a      	lsls	r2, r3, #16
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800504c:	e002      	b.n	8005054 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800504e:	887a      	ldrh	r2, [r7, #2]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	619a      	str	r2, [r3, #24]
}
 8005054:	bf00      	nop
 8005056:	370c      	adds	r7, #12
 8005058:	46bd      	mov	sp, r7
 800505a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505e:	4770      	bx	lr

08005060 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e11f      	b.n	80052b2 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d106      	bne.n	800508c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f7fc fb5e 	bl	8001748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2224      	movs	r2, #36	; 0x24
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0201 	bic.w	r2, r2, #1
 80050a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80050c4:	f001 fca4 	bl	8006a10 <HAL_RCC_GetPCLK1Freq>
 80050c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	4a7b      	ldr	r2, [pc, #492]	; (80052bc <HAL_I2C_Init+0x25c>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d807      	bhi.n	80050e4 <HAL_I2C_Init+0x84>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4a7a      	ldr	r2, [pc, #488]	; (80052c0 <HAL_I2C_Init+0x260>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	bf94      	ite	ls
 80050dc:	2301      	movls	r3, #1
 80050de:	2300      	movhi	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e006      	b.n	80050f2 <HAL_I2C_Init+0x92>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4a77      	ldr	r2, [pc, #476]	; (80052c4 <HAL_I2C_Init+0x264>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	bf94      	ite	ls
 80050ec:	2301      	movls	r3, #1
 80050ee:	2300      	movhi	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e0db      	b.n	80052b2 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	4a72      	ldr	r2, [pc, #456]	; (80052c8 <HAL_I2C_Init+0x268>)
 80050fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005102:	0c9b      	lsrs	r3, r3, #18
 8005104:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	430a      	orrs	r2, r1
 8005118:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	4a64      	ldr	r2, [pc, #400]	; (80052bc <HAL_I2C_Init+0x25c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d802      	bhi.n	8005134 <HAL_I2C_Init+0xd4>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	3301      	adds	r3, #1
 8005132:	e009      	b.n	8005148 <HAL_I2C_Init+0xe8>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	4a63      	ldr	r2, [pc, #396]	; (80052cc <HAL_I2C_Init+0x26c>)
 8005140:	fba2 2303 	umull	r2, r3, r2, r3
 8005144:	099b      	lsrs	r3, r3, #6
 8005146:	3301      	adds	r3, #1
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6812      	ldr	r2, [r2, #0]
 800514c:	430b      	orrs	r3, r1
 800514e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800515a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	4956      	ldr	r1, [pc, #344]	; (80052bc <HAL_I2C_Init+0x25c>)
 8005164:	428b      	cmp	r3, r1
 8005166:	d80d      	bhi.n	8005184 <HAL_I2C_Init+0x124>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	1e59      	subs	r1, r3, #1
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	fbb1 f3f3 	udiv	r3, r1, r3
 8005176:	3301      	adds	r3, #1
 8005178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800517c:	2b04      	cmp	r3, #4
 800517e:	bf38      	it	cc
 8005180:	2304      	movcc	r3, #4
 8005182:	e04f      	b.n	8005224 <HAL_I2C_Init+0x1c4>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d111      	bne.n	80051b0 <HAL_I2C_Init+0x150>
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	1e58      	subs	r0, r3, #1
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6859      	ldr	r1, [r3, #4]
 8005194:	460b      	mov	r3, r1
 8005196:	005b      	lsls	r3, r3, #1
 8005198:	440b      	add	r3, r1
 800519a:	fbb0 f3f3 	udiv	r3, r0, r3
 800519e:	3301      	adds	r3, #1
 80051a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	e012      	b.n	80051d6 <HAL_I2C_Init+0x176>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	1e58      	subs	r0, r3, #1
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6859      	ldr	r1, [r3, #4]
 80051b8:	460b      	mov	r3, r1
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	440b      	add	r3, r1
 80051be:	0099      	lsls	r1, r3, #2
 80051c0:	440b      	add	r3, r1
 80051c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80051c6:	3301      	adds	r3, #1
 80051c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	bf0c      	ite	eq
 80051d0:	2301      	moveq	r3, #1
 80051d2:	2300      	movne	r3, #0
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <HAL_I2C_Init+0x17e>
 80051da:	2301      	movs	r3, #1
 80051dc:	e022      	b.n	8005224 <HAL_I2C_Init+0x1c4>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10e      	bne.n	8005204 <HAL_I2C_Init+0x1a4>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	1e58      	subs	r0, r3, #1
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6859      	ldr	r1, [r3, #4]
 80051ee:	460b      	mov	r3, r1
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	440b      	add	r3, r1
 80051f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80051f8:	3301      	adds	r3, #1
 80051fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005202:	e00f      	b.n	8005224 <HAL_I2C_Init+0x1c4>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	1e58      	subs	r0, r3, #1
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6859      	ldr	r1, [r3, #4]
 800520c:	460b      	mov	r3, r1
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	440b      	add	r3, r1
 8005212:	0099      	lsls	r1, r3, #2
 8005214:	440b      	add	r3, r1
 8005216:	fbb0 f3f3 	udiv	r3, r0, r3
 800521a:	3301      	adds	r3, #1
 800521c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005220:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005224:	6879      	ldr	r1, [r7, #4]
 8005226:	6809      	ldr	r1, [r1, #0]
 8005228:	4313      	orrs	r3, r2
 800522a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	69da      	ldr	r2, [r3, #28]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	430a      	orrs	r2, r1
 8005246:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005252:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	6911      	ldr	r1, [r2, #16]
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	68d2      	ldr	r2, [r2, #12]
 800525e:	4311      	orrs	r1, r2
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6812      	ldr	r2, [r2, #0]
 8005264:	430b      	orrs	r3, r1
 8005266:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	695a      	ldr	r2, [r3, #20]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	431a      	orrs	r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	430a      	orrs	r2, r1
 8005282:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	681a      	ldr	r2, [r3, #0]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f042 0201 	orr.w	r2, r2, #1
 8005292:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2220      	movs	r2, #32
 800529e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}
 80052ba:	bf00      	nop
 80052bc:	000186a0 	.word	0x000186a0
 80052c0:	001e847f 	.word	0x001e847f
 80052c4:	003d08ff 	.word	0x003d08ff
 80052c8:	431bde83 	.word	0x431bde83
 80052cc:	10624dd3 	.word	0x10624dd3

080052d0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	607a      	str	r2, [r7, #4]
 80052da:	461a      	mov	r2, r3
 80052dc:	460b      	mov	r3, r1
 80052de:	817b      	strh	r3, [r7, #10]
 80052e0:	4613      	mov	r3, r2
 80052e2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80052e4:	f7fe fb7a 	bl	80039dc <HAL_GetTick>
 80052e8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b20      	cmp	r3, #32
 80052f4:	f040 80e0 	bne.w	80054b8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	2319      	movs	r3, #25
 80052fe:	2201      	movs	r2, #1
 8005300:	4970      	ldr	r1, [pc, #448]	; (80054c4 <HAL_I2C_Master_Transmit+0x1f4>)
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 fd92 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800530e:	2302      	movs	r3, #2
 8005310:	e0d3      	b.n	80054ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_I2C_Master_Transmit+0x50>
 800531c:	2302      	movs	r3, #2
 800531e:	e0cc      	b.n	80054ba <HAL_I2C_Master_Transmit+0x1ea>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	2b01      	cmp	r3, #1
 8005334:	d007      	beq.n	8005346 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681a      	ldr	r2, [r3, #0]
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f042 0201 	orr.w	r2, r2, #1
 8005344:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005354:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2221      	movs	r2, #33	; 0x21
 800535a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2210      	movs	r2, #16
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	893a      	ldrh	r2, [r7, #8]
 8005376:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800537c:	b29a      	uxth	r2, r3
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	4a50      	ldr	r2, [pc, #320]	; (80054c8 <HAL_I2C_Master_Transmit+0x1f8>)
 8005386:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005388:	8979      	ldrh	r1, [r7, #10]
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	6a3a      	ldr	r2, [r7, #32]
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f000 fbfe 	bl	8005b90 <I2C_MasterRequestWrite>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d001      	beq.n	800539e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e08d      	b.n	80054ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800539e:	2300      	movs	r3, #0
 80053a0:	613b      	str	r3, [r7, #16]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	695b      	ldr	r3, [r3, #20]
 80053a8:	613b      	str	r3, [r7, #16]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	613b      	str	r3, [r7, #16]
 80053b2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80053b4:	e066      	b.n	8005484 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	6a39      	ldr	r1, [r7, #32]
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 fe0c 	bl	8005fd8 <I2C_WaitOnTXEFlagUntilTimeout>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00d      	beq.n	80053e2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d107      	bne.n	80053de <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80053dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e06b      	b.n	80054ba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e6:	781a      	ldrb	r2, [r3, #0]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f2:	1c5a      	adds	r2, r3, #1
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800540a:	3b01      	subs	r3, #1
 800540c:	b29a      	uxth	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	695b      	ldr	r3, [r3, #20]
 8005418:	f003 0304 	and.w	r3, r3, #4
 800541c:	2b04      	cmp	r3, #4
 800541e:	d11b      	bne.n	8005458 <HAL_I2C_Master_Transmit+0x188>
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005424:	2b00      	cmp	r3, #0
 8005426:	d017      	beq.n	8005458 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005442:	b29b      	uxth	r3, r3
 8005444:	3b01      	subs	r3, #1
 8005446:	b29a      	uxth	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005450:	3b01      	subs	r3, #1
 8005452:	b29a      	uxth	r2, r3
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	6a39      	ldr	r1, [r7, #32]
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fdfc 	bl	800605a <I2C_WaitOnBTFFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00d      	beq.n	8005484 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546c:	2b04      	cmp	r3, #4
 800546e:	d107      	bne.n	8005480 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800547e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e01a      	b.n	80054ba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005488:	2b00      	cmp	r3, #0
 800548a:	d194      	bne.n	80053b6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800549a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80054b4:	2300      	movs	r3, #0
 80054b6:	e000      	b.n	80054ba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80054b8:	2302      	movs	r3, #2
  }
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3718      	adds	r7, #24
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	00100002 	.word	0x00100002
 80054c8:	ffff0000 	.word	0xffff0000

080054cc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b08c      	sub	sp, #48	; 0x30
 80054d0:	af02      	add	r7, sp, #8
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	607a      	str	r2, [r7, #4]
 80054d6:	461a      	mov	r2, r3
 80054d8:	460b      	mov	r3, r1
 80054da:	817b      	strh	r3, [r7, #10]
 80054dc:	4613      	mov	r3, r2
 80054de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054e0:	f7fe fa7c 	bl	80039dc <HAL_GetTick>
 80054e4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b20      	cmp	r3, #32
 80054f0:	f040 820b 	bne.w	800590a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	9300      	str	r3, [sp, #0]
 80054f8:	2319      	movs	r3, #25
 80054fa:	2201      	movs	r2, #1
 80054fc:	497c      	ldr	r1, [pc, #496]	; (80056f0 <HAL_I2C_Master_Receive+0x224>)
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f000 fc94 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d001      	beq.n	800550e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800550a:	2302      	movs	r3, #2
 800550c:	e1fe      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <HAL_I2C_Master_Receive+0x50>
 8005518:	2302      	movs	r3, #2
 800551a:	e1f7      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0301 	and.w	r3, r3, #1
 800552e:	2b01      	cmp	r3, #1
 8005530:	d007      	beq.n	8005542 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f042 0201 	orr.w	r2, r2, #1
 8005540:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005550:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2222      	movs	r2, #34	; 0x22
 8005556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2210      	movs	r2, #16
 800555e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	2200      	movs	r2, #0
 8005566:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	893a      	ldrh	r2, [r7, #8]
 8005572:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005578:	b29a      	uxth	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4a5c      	ldr	r2, [pc, #368]	; (80056f4 <HAL_I2C_Master_Receive+0x228>)
 8005582:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005584:	8979      	ldrh	r1, [r7, #10]
 8005586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005588:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800558a:	68f8      	ldr	r0, [r7, #12]
 800558c:	f000 fb82 	bl	8005c94 <I2C_MasterRequestRead>
 8005590:	4603      	mov	r3, r0
 8005592:	2b00      	cmp	r3, #0
 8005594:	d001      	beq.n	800559a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e1b8      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d113      	bne.n	80055ca <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055a2:	2300      	movs	r3, #0
 80055a4:	623b      	str	r3, [r7, #32]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	623b      	str	r3, [r7, #32]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055c6:	601a      	str	r2, [r3, #0]
 80055c8:	e18c      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d11b      	bne.n	800560a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055e2:	2300      	movs	r3, #0
 80055e4:	61fb      	str	r3, [r7, #28]
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	695b      	ldr	r3, [r3, #20]
 80055ec:	61fb      	str	r3, [r7, #28]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	61fb      	str	r3, [r7, #28]
 80055f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005606:	601a      	str	r2, [r3, #0]
 8005608:	e16c      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800560e:	2b02      	cmp	r3, #2
 8005610:	d11b      	bne.n	800564a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005620:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005630:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005632:	2300      	movs	r3, #0
 8005634:	61bb      	str	r3, [r7, #24]
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	695b      	ldr	r3, [r3, #20]
 800563c:	61bb      	str	r3, [r7, #24]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	699b      	ldr	r3, [r3, #24]
 8005644:	61bb      	str	r3, [r7, #24]
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	e14c      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005658:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800565a:	2300      	movs	r3, #0
 800565c:	617b      	str	r3, [r7, #20]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	617b      	str	r3, [r7, #20]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	617b      	str	r3, [r7, #20]
 800566e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005670:	e138      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005676:	2b03      	cmp	r3, #3
 8005678:	f200 80f1 	bhi.w	800585e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005680:	2b01      	cmp	r3, #1
 8005682:	d123      	bne.n	80056cc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005686:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f000 fd27 	bl	80060dc <I2C_WaitOnRXNEFlagUntilTimeout>
 800568e:	4603      	mov	r3, r0
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	e139      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	691a      	ldr	r2, [r3, #16]
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	b2d2      	uxtb	r2, r2
 80056a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056aa:	1c5a      	adds	r2, r3, #1
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056b4:	3b01      	subs	r3, #1
 80056b6:	b29a      	uxth	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	3b01      	subs	r3, #1
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80056ca:	e10b      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d14e      	bne.n	8005772 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	9300      	str	r3, [sp, #0]
 80056d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056da:	2200      	movs	r2, #0
 80056dc:	4906      	ldr	r1, [pc, #24]	; (80056f8 <HAL_I2C_Master_Receive+0x22c>)
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f000 fba4 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d008      	beq.n	80056fc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e10e      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
 80056ee:	bf00      	nop
 80056f0:	00100002 	.word	0x00100002
 80056f4:	ffff0000 	.word	0xffff0000
 80056f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800570a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691a      	ldr	r2, [r3, #16]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005716:	b2d2      	uxtb	r2, r2
 8005718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005728:	3b01      	subs	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005734:	b29b      	uxth	r3, r3
 8005736:	3b01      	subs	r3, #1
 8005738:	b29a      	uxth	r2, r3
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	691a      	ldr	r2, [r3, #16]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005748:	b2d2      	uxtb	r2, r2
 800574a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575a:	3b01      	subs	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005770:	e0b8      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005778:	2200      	movs	r2, #0
 800577a:	4966      	ldr	r1, [pc, #408]	; (8005914 <HAL_I2C_Master_Receive+0x448>)
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 fb55 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d001      	beq.n	800578c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e0bf      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800579a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	691a      	ldr	r2, [r3, #16]
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a6:	b2d2      	uxtb	r2, r2
 80057a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b8:	3b01      	subs	r3, #1
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	3b01      	subs	r3, #1
 80057c8:	b29a      	uxth	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d4:	2200      	movs	r2, #0
 80057d6:	494f      	ldr	r1, [pc, #316]	; (8005914 <HAL_I2C_Master_Receive+0x448>)
 80057d8:	68f8      	ldr	r0, [r7, #12]
 80057da:	f000 fb27 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d001      	beq.n	80057e8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	e091      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80057f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691a      	ldr	r2, [r3, #16]
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005802:	b2d2      	uxtb	r2, r2
 8005804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005814:	3b01      	subs	r3, #1
 8005816:	b29a      	uxth	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005820:	b29b      	uxth	r3, r3
 8005822:	3b01      	subs	r3, #1
 8005824:	b29a      	uxth	r2, r3
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	691a      	ldr	r2, [r3, #16]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005834:	b2d2      	uxtb	r2, r2
 8005836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800583c:	1c5a      	adds	r2, r3, #1
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005846:	3b01      	subs	r3, #1
 8005848:	b29a      	uxth	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005852:	b29b      	uxth	r3, r3
 8005854:	3b01      	subs	r3, #1
 8005856:	b29a      	uxth	r2, r3
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800585c:	e042      	b.n	80058e4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800585e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005860:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 fc3a 	bl	80060dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e04c      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	691a      	ldr	r2, [r3, #16]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587c:	b2d2      	uxtb	r2, r2
 800587e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005884:	1c5a      	adds	r2, r3, #1
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800588e:	3b01      	subs	r3, #1
 8005890:	b29a      	uxth	r2, r3
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800589a:	b29b      	uxth	r3, r3
 800589c:	3b01      	subs	r3, #1
 800589e:	b29a      	uxth	r2, r3
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	f003 0304 	and.w	r3, r3, #4
 80058ae:	2b04      	cmp	r3, #4
 80058b0:	d118      	bne.n	80058e4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	691a      	ldr	r2, [r3, #16]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058ce:	3b01      	subs	r3, #1
 80058d0:	b29a      	uxth	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058da:	b29b      	uxth	r3, r3
 80058dc:	3b01      	subs	r3, #1
 80058de:	b29a      	uxth	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f47f aec2 	bne.w	8005672 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2220      	movs	r2, #32
 80058f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005906:	2300      	movs	r3, #0
 8005908:	e000      	b.n	800590c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800590a:	2302      	movs	r3, #2
  }
}
 800590c:	4618      	mov	r0, r3
 800590e:	3728      	adds	r7, #40	; 0x28
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}
 8005914:	00010004 	.word	0x00010004

08005918 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b08a      	sub	sp, #40	; 0x28
 800591c:	af02      	add	r7, sp, #8
 800591e:	60f8      	str	r0, [r7, #12]
 8005920:	607a      	str	r2, [r7, #4]
 8005922:	603b      	str	r3, [r7, #0]
 8005924:	460b      	mov	r3, r1
 8005926:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005928:	f7fe f858 	bl	80039dc <HAL_GetTick>
 800592c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800592e:	2301      	movs	r3, #1
 8005930:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b20      	cmp	r3, #32
 800593c:	f040 8110 	bne.w	8005b60 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	9300      	str	r3, [sp, #0]
 8005944:	2319      	movs	r3, #25
 8005946:	2201      	movs	r2, #1
 8005948:	4988      	ldr	r1, [pc, #544]	; (8005b6c <HAL_I2C_IsDeviceReady+0x254>)
 800594a:	68f8      	ldr	r0, [r7, #12]
 800594c:	f000 fa6e 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
 8005958:	e103      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005960:	2b01      	cmp	r3, #1
 8005962:	d101      	bne.n	8005968 <HAL_I2C_IsDeviceReady+0x50>
 8005964:	2302      	movs	r3, #2
 8005966:	e0fc      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f003 0301 	and.w	r3, r3, #1
 800597a:	2b01      	cmp	r3, #1
 800597c:	d007      	beq.n	800598e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f042 0201 	orr.w	r2, r2, #1
 800598c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681a      	ldr	r2, [r3, #0]
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800599c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2224      	movs	r2, #36	; 0x24
 80059a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4a70      	ldr	r2, [pc, #448]	; (8005b70 <HAL_I2C_IsDeviceReady+0x258>)
 80059b0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	9300      	str	r3, [sp, #0]
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80059ce:	68f8      	ldr	r0, [r7, #12]
 80059d0:	f000 fa2c 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00c      	beq.n	80059f4 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d003      	beq.n	80059f0 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059ee:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e0b6      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80059f4:	897b      	ldrh	r3, [r7, #10]
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	461a      	mov	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005a02:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005a04:	f7fd ffea 	bl	80039dc <HAL_GetTick>
 8005a08:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	695b      	ldr	r3, [r3, #20]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	bf0c      	ite	eq
 8005a18:	2301      	moveq	r3, #1
 8005a1a:	2300      	movne	r3, #0
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a2e:	bf0c      	ite	eq
 8005a30:	2301      	moveq	r3, #1
 8005a32:	2300      	movne	r3, #0
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005a38:	e025      	b.n	8005a86 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a3a:	f7fd ffcf 	bl	80039dc <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	1ad3      	subs	r3, r2, r3
 8005a44:	683a      	ldr	r2, [r7, #0]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d302      	bcc.n	8005a50 <HAL_I2C_IsDeviceReady+0x138>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d103      	bne.n	8005a58 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	22a0      	movs	r2, #160	; 0xa0
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	695b      	ldr	r3, [r3, #20]
 8005a5e:	f003 0302 	and.w	r3, r3, #2
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	bf0c      	ite	eq
 8005a66:	2301      	moveq	r3, #1
 8005a68:	2300      	movne	r3, #0
 8005a6a:	b2db      	uxtb	r3, r3
 8005a6c:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	695b      	ldr	r3, [r3, #20]
 8005a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a7c:	bf0c      	ite	eq
 8005a7e:	2301      	moveq	r3, #1
 8005a80:	2300      	movne	r3, #0
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2ba0      	cmp	r3, #160	; 0xa0
 8005a90:	d005      	beq.n	8005a9e <HAL_I2C_IsDeviceReady+0x186>
 8005a92:	7dfb      	ldrb	r3, [r7, #23]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d102      	bne.n	8005a9e <HAL_I2C_IsDeviceReady+0x186>
 8005a98:	7dbb      	ldrb	r3, [r7, #22]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d0cd      	beq.n	8005a3a <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2220      	movs	r2, #32
 8005aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695b      	ldr	r3, [r3, #20]
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d129      	bne.n	8005b08 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681a      	ldr	r2, [r3, #0]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ac2:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	613b      	str	r3, [r7, #16]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	695b      	ldr	r3, [r3, #20]
 8005ace:	613b      	str	r3, [r7, #16]
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	613b      	str	r3, [r7, #16]
 8005ad8:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	9300      	str	r3, [sp, #0]
 8005ade:	2319      	movs	r3, #25
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	4922      	ldr	r1, [pc, #136]	; (8005b6c <HAL_I2C_IsDeviceReady+0x254>)
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 f9a1 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e036      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2220      	movs	r2, #32
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2200      	movs	r2, #0
 8005b00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005b04:	2300      	movs	r3, #0
 8005b06:	e02c      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b16:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b20:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	2319      	movs	r3, #25
 8005b28:	2201      	movs	r2, #1
 8005b2a:	4910      	ldr	r1, [pc, #64]	; (8005b6c <HAL_I2C_IsDeviceReady+0x254>)
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 f97d 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e012      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005b42:	69ba      	ldr	r2, [r7, #24]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	f4ff af33 	bcc.w	80059b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e000      	b.n	8005b62 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8005b60:	2302      	movs	r3, #2
  }
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3720      	adds	r7, #32
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	00100002 	.word	0x00100002
 8005b70:	ffff0000 	.word	0xffff0000

08005b74 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b82:	b2db      	uxtb	r3, r3
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	370c      	adds	r7, #12
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr

08005b90 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b088      	sub	sp, #32
 8005b94:	af02      	add	r7, sp, #8
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	603b      	str	r3, [r7, #0]
 8005b9c:	460b      	mov	r3, r1
 8005b9e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2b08      	cmp	r3, #8
 8005baa:	d006      	beq.n	8005bba <I2C_MasterRequestWrite+0x2a>
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d003      	beq.n	8005bba <I2C_MasterRequestWrite+0x2a>
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005bb8:	d108      	bne.n	8005bcc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bc8:	601a      	str	r2, [r3, #0]
 8005bca:	e00b      	b.n	8005be4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	2b12      	cmp	r3, #18
 8005bd2:	d107      	bne.n	8005be4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005be2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	9300      	str	r3, [sp, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005bf0:	68f8      	ldr	r0, [r7, #12]
 8005bf2:	f000 f91b 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d00c      	beq.n	8005c16 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d003      	beq.n	8005c12 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c10:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e035      	b.n	8005c82 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c1e:	d108      	bne.n	8005c32 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005c20:	897b      	ldrh	r3, [r7, #10]
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	461a      	mov	r2, r3
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005c2e:	611a      	str	r2, [r3, #16]
 8005c30:	e01b      	b.n	8005c6a <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c32:	897b      	ldrh	r3, [r7, #10]
 8005c34:	11db      	asrs	r3, r3, #7
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	f003 0306 	and.w	r3, r3, #6
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	f063 030f 	orn	r3, r3, #15
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	490f      	ldr	r1, [pc, #60]	; (8005c8c <I2C_MasterRequestWrite+0xfc>)
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 f942 	bl	8005eda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e010      	b.n	8005c82 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005c60:	897b      	ldrh	r3, [r7, #10]
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	687a      	ldr	r2, [r7, #4]
 8005c6e:	4908      	ldr	r1, [pc, #32]	; (8005c90 <I2C_MasterRequestWrite+0x100>)
 8005c70:	68f8      	ldr	r0, [r7, #12]
 8005c72:	f000 f932 	bl	8005eda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c76:	4603      	mov	r3, r0
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e000      	b.n	8005c82 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8005c80:	2300      	movs	r3, #0
}
 8005c82:	4618      	mov	r0, r3
 8005c84:	3718      	adds	r7, #24
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
 8005c8a:	bf00      	nop
 8005c8c:	00010008 	.word	0x00010008
 8005c90:	00010002 	.word	0x00010002

08005c94 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af02      	add	r7, sp, #8
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	607a      	str	r2, [r7, #4]
 8005c9e:	603b      	str	r3, [r7, #0]
 8005ca0:	460b      	mov	r3, r1
 8005ca2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005cb8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	2b08      	cmp	r3, #8
 8005cbe:	d006      	beq.n	8005cce <I2C_MasterRequestRead+0x3a>
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d003      	beq.n	8005cce <I2C_MasterRequestRead+0x3a>
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005ccc:	d108      	bne.n	8005ce0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cdc:	601a      	str	r2, [r3, #0]
 8005cde:	e00b      	b.n	8005cf8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce4:	2b11      	cmp	r3, #17
 8005ce6:	d107      	bne.n	8005cf8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cf6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d04:	68f8      	ldr	r0, [r7, #12]
 8005d06:	f000 f891 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00c      	beq.n	8005d2a <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d24:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	e078      	b.n	8005e1c <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d32:	d108      	bne.n	8005d46 <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005d34:	897b      	ldrh	r3, [r7, #10]
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	f043 0301 	orr.w	r3, r3, #1
 8005d3c:	b2da      	uxtb	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	611a      	str	r2, [r3, #16]
 8005d44:	e05e      	b.n	8005e04 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005d46:	897b      	ldrh	r3, [r7, #10]
 8005d48:	11db      	asrs	r3, r3, #7
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	f003 0306 	and.w	r3, r3, #6
 8005d50:	b2db      	uxtb	r3, r3
 8005d52:	f063 030f 	orn	r3, r3, #15
 8005d56:	b2da      	uxtb	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	4930      	ldr	r1, [pc, #192]	; (8005e24 <I2C_MasterRequestRead+0x190>)
 8005d64:	68f8      	ldr	r0, [r7, #12]
 8005d66:	f000 f8b8 	bl	8005eda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d6a:	4603      	mov	r3, r0
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d001      	beq.n	8005d74 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e053      	b.n	8005e1c <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005d74:	897b      	ldrh	r3, [r7, #10]
 8005d76:	b2da      	uxtb	r2, r3
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	4929      	ldr	r1, [pc, #164]	; (8005e28 <I2C_MasterRequestRead+0x194>)
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 f8a8 	bl	8005eda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d001      	beq.n	8005d94 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	e043      	b.n	8005e1c <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d94:	2300      	movs	r3, #0
 8005d96:	613b      	str	r3, [r7, #16]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	613b      	str	r3, [r7, #16]
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	699b      	ldr	r3, [r3, #24]
 8005da6:	613b      	str	r3, [r7, #16]
 8005da8:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005db8:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	9300      	str	r3, [sp, #0]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005dc6:	68f8      	ldr	r0, [r7, #12]
 8005dc8:	f000 f830 	bl	8005e2c <I2C_WaitOnFlagUntilTimeout>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d00c      	beq.n	8005dec <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d003      	beq.n	8005de8 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005de6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e017      	b.n	8005e1c <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005dec:	897b      	ldrh	r3, [r7, #10]
 8005dee:	11db      	asrs	r3, r3, #7
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	f003 0306 	and.w	r3, r3, #6
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f063 030e 	orn	r3, r3, #14
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	687a      	ldr	r2, [r7, #4]
 8005e08:	4907      	ldr	r1, [pc, #28]	; (8005e28 <I2C_MasterRequestRead+0x194>)
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 f865 	bl	8005eda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e10:	4603      	mov	r3, r0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d001      	beq.n	8005e1a <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e000      	b.n	8005e1c <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8005e1a:	2300      	movs	r3, #0
}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3718      	adds	r7, #24
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}
 8005e24:	00010008 	.word	0x00010008
 8005e28:	00010002 	.word	0x00010002

08005e2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	603b      	str	r3, [r7, #0]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e3c:	e025      	b.n	8005e8a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e44:	d021      	beq.n	8005e8a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e46:	f7fd fdc9 	bl	80039dc <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	683a      	ldr	r2, [r7, #0]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d302      	bcc.n	8005e5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d116      	bne.n	8005e8a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2220      	movs	r2, #32
 8005e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e76:	f043 0220 	orr.w	r2, r3, #32
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e86:	2301      	movs	r3, #1
 8005e88:	e023      	b.n	8005ed2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	0c1b      	lsrs	r3, r3, #16
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d10d      	bne.n	8005eb0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	695b      	ldr	r3, [r3, #20]
 8005e9a:	43da      	mvns	r2, r3
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	bf0c      	ite	eq
 8005ea6:	2301      	moveq	r3, #1
 8005ea8:	2300      	movne	r3, #0
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	461a      	mov	r2, r3
 8005eae:	e00c      	b.n	8005eca <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	43da      	mvns	r2, r3
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	4013      	ands	r3, r2
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	bf0c      	ite	eq
 8005ec2:	2301      	moveq	r3, #1
 8005ec4:	2300      	movne	r3, #0
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	461a      	mov	r2, r3
 8005eca:	79fb      	ldrb	r3, [r7, #7]
 8005ecc:	429a      	cmp	r2, r3
 8005ece:	d0b6      	beq.n	8005e3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b084      	sub	sp, #16
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	60f8      	str	r0, [r7, #12]
 8005ee2:	60b9      	str	r1, [r7, #8]
 8005ee4:	607a      	str	r2, [r7, #4]
 8005ee6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005ee8:	e051      	b.n	8005f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ef4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ef8:	d123      	bne.n	8005f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f08:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	2200      	movs	r2, #0
 8005f18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2220      	movs	r2, #32
 8005f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	f043 0204 	orr.w	r2, r3, #4
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	e046      	b.n	8005fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f48:	d021      	beq.n	8005f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f4a:	f7fd fd47 	bl	80039dc <HAL_GetTick>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d302      	bcc.n	8005f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d116      	bne.n	8005f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2220      	movs	r2, #32
 8005f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	f043 0220 	orr.w	r2, r3, #32
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e020      	b.n	8005fd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	0c1b      	lsrs	r3, r3, #16
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d10c      	bne.n	8005fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	695b      	ldr	r3, [r3, #20]
 8005f9e:	43da      	mvns	r2, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	4013      	ands	r3, r2
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	bf14      	ite	ne
 8005faa:	2301      	movne	r3, #1
 8005fac:	2300      	moveq	r3, #0
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	e00b      	b.n	8005fca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	699b      	ldr	r3, [r3, #24]
 8005fb8:	43da      	mvns	r2, r3
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	bf14      	ite	ne
 8005fc4:	2301      	movne	r3, #1
 8005fc6:	2300      	moveq	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d18d      	bne.n	8005eea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3710      	adds	r7, #16
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bd80      	pop	{r7, pc}

08005fd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b084      	sub	sp, #16
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	60f8      	str	r0, [r7, #12]
 8005fe0:	60b9      	str	r1, [r7, #8]
 8005fe2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005fe4:	e02d      	b.n	8006042 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 f8ce 	bl	8006188 <I2C_IsAcknowledgeFailed>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e02d      	b.n	8006052 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ffc:	d021      	beq.n	8006042 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ffe:	f7fd fced 	bl	80039dc <HAL_GetTick>
 8006002:	4602      	mov	r2, r0
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	1ad3      	subs	r3, r2, r3
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	429a      	cmp	r2, r3
 800600c:	d302      	bcc.n	8006014 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d116      	bne.n	8006042 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2200      	movs	r2, #0
 8006018:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2220      	movs	r2, #32
 800601e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800602e:	f043 0220 	orr.w	r2, r3, #32
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e007      	b.n	8006052 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604c:	2b80      	cmp	r3, #128	; 0x80
 800604e:	d1ca      	bne.n	8005fe6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006050:	2300      	movs	r3, #0
}
 8006052:	4618      	mov	r0, r3
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}

0800605a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b084      	sub	sp, #16
 800605e:	af00      	add	r7, sp, #0
 8006060:	60f8      	str	r0, [r7, #12]
 8006062:	60b9      	str	r1, [r7, #8]
 8006064:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006066:	e02d      	b.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006068:	68f8      	ldr	r0, [r7, #12]
 800606a:	f000 f88d 	bl	8006188 <I2C_IsAcknowledgeFailed>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d001      	beq.n	8006078 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e02d      	b.n	80060d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006078:	68bb      	ldr	r3, [r7, #8]
 800607a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800607e:	d021      	beq.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006080:	f7fd fcac 	bl	80039dc <HAL_GetTick>
 8006084:	4602      	mov	r2, r0
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	1ad3      	subs	r3, r2, r3
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	429a      	cmp	r2, r3
 800608e:	d302      	bcc.n	8006096 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d116      	bne.n	80060c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2220      	movs	r2, #32
 80060a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b0:	f043 0220 	orr.w	r2, r3, #32
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e007      	b.n	80060d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	695b      	ldr	r3, [r3, #20]
 80060ca:	f003 0304 	and.w	r3, r3, #4
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d1ca      	bne.n	8006068 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3710      	adds	r7, #16
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80060e8:	e042      	b.n	8006170 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	f003 0310 	and.w	r3, r3, #16
 80060f4:	2b10      	cmp	r3, #16
 80060f6:	d119      	bne.n	800612c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f06f 0210 	mvn.w	r2, #16
 8006100:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2220      	movs	r2, #32
 800610c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e029      	b.n	8006180 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612c:	f7fd fc56 	bl	80039dc <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	429a      	cmp	r2, r3
 800613a:	d302      	bcc.n	8006142 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d116      	bne.n	8006170 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	2220      	movs	r2, #32
 800614c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800615c:	f043 0220 	orr.w	r2, r3, #32
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2200      	movs	r2, #0
 8006168:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e007      	b.n	8006180 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800617a:	2b40      	cmp	r3, #64	; 0x40
 800617c:	d1b5      	bne.n	80060ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800619a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800619e:	d11b      	bne.n	80061d8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80061a8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c4:	f043 0204 	orr.w	r2, r3, #4
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e000      	b.n	80061da <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80061d8:	2300      	movs	r3, #0
}
 80061da:	4618      	mov	r0, r3
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
	...

080061e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b086      	sub	sp, #24
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d101      	bne.n	80061fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e25b      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0301 	and.w	r3, r3, #1
 8006202:	2b00      	cmp	r3, #0
 8006204:	d075      	beq.n	80062f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006206:	4ba3      	ldr	r3, [pc, #652]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006208:	689b      	ldr	r3, [r3, #8]
 800620a:	f003 030c 	and.w	r3, r3, #12
 800620e:	2b04      	cmp	r3, #4
 8006210:	d00c      	beq.n	800622c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006212:	4ba0      	ldr	r3, [pc, #640]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800621a:	2b08      	cmp	r3, #8
 800621c:	d112      	bne.n	8006244 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800621e:	4b9d      	ldr	r3, [pc, #628]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006220:	685b      	ldr	r3, [r3, #4]
 8006222:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006226:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800622a:	d10b      	bne.n	8006244 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800622c:	4b99      	ldr	r3, [pc, #612]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d05b      	beq.n	80062f0 <HAL_RCC_OscConfig+0x108>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d157      	bne.n	80062f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006240:	2301      	movs	r3, #1
 8006242:	e236      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800624c:	d106      	bne.n	800625c <HAL_RCC_OscConfig+0x74>
 800624e:	4b91      	ldr	r3, [pc, #580]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a90      	ldr	r2, [pc, #576]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006254:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006258:	6013      	str	r3, [r2, #0]
 800625a:	e01d      	b.n	8006298 <HAL_RCC_OscConfig+0xb0>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006264:	d10c      	bne.n	8006280 <HAL_RCC_OscConfig+0x98>
 8006266:	4b8b      	ldr	r3, [pc, #556]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a8a      	ldr	r2, [pc, #552]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800626c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006270:	6013      	str	r3, [r2, #0]
 8006272:	4b88      	ldr	r3, [pc, #544]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a87      	ldr	r2, [pc, #540]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006278:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800627c:	6013      	str	r3, [r2, #0]
 800627e:	e00b      	b.n	8006298 <HAL_RCC_OscConfig+0xb0>
 8006280:	4b84      	ldr	r3, [pc, #528]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a83      	ldr	r2, [pc, #524]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800628a:	6013      	str	r3, [r2, #0]
 800628c:	4b81      	ldr	r3, [pc, #516]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a80      	ldr	r2, [pc, #512]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006292:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006296:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d013      	beq.n	80062c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a0:	f7fd fb9c 	bl	80039dc <HAL_GetTick>
 80062a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062a6:	e008      	b.n	80062ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062a8:	f7fd fb98 	bl	80039dc <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	2b64      	cmp	r3, #100	; 0x64
 80062b4:	d901      	bls.n	80062ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e1fb      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ba:	4b76      	ldr	r3, [pc, #472]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d0f0      	beq.n	80062a8 <HAL_RCC_OscConfig+0xc0>
 80062c6:	e014      	b.n	80062f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062c8:	f7fd fb88 	bl	80039dc <HAL_GetTick>
 80062cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062ce:	e008      	b.n	80062e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80062d0:	f7fd fb84 	bl	80039dc <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b64      	cmp	r3, #100	; 0x64
 80062dc:	d901      	bls.n	80062e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	e1e7      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80062e2:	4b6c      	ldr	r3, [pc, #432]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1f0      	bne.n	80062d0 <HAL_RCC_OscConfig+0xe8>
 80062ee:	e000      	b.n	80062f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d063      	beq.n	80063c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80062fe:	4b65      	ldr	r3, [pc, #404]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f003 030c 	and.w	r3, r3, #12
 8006306:	2b00      	cmp	r3, #0
 8006308:	d00b      	beq.n	8006322 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800630a:	4b62      	ldr	r3, [pc, #392]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006312:	2b08      	cmp	r3, #8
 8006314:	d11c      	bne.n	8006350 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006316:	4b5f      	ldr	r3, [pc, #380]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d116      	bne.n	8006350 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006322:	4b5c      	ldr	r3, [pc, #368]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d005      	beq.n	800633a <HAL_RCC_OscConfig+0x152>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	2b01      	cmp	r3, #1
 8006334:	d001      	beq.n	800633a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e1bb      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800633a:	4b56      	ldr	r3, [pc, #344]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	00db      	lsls	r3, r3, #3
 8006348:	4952      	ldr	r1, [pc, #328]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800634a:	4313      	orrs	r3, r2
 800634c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800634e:	e03a      	b.n	80063c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d020      	beq.n	800639a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006358:	4b4f      	ldr	r3, [pc, #316]	; (8006498 <HAL_RCC_OscConfig+0x2b0>)
 800635a:	2201      	movs	r2, #1
 800635c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800635e:	f7fd fb3d 	bl	80039dc <HAL_GetTick>
 8006362:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006364:	e008      	b.n	8006378 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006366:	f7fd fb39 	bl	80039dc <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	2b02      	cmp	r3, #2
 8006372:	d901      	bls.n	8006378 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	e19c      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006378:	4b46      	ldr	r3, [pc, #280]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f003 0302 	and.w	r3, r3, #2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d0f0      	beq.n	8006366 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006384:	4b43      	ldr	r3, [pc, #268]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	00db      	lsls	r3, r3, #3
 8006392:	4940      	ldr	r1, [pc, #256]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006394:	4313      	orrs	r3, r2
 8006396:	600b      	str	r3, [r1, #0]
 8006398:	e015      	b.n	80063c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800639a:	4b3f      	ldr	r3, [pc, #252]	; (8006498 <HAL_RCC_OscConfig+0x2b0>)
 800639c:	2200      	movs	r2, #0
 800639e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a0:	f7fd fb1c 	bl	80039dc <HAL_GetTick>
 80063a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80063a8:	f7fd fb18 	bl	80039dc <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e17b      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063ba:	4b36      	ldr	r3, [pc, #216]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0302 	and.w	r3, r3, #2
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1f0      	bne.n	80063a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 0308 	and.w	r3, r3, #8
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d030      	beq.n	8006434 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	695b      	ldr	r3, [r3, #20]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d016      	beq.n	8006408 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063da:	4b30      	ldr	r3, [pc, #192]	; (800649c <HAL_RCC_OscConfig+0x2b4>)
 80063dc:	2201      	movs	r2, #1
 80063de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063e0:	f7fd fafc 	bl	80039dc <HAL_GetTick>
 80063e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063e6:	e008      	b.n	80063fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063e8:	f7fd faf8 	bl	80039dc <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	2b02      	cmp	r3, #2
 80063f4:	d901      	bls.n	80063fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80063f6:	2303      	movs	r3, #3
 80063f8:	e15b      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063fa:	4b26      	ldr	r3, [pc, #152]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 80063fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063fe:	f003 0302 	and.w	r3, r3, #2
 8006402:	2b00      	cmp	r3, #0
 8006404:	d0f0      	beq.n	80063e8 <HAL_RCC_OscConfig+0x200>
 8006406:	e015      	b.n	8006434 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006408:	4b24      	ldr	r3, [pc, #144]	; (800649c <HAL_RCC_OscConfig+0x2b4>)
 800640a:	2200      	movs	r2, #0
 800640c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800640e:	f7fd fae5 	bl	80039dc <HAL_GetTick>
 8006412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006414:	e008      	b.n	8006428 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006416:	f7fd fae1 	bl	80039dc <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	2b02      	cmp	r3, #2
 8006422:	d901      	bls.n	8006428 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006424:	2303      	movs	r3, #3
 8006426:	e144      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006428:	4b1a      	ldr	r3, [pc, #104]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800642a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800642c:	f003 0302 	and.w	r3, r3, #2
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1f0      	bne.n	8006416 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0304 	and.w	r3, r3, #4
 800643c:	2b00      	cmp	r3, #0
 800643e:	f000 80a0 	beq.w	8006582 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006442:	2300      	movs	r3, #0
 8006444:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006446:	4b13      	ldr	r3, [pc, #76]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10f      	bne.n	8006472 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006452:	2300      	movs	r3, #0
 8006454:	60bb      	str	r3, [r7, #8]
 8006456:	4b0f      	ldr	r3, [pc, #60]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	4a0e      	ldr	r2, [pc, #56]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 800645c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006460:	6413      	str	r3, [r2, #64]	; 0x40
 8006462:	4b0c      	ldr	r3, [pc, #48]	; (8006494 <HAL_RCC_OscConfig+0x2ac>)
 8006464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006466:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800646a:	60bb      	str	r3, [r7, #8]
 800646c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800646e:	2301      	movs	r3, #1
 8006470:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006472:	4b0b      	ldr	r3, [pc, #44]	; (80064a0 <HAL_RCC_OscConfig+0x2b8>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647a:	2b00      	cmp	r3, #0
 800647c:	d121      	bne.n	80064c2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800647e:	4b08      	ldr	r3, [pc, #32]	; (80064a0 <HAL_RCC_OscConfig+0x2b8>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a07      	ldr	r2, [pc, #28]	; (80064a0 <HAL_RCC_OscConfig+0x2b8>)
 8006484:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006488:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800648a:	f7fd faa7 	bl	80039dc <HAL_GetTick>
 800648e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006490:	e011      	b.n	80064b6 <HAL_RCC_OscConfig+0x2ce>
 8006492:	bf00      	nop
 8006494:	40023800 	.word	0x40023800
 8006498:	42470000 	.word	0x42470000
 800649c:	42470e80 	.word	0x42470e80
 80064a0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064a4:	f7fd fa9a 	bl	80039dc <HAL_GetTick>
 80064a8:	4602      	mov	r2, r0
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	1ad3      	subs	r3, r2, r3
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d901      	bls.n	80064b6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80064b2:	2303      	movs	r3, #3
 80064b4:	e0fd      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80064b6:	4b81      	ldr	r3, [pc, #516]	; (80066bc <HAL_RCC_OscConfig+0x4d4>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d0f0      	beq.n	80064a4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d106      	bne.n	80064d8 <HAL_RCC_OscConfig+0x2f0>
 80064ca:	4b7d      	ldr	r3, [pc, #500]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ce:	4a7c      	ldr	r2, [pc, #496]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064d0:	f043 0301 	orr.w	r3, r3, #1
 80064d4:	6713      	str	r3, [r2, #112]	; 0x70
 80064d6:	e01c      	b.n	8006512 <HAL_RCC_OscConfig+0x32a>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	2b05      	cmp	r3, #5
 80064de:	d10c      	bne.n	80064fa <HAL_RCC_OscConfig+0x312>
 80064e0:	4b77      	ldr	r3, [pc, #476]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e4:	4a76      	ldr	r2, [pc, #472]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064e6:	f043 0304 	orr.w	r3, r3, #4
 80064ea:	6713      	str	r3, [r2, #112]	; 0x70
 80064ec:	4b74      	ldr	r3, [pc, #464]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f0:	4a73      	ldr	r2, [pc, #460]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064f2:	f043 0301 	orr.w	r3, r3, #1
 80064f6:	6713      	str	r3, [r2, #112]	; 0x70
 80064f8:	e00b      	b.n	8006512 <HAL_RCC_OscConfig+0x32a>
 80064fa:	4b71      	ldr	r3, [pc, #452]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80064fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fe:	4a70      	ldr	r2, [pc, #448]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006500:	f023 0301 	bic.w	r3, r3, #1
 8006504:	6713      	str	r3, [r2, #112]	; 0x70
 8006506:	4b6e      	ldr	r3, [pc, #440]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800650a:	4a6d      	ldr	r2, [pc, #436]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 800650c:	f023 0304 	bic.w	r3, r3, #4
 8006510:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d015      	beq.n	8006546 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800651a:	f7fd fa5f 	bl	80039dc <HAL_GetTick>
 800651e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006520:	e00a      	b.n	8006538 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006522:	f7fd fa5b 	bl	80039dc <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	693b      	ldr	r3, [r7, #16]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006530:	4293      	cmp	r3, r2
 8006532:	d901      	bls.n	8006538 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e0bc      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006538:	4b61      	ldr	r3, [pc, #388]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 800653a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653c:	f003 0302 	and.w	r3, r3, #2
 8006540:	2b00      	cmp	r3, #0
 8006542:	d0ee      	beq.n	8006522 <HAL_RCC_OscConfig+0x33a>
 8006544:	e014      	b.n	8006570 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006546:	f7fd fa49 	bl	80039dc <HAL_GetTick>
 800654a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800654c:	e00a      	b.n	8006564 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800654e:	f7fd fa45 	bl	80039dc <HAL_GetTick>
 8006552:	4602      	mov	r2, r0
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	1ad3      	subs	r3, r2, r3
 8006558:	f241 3288 	movw	r2, #5000	; 0x1388
 800655c:	4293      	cmp	r3, r2
 800655e:	d901      	bls.n	8006564 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e0a6      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006564:	4b56      	ldr	r3, [pc, #344]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1ee      	bne.n	800654e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006570:	7dfb      	ldrb	r3, [r7, #23]
 8006572:	2b01      	cmp	r3, #1
 8006574:	d105      	bne.n	8006582 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006576:	4b52      	ldr	r3, [pc, #328]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800657a:	4a51      	ldr	r2, [pc, #324]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 800657c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006580:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	2b00      	cmp	r3, #0
 8006588:	f000 8092 	beq.w	80066b0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800658c:	4b4c      	ldr	r3, [pc, #304]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 800658e:	689b      	ldr	r3, [r3, #8]
 8006590:	f003 030c 	and.w	r3, r3, #12
 8006594:	2b08      	cmp	r3, #8
 8006596:	d05c      	beq.n	8006652 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	2b02      	cmp	r3, #2
 800659e:	d141      	bne.n	8006624 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065a0:	4b48      	ldr	r3, [pc, #288]	; (80066c4 <HAL_RCC_OscConfig+0x4dc>)
 80065a2:	2200      	movs	r2, #0
 80065a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065a6:	f7fd fa19 	bl	80039dc <HAL_GetTick>
 80065aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065ac:	e008      	b.n	80065c0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065ae:	f7fd fa15 	bl	80039dc <HAL_GetTick>
 80065b2:	4602      	mov	r2, r0
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	2b02      	cmp	r3, #2
 80065ba:	d901      	bls.n	80065c0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e078      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065c0:	4b3f      	ldr	r3, [pc, #252]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d1f0      	bne.n	80065ae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	69da      	ldr	r2, [r3, #28]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6a1b      	ldr	r3, [r3, #32]
 80065d4:	431a      	orrs	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065da:	019b      	lsls	r3, r3, #6
 80065dc:	431a      	orrs	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e2:	085b      	lsrs	r3, r3, #1
 80065e4:	3b01      	subs	r3, #1
 80065e6:	041b      	lsls	r3, r3, #16
 80065e8:	431a      	orrs	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ee:	061b      	lsls	r3, r3, #24
 80065f0:	4933      	ldr	r1, [pc, #204]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065f6:	4b33      	ldr	r3, [pc, #204]	; (80066c4 <HAL_RCC_OscConfig+0x4dc>)
 80065f8:	2201      	movs	r2, #1
 80065fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065fc:	f7fd f9ee 	bl	80039dc <HAL_GetTick>
 8006600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006602:	e008      	b.n	8006616 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006604:	f7fd f9ea 	bl	80039dc <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	693b      	ldr	r3, [r7, #16]
 800660c:	1ad3      	subs	r3, r2, r3
 800660e:	2b02      	cmp	r3, #2
 8006610:	d901      	bls.n	8006616 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006612:	2303      	movs	r3, #3
 8006614:	e04d      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006616:	4b2a      	ldr	r3, [pc, #168]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800661e:	2b00      	cmp	r3, #0
 8006620:	d0f0      	beq.n	8006604 <HAL_RCC_OscConfig+0x41c>
 8006622:	e045      	b.n	80066b0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006624:	4b27      	ldr	r3, [pc, #156]	; (80066c4 <HAL_RCC_OscConfig+0x4dc>)
 8006626:	2200      	movs	r2, #0
 8006628:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800662a:	f7fd f9d7 	bl	80039dc <HAL_GetTick>
 800662e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006630:	e008      	b.n	8006644 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006632:	f7fd f9d3 	bl	80039dc <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	2b02      	cmp	r3, #2
 800663e:	d901      	bls.n	8006644 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e036      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006644:	4b1e      	ldr	r3, [pc, #120]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1f0      	bne.n	8006632 <HAL_RCC_OscConfig+0x44a>
 8006650:	e02e      	b.n	80066b0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	699b      	ldr	r3, [r3, #24]
 8006656:	2b01      	cmp	r3, #1
 8006658:	d101      	bne.n	800665e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	e029      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800665e:	4b18      	ldr	r3, [pc, #96]	; (80066c0 <HAL_RCC_OscConfig+0x4d8>)
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	69db      	ldr	r3, [r3, #28]
 800666e:	429a      	cmp	r2, r3
 8006670:	d11c      	bne.n	80066ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800667c:	429a      	cmp	r2, r3
 800667e:	d115      	bne.n	80066ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006686:	4013      	ands	r3, r2
 8006688:	687a      	ldr	r2, [r7, #4]
 800668a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800668c:	4293      	cmp	r3, r2
 800668e:	d10d      	bne.n	80066ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800669a:	429a      	cmp	r2, r3
 800669c:	d106      	bne.n	80066ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d001      	beq.n	80066b0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e000      	b.n	80066b2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80066b0:	2300      	movs	r3, #0
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3718      	adds	r7, #24
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	40007000 	.word	0x40007000
 80066c0:	40023800 	.word	0x40023800
 80066c4:	42470060 	.word	0x42470060

080066c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d101      	bne.n	80066dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e0cc      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066dc:	4b68      	ldr	r3, [pc, #416]	; (8006880 <HAL_RCC_ClockConfig+0x1b8>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 030f 	and.w	r3, r3, #15
 80066e4:	683a      	ldr	r2, [r7, #0]
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d90c      	bls.n	8006704 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066ea:	4b65      	ldr	r3, [pc, #404]	; (8006880 <HAL_RCC_ClockConfig+0x1b8>)
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80066f2:	4b63      	ldr	r3, [pc, #396]	; (8006880 <HAL_RCC_ClockConfig+0x1b8>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 030f 	and.w	r3, r3, #15
 80066fa:	683a      	ldr	r2, [r7, #0]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d001      	beq.n	8006704 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e0b8      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b00      	cmp	r3, #0
 800670e:	d020      	beq.n	8006752 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f003 0304 	and.w	r3, r3, #4
 8006718:	2b00      	cmp	r3, #0
 800671a:	d005      	beq.n	8006728 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800671c:	4b59      	ldr	r3, [pc, #356]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	4a58      	ldr	r2, [pc, #352]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006722:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006726:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0308 	and.w	r3, r3, #8
 8006730:	2b00      	cmp	r3, #0
 8006732:	d005      	beq.n	8006740 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006734:	4b53      	ldr	r3, [pc, #332]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	4a52      	ldr	r2, [pc, #328]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800673a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800673e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006740:	4b50      	ldr	r3, [pc, #320]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006742:	689b      	ldr	r3, [r3, #8]
 8006744:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	494d      	ldr	r1, [pc, #308]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800674e:	4313      	orrs	r3, r2
 8006750:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0301 	and.w	r3, r3, #1
 800675a:	2b00      	cmp	r3, #0
 800675c:	d044      	beq.n	80067e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	2b01      	cmp	r3, #1
 8006764:	d107      	bne.n	8006776 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006766:	4b47      	ldr	r3, [pc, #284]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d119      	bne.n	80067a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e07f      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b02      	cmp	r3, #2
 800677c:	d003      	beq.n	8006786 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006782:	2b03      	cmp	r3, #3
 8006784:	d107      	bne.n	8006796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006786:	4b3f      	ldr	r3, [pc, #252]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800678e:	2b00      	cmp	r3, #0
 8006790:	d109      	bne.n	80067a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e06f      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006796:	4b3b      	ldr	r3, [pc, #236]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f003 0302 	and.w	r3, r3, #2
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e067      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067a6:	4b37      	ldr	r3, [pc, #220]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	f023 0203 	bic.w	r2, r3, #3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	4934      	ldr	r1, [pc, #208]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067b8:	f7fd f910 	bl	80039dc <HAL_GetTick>
 80067bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067be:	e00a      	b.n	80067d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067c0:	f7fd f90c 	bl	80039dc <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	1ad3      	subs	r3, r2, r3
 80067ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d901      	bls.n	80067d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067d2:	2303      	movs	r3, #3
 80067d4:	e04f      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067d6:	4b2b      	ldr	r3, [pc, #172]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 80067d8:	689b      	ldr	r3, [r3, #8]
 80067da:	f003 020c 	and.w	r2, r3, #12
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	009b      	lsls	r3, r3, #2
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d1eb      	bne.n	80067c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067e8:	4b25      	ldr	r3, [pc, #148]	; (8006880 <HAL_RCC_ClockConfig+0x1b8>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 030f 	and.w	r3, r3, #15
 80067f0:	683a      	ldr	r2, [r7, #0]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d20c      	bcs.n	8006810 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067f6:	4b22      	ldr	r3, [pc, #136]	; (8006880 <HAL_RCC_ClockConfig+0x1b8>)
 80067f8:	683a      	ldr	r2, [r7, #0]
 80067fa:	b2d2      	uxtb	r2, r2
 80067fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067fe:	4b20      	ldr	r3, [pc, #128]	; (8006880 <HAL_RCC_ClockConfig+0x1b8>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f003 030f 	and.w	r3, r3, #15
 8006806:	683a      	ldr	r2, [r7, #0]
 8006808:	429a      	cmp	r2, r3
 800680a:	d001      	beq.n	8006810 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e032      	b.n	8006876 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0304 	and.w	r3, r3, #4
 8006818:	2b00      	cmp	r3, #0
 800681a:	d008      	beq.n	800682e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800681c:	4b19      	ldr	r3, [pc, #100]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	4916      	ldr	r1, [pc, #88]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800682a:	4313      	orrs	r3, r2
 800682c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0308 	and.w	r3, r3, #8
 8006836:	2b00      	cmp	r3, #0
 8006838:	d009      	beq.n	800684e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800683a:	4b12      	ldr	r3, [pc, #72]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	691b      	ldr	r3, [r3, #16]
 8006846:	00db      	lsls	r3, r3, #3
 8006848:	490e      	ldr	r1, [pc, #56]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 800684a:	4313      	orrs	r3, r2
 800684c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800684e:	f000 f821 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 8006852:	4601      	mov	r1, r0
 8006854:	4b0b      	ldr	r3, [pc, #44]	; (8006884 <HAL_RCC_ClockConfig+0x1bc>)
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	091b      	lsrs	r3, r3, #4
 800685a:	f003 030f 	and.w	r3, r3, #15
 800685e:	4a0a      	ldr	r2, [pc, #40]	; (8006888 <HAL_RCC_ClockConfig+0x1c0>)
 8006860:	5cd3      	ldrb	r3, [r2, r3]
 8006862:	fa21 f303 	lsr.w	r3, r1, r3
 8006866:	4a09      	ldr	r2, [pc, #36]	; (800688c <HAL_RCC_ClockConfig+0x1c4>)
 8006868:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800686a:	4b09      	ldr	r3, [pc, #36]	; (8006890 <HAL_RCC_ClockConfig+0x1c8>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4618      	mov	r0, r3
 8006870:	f7fd f870 	bl	8003954 <HAL_InitTick>

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	40023c00 	.word	0x40023c00
 8006884:	40023800 	.word	0x40023800
 8006888:	0800c0b4 	.word	0x0800c0b4
 800688c:	20000110 	.word	0x20000110
 8006890:	20000118 	.word	0x20000118

08006894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006896:	b085      	sub	sp, #20
 8006898:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800689a:	2300      	movs	r3, #0
 800689c:	607b      	str	r3, [r7, #4]
 800689e:	2300      	movs	r3, #0
 80068a0:	60fb      	str	r3, [r7, #12]
 80068a2:	2300      	movs	r3, #0
 80068a4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80068a6:	2300      	movs	r3, #0
 80068a8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068aa:	4b50      	ldr	r3, [pc, #320]	; (80069ec <HAL_RCC_GetSysClockFreq+0x158>)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	f003 030c 	and.w	r3, r3, #12
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	d007      	beq.n	80068c6 <HAL_RCC_GetSysClockFreq+0x32>
 80068b6:	2b08      	cmp	r3, #8
 80068b8:	d008      	beq.n	80068cc <HAL_RCC_GetSysClockFreq+0x38>
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f040 808d 	bne.w	80069da <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068c0:	4b4b      	ldr	r3, [pc, #300]	; (80069f0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80068c2:	60bb      	str	r3, [r7, #8]
       break;
 80068c4:	e08c      	b.n	80069e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068c6:	4b4b      	ldr	r3, [pc, #300]	; (80069f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80068c8:	60bb      	str	r3, [r7, #8]
      break;
 80068ca:	e089      	b.n	80069e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068cc:	4b47      	ldr	r3, [pc, #284]	; (80069ec <HAL_RCC_GetSysClockFreq+0x158>)
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80068d4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068d6:	4b45      	ldr	r3, [pc, #276]	; (80069ec <HAL_RCC_GetSysClockFreq+0x158>)
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d023      	beq.n	800692a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068e2:	4b42      	ldr	r3, [pc, #264]	; (80069ec <HAL_RCC_GetSysClockFreq+0x158>)
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	099b      	lsrs	r3, r3, #6
 80068e8:	f04f 0400 	mov.w	r4, #0
 80068ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80068f0:	f04f 0200 	mov.w	r2, #0
 80068f4:	ea03 0501 	and.w	r5, r3, r1
 80068f8:	ea04 0602 	and.w	r6, r4, r2
 80068fc:	4a3d      	ldr	r2, [pc, #244]	; (80069f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80068fe:	fb02 f106 	mul.w	r1, r2, r6
 8006902:	2200      	movs	r2, #0
 8006904:	fb02 f205 	mul.w	r2, r2, r5
 8006908:	440a      	add	r2, r1
 800690a:	493a      	ldr	r1, [pc, #232]	; (80069f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800690c:	fba5 0101 	umull	r0, r1, r5, r1
 8006910:	1853      	adds	r3, r2, r1
 8006912:	4619      	mov	r1, r3
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f04f 0400 	mov.w	r4, #0
 800691a:	461a      	mov	r2, r3
 800691c:	4623      	mov	r3, r4
 800691e:	f7fa f993 	bl	8000c48 <__aeabi_uldivmod>
 8006922:	4603      	mov	r3, r0
 8006924:	460c      	mov	r4, r1
 8006926:	60fb      	str	r3, [r7, #12]
 8006928:	e049      	b.n	80069be <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800692a:	4b30      	ldr	r3, [pc, #192]	; (80069ec <HAL_RCC_GetSysClockFreq+0x158>)
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	099b      	lsrs	r3, r3, #6
 8006930:	f04f 0400 	mov.w	r4, #0
 8006934:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006938:	f04f 0200 	mov.w	r2, #0
 800693c:	ea03 0501 	and.w	r5, r3, r1
 8006940:	ea04 0602 	and.w	r6, r4, r2
 8006944:	4629      	mov	r1, r5
 8006946:	4632      	mov	r2, r6
 8006948:	f04f 0300 	mov.w	r3, #0
 800694c:	f04f 0400 	mov.w	r4, #0
 8006950:	0154      	lsls	r4, r2, #5
 8006952:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006956:	014b      	lsls	r3, r1, #5
 8006958:	4619      	mov	r1, r3
 800695a:	4622      	mov	r2, r4
 800695c:	1b49      	subs	r1, r1, r5
 800695e:	eb62 0206 	sbc.w	r2, r2, r6
 8006962:	f04f 0300 	mov.w	r3, #0
 8006966:	f04f 0400 	mov.w	r4, #0
 800696a:	0194      	lsls	r4, r2, #6
 800696c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006970:	018b      	lsls	r3, r1, #6
 8006972:	1a5b      	subs	r3, r3, r1
 8006974:	eb64 0402 	sbc.w	r4, r4, r2
 8006978:	f04f 0100 	mov.w	r1, #0
 800697c:	f04f 0200 	mov.w	r2, #0
 8006980:	00e2      	lsls	r2, r4, #3
 8006982:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006986:	00d9      	lsls	r1, r3, #3
 8006988:	460b      	mov	r3, r1
 800698a:	4614      	mov	r4, r2
 800698c:	195b      	adds	r3, r3, r5
 800698e:	eb44 0406 	adc.w	r4, r4, r6
 8006992:	f04f 0100 	mov.w	r1, #0
 8006996:	f04f 0200 	mov.w	r2, #0
 800699a:	02a2      	lsls	r2, r4, #10
 800699c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80069a0:	0299      	lsls	r1, r3, #10
 80069a2:	460b      	mov	r3, r1
 80069a4:	4614      	mov	r4, r2
 80069a6:	4618      	mov	r0, r3
 80069a8:	4621      	mov	r1, r4
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f04f 0400 	mov.w	r4, #0
 80069b0:	461a      	mov	r2, r3
 80069b2:	4623      	mov	r3, r4
 80069b4:	f7fa f948 	bl	8000c48 <__aeabi_uldivmod>
 80069b8:	4603      	mov	r3, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80069be:	4b0b      	ldr	r3, [pc, #44]	; (80069ec <HAL_RCC_GetSysClockFreq+0x158>)
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	0c1b      	lsrs	r3, r3, #16
 80069c4:	f003 0303 	and.w	r3, r3, #3
 80069c8:	3301      	adds	r3, #1
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80069ce:	68fa      	ldr	r2, [r7, #12]
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80069d6:	60bb      	str	r3, [r7, #8]
      break;
 80069d8:	e002      	b.n	80069e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069da:	4b05      	ldr	r3, [pc, #20]	; (80069f0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80069dc:	60bb      	str	r3, [r7, #8]
      break;
 80069de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069e0:	68bb      	ldr	r3, [r7, #8]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80069ea:	bf00      	nop
 80069ec:	40023800 	.word	0x40023800
 80069f0:	00f42400 	.word	0x00f42400
 80069f4:	017d7840 	.word	0x017d7840

080069f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069fc:	4b03      	ldr	r3, [pc, #12]	; (8006a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80069fe:	681b      	ldr	r3, [r3, #0]
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	20000110 	.word	0x20000110

08006a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a14:	f7ff fff0 	bl	80069f8 <HAL_RCC_GetHCLKFreq>
 8006a18:	4601      	mov	r1, r0
 8006a1a:	4b05      	ldr	r3, [pc, #20]	; (8006a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	0a9b      	lsrs	r3, r3, #10
 8006a20:	f003 0307 	and.w	r3, r3, #7
 8006a24:	4a03      	ldr	r2, [pc, #12]	; (8006a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a26:	5cd3      	ldrb	r3, [r2, r3]
 8006a28:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	40023800 	.word	0x40023800
 8006a34:	0800c0c4 	.word	0x0800c0c4

08006a38 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b082      	sub	sp, #8
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d101      	bne.n	8006a4a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e022      	b.n	8006a90 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006a50:	b2db      	uxtb	r3, r3
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d105      	bne.n	8006a62 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f7fb fa07 	bl	8001e70 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2203      	movs	r2, #3
 8006a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 f814 	bl	8006a98 <HAL_SD_InitCard>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d001      	beq.n	8006a7a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	e00a      	b.n	8006a90 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006a98:	b5b0      	push	{r4, r5, r7, lr}
 8006a9a:	b08e      	sub	sp, #56	; 0x38
 8006a9c:	af04      	add	r7, sp, #16
 8006a9e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006aac:	2300      	movs	r3, #0
 8006aae:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006ab4:	2376      	movs	r3, #118	; 0x76
 8006ab6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681d      	ldr	r5, [r3, #0]
 8006abc:	466c      	mov	r4, sp
 8006abe:	f107 0314 	add.w	r3, r7, #20
 8006ac2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006ac6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006aca:	f107 0308 	add.w	r3, r7, #8
 8006ace:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f001 fe81 	bl	80087d8 <SDIO_Init>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006adc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d001      	beq.n	8006ae8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e031      	b.n	8006b4c <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006ae8:	4b1a      	ldr	r3, [pc, #104]	; (8006b54 <HAL_SD_InitCard+0xbc>)
 8006aea:	2200      	movs	r2, #0
 8006aec:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4618      	mov	r0, r3
 8006af4:	f001 feb9 	bl	800886a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006af8:	4b16      	ldr	r3, [pc, #88]	; (8006b54 <HAL_SD_InitCard+0xbc>)
 8006afa:	2201      	movs	r2, #1
 8006afc:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 ff00 	bl	8007904 <SD_PowerON>
 8006b04:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b06:	6a3b      	ldr	r3, [r7, #32]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00b      	beq.n	8006b24 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b18:	6a3b      	ldr	r3, [r7, #32]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e013      	b.n	8006b4c <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fe1f 	bl	8007768 <SD_InitCard>
 8006b2a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006b2c:	6a3b      	ldr	r3, [r7, #32]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d00b      	beq.n	8006b4a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2201      	movs	r2, #1
 8006b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b3e:	6a3b      	ldr	r3, [r7, #32]
 8006b40:	431a      	orrs	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b46:	2301      	movs	r3, #1
 8006b48:	e000      	b.n	8006b4c <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	3728      	adds	r7, #40	; 0x28
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bdb0      	pop	{r4, r5, r7, pc}
 8006b54:	422580a0 	.word	0x422580a0

08006b58 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b092      	sub	sp, #72	; 0x48
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
 8006b64:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006b66:	f7fc ff39 	bl	80039dc <HAL_GetTick>
 8006b6a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006b70:	68bb      	ldr	r3, [r7, #8]
 8006b72:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d107      	bne.n	8006b8a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b7e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	e1d9      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	f040 81cc 	bne.w	8006f30 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006b9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	441a      	add	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d907      	bls.n	8006bbc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e1c0      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2203      	movs	r2, #3
 8006bc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d002      	beq.n	8006bda <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8006bd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bd6:	025b      	lsls	r3, r3, #9
 8006bd8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006be2:	4618      	mov	r0, r3
 8006be4:	f001 fed4 	bl	8008990 <SDMMC_CmdBlockLength>
 8006be8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8006bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d00f      	beq.n	8006c10 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a9b      	ldr	r2, [pc, #620]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006bf6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bfe:	431a      	orrs	r2, r3
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e196      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006c10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c14:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	025b      	lsls	r3, r3, #9
 8006c1a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006c1c:	2390      	movs	r3, #144	; 0x90
 8006c1e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006c20:	2302      	movs	r3, #2
 8006c22:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006c24:	2300      	movs	r3, #0
 8006c26:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f107 0214 	add.w	r2, r7, #20
 8006c34:	4611      	mov	r1, r2
 8006c36:	4618      	mov	r0, r3
 8006c38:	f001 fe7e 	bl	8008938 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d90a      	bls.n	8006c58 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2202      	movs	r2, #2
 8006c46:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 fee2 	bl	8008a18 <SDMMC_CmdReadMultiBlock>
 8006c54:	6478      	str	r0, [r7, #68]	; 0x44
 8006c56:	e009      	b.n	8006c6c <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006c64:	4618      	mov	r0, r3
 8006c66:	f001 feb5 	bl	80089d4 <SDMMC_CmdReadSingleBlock>
 8006c6a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006c6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d012      	beq.n	8006c98 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a7b      	ldr	r2, [pc, #492]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006c78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c80:	431a      	orrs	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	2201      	movs	r2, #1
 8006c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006c94:	2301      	movs	r3, #1
 8006c96:	e152      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006c98:	69bb      	ldr	r3, [r7, #24]
 8006c9a:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006c9c:	e061      	b.n	8006d62 <HAL_SD_ReadBlocks+0x20a>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ca4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d03c      	beq.n	8006d26 <HAL_SD_ReadBlocks+0x1ce>
 8006cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d039      	beq.n	8006d26 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	643b      	str	r3, [r7, #64]	; 0x40
 8006cb6:	e033      	b.n	8006d20 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f001 fdb6 	bl	800882e <SDIO_ReadFIFO>
 8006cc2:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8006cc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cca:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006ccc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cce:	3301      	adds	r3, #1
 8006cd0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006cd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cd4:	3b01      	subs	r3, #1
 8006cd6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cda:	0a1b      	lsrs	r3, r3, #8
 8006cdc:	b2da      	uxtb	r2, r3
 8006cde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ce0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cea:	3b01      	subs	r3, #1
 8006cec:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cf0:	0c1b      	lsrs	r3, r3, #16
 8006cf2:	b2da      	uxtb	r2, r3
 8006cf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cf6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d00:	3b01      	subs	r3, #1
 8006d02:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d06:	0e1b      	lsrs	r3, r3, #24
 8006d08:	b2da      	uxtb	r2, r3
 8006d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d0c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d10:	3301      	adds	r3, #1
 8006d12:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8006d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d16:	3b01      	subs	r3, #1
 8006d18:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8006d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	643b      	str	r3, [r7, #64]	; 0x40
 8006d20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d22:	2b07      	cmp	r3, #7
 8006d24:	d9c8      	bls.n	8006cb8 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006d26:	f7fc fe59 	bl	80039dc <HAL_GetTick>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2e:	1ad3      	subs	r3, r2, r3
 8006d30:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006d32:	429a      	cmp	r2, r3
 8006d34:	d902      	bls.n	8006d3c <HAL_SD_ReadBlocks+0x1e4>
 8006d36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d112      	bne.n	8006d62 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a48      	ldr	r2, [pc, #288]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006d42:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d48:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e0ed      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d68:	f240 332a 	movw	r3, #810	; 0x32a
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d095      	beq.n	8006c9e <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d022      	beq.n	8006dc6 <HAL_SD_ReadBlocks+0x26e>
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d91f      	bls.n	8006dc6 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d8a:	2b03      	cmp	r3, #3
 8006d8c:	d01b      	beq.n	8006dc6 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4618      	mov	r0, r3
 8006d94:	f001 fea6 	bl	8008ae4 <SDMMC_CmdStopTransfer>
 8006d98:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006d9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d012      	beq.n	8006dc6 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a2f      	ldr	r2, [pc, #188]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006da6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dae:	431a      	orrs	r2, r3
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e0bb      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006dcc:	f003 0308 	and.w	r3, r3, #8
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d012      	beq.n	8006dfa <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a22      	ldr	r2, [pc, #136]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006de0:	f043 0208 	orr.w	r2, r3, #8
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2200      	movs	r2, #0
 8006df4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e0a1      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e00:	f003 0302 	and.w	r3, r3, #2
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d012      	beq.n	8006e2e <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a15      	ldr	r2, [pc, #84]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006e0e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e14:	f043 0202 	orr.w	r2, r3, #2
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	2200      	movs	r2, #0
 8006e28:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e087      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e34:	f003 0320 	and.w	r3, r3, #32
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d064      	beq.n	8006f06 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a08      	ldr	r2, [pc, #32]	; (8006e64 <HAL_SD_ReadBlocks+0x30c>)
 8006e42:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e48:	f043 0220 	orr.w	r2, r3, #32
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e06d      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
 8006e62:	bf00      	nop
 8006e64:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f001 fcde 	bl	800882e <SDIO_ReadFIFO>
 8006e72:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8006e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e76:	b2da      	uxtb	r2, r3
 8006e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006e7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e7e:	3301      	adds	r3, #1
 8006e80:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006e82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e84:	3b01      	subs	r3, #1
 8006e86:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006e88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e8a:	0a1b      	lsrs	r3, r3, #8
 8006e8c:	b2da      	uxtb	r2, r3
 8006e8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e90:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e94:	3301      	adds	r3, #1
 8006e96:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006e98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ea0:	0c1b      	lsrs	r3, r3, #16
 8006ea2:	b2da      	uxtb	r2, r3
 8006ea4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ea6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006eaa:	3301      	adds	r3, #1
 8006eac:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006eae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8006eb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006eb6:	0e1b      	lsrs	r3, r3, #24
 8006eb8:	b2da      	uxtb	r2, r3
 8006eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ebc:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8006ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ec6:	3b01      	subs	r3, #1
 8006ec8:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006eca:	f7fc fd87 	bl	80039dc <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d902      	bls.n	8006ee0 <HAL_SD_ReadBlocks+0x388>
 8006eda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d112      	bne.n	8006f06 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a18      	ldr	r2, [pc, #96]	; (8006f48 <HAL_SD_ReadBlocks+0x3f0>)
 8006ee6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eec:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2200      	movs	r2, #0
 8006f00:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e01b      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d002      	beq.n	8006f1a <HAL_SD_ReadBlocks+0x3c2>
 8006f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d1a6      	bne.n	8006e68 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f240 523a 	movw	r2, #1338	; 0x53a
 8006f22:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e006      	b.n	8006f3e <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f34:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
  }
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3748      	adds	r7, #72	; 0x48
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	004005ff 	.word	0x004005ff

08006f4c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b092      	sub	sp, #72	; 0x48
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
 8006f58:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006f5a:	f7fc fd3f 	bl	80039dc <HAL_GetTick>
 8006f5e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d107      	bne.n	8006f7e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f72:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e184      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	f040 8177 	bne.w	800727a <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006f92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	441a      	add	r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d907      	bls.n	8006fb0 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e16b      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2203      	movs	r2, #3
 8006fb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d002      	beq.n	8006fce <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fca:	025b      	lsls	r3, r3, #9
 8006fcc:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f001 fcda 	bl	8008990 <SDMMC_CmdBlockLength>
 8006fdc:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8006fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d00f      	beq.n	8007004 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a9d      	ldr	r2, [pc, #628]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 8006fea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006ff2:	431a      	orrs	r2, r3
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e141      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007004:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007008:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	025b      	lsls	r3, r3, #9
 800700e:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007010:	2390      	movs	r3, #144	; 0x90
 8007012:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8007014:	2300      	movs	r3, #0
 8007016:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007018:	2300      	movs	r3, #0
 800701a:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800701c:	2301      	movs	r3, #1
 800701e:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f107 0218 	add.w	r2, r7, #24
 8007028:	4611      	mov	r1, r2
 800702a:	4618      	mov	r0, r3
 800702c:	f001 fc84 	bl	8008938 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	2b01      	cmp	r3, #1
 8007034:	d90a      	bls.n	800704c <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2220      	movs	r2, #32
 800703a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007042:	4618      	mov	r0, r3
 8007044:	f001 fd2c 	bl	8008aa0 <SDMMC_CmdWriteMultiBlock>
 8007048:	6478      	str	r0, [r7, #68]	; 0x44
 800704a:	e009      	b.n	8007060 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2210      	movs	r2, #16
 8007050:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007058:	4618      	mov	r0, r3
 800705a:	f001 fcff 	bl	8008a5c <SDMMC_CmdWriteSingleBlock>
 800705e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007060:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007062:	2b00      	cmp	r3, #0
 8007064:	d012      	beq.n	800708c <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a7d      	ldr	r2, [pc, #500]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 800706c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007072:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007074:	431a      	orrs	r2, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2200      	movs	r2, #0
 8007086:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007088:	2301      	movs	r3, #1
 800708a:	e0fd      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8007090:	e065      	b.n	800715e <HAL_SD_WriteBlocks+0x212>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007098:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d040      	beq.n	8007122 <HAL_SD_WriteBlocks+0x1d6>
 80070a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d03d      	beq.n	8007122 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80070a6:	2300      	movs	r3, #0
 80070a8:	643b      	str	r3, [r7, #64]	; 0x40
 80070aa:	e037      	b.n	800711c <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80070ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80070b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070b4:	3301      	adds	r3, #1
 80070b6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80070b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ba:	3b01      	subs	r3, #1
 80070bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80070be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	021a      	lsls	r2, r3, #8
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80070ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070cc:	3301      	adds	r3, #1
 80070ce:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80070d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070d2:	3b01      	subs	r3, #1
 80070d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80070d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070d8:	781b      	ldrb	r3, [r3, #0]
 80070da:	041a      	lsls	r2, r3, #16
 80070dc:	697b      	ldr	r3, [r7, #20]
 80070de:	4313      	orrs	r3, r2
 80070e0:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80070e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070e4:	3301      	adds	r3, #1
 80070e6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80070e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070ea:	3b01      	subs	r3, #1
 80070ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80070ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070f0:	781b      	ldrb	r3, [r3, #0]
 80070f2:	061a      	lsls	r2, r3, #24
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	4313      	orrs	r3, r2
 80070f8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80070fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070fc:	3301      	adds	r3, #1
 80070fe:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007102:	3b01      	subs	r3, #1
 8007104:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f107 0214 	add.w	r2, r7, #20
 800710e:	4611      	mov	r1, r2
 8007110:	4618      	mov	r0, r3
 8007112:	f001 fb99 	bl	8008848 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8007116:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007118:	3301      	adds	r3, #1
 800711a:	643b      	str	r3, [r7, #64]	; 0x40
 800711c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800711e:	2b07      	cmp	r3, #7
 8007120:	d9c4      	bls.n	80070ac <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007122:	f7fc fc5b 	bl	80039dc <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800712e:	429a      	cmp	r2, r3
 8007130:	d902      	bls.n	8007138 <HAL_SD_WriteBlocks+0x1ec>
 8007132:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007134:	2b00      	cmp	r3, #0
 8007136:	d112      	bne.n	800715e <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a48      	ldr	r2, [pc, #288]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 800713e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007146:	431a      	orrs	r2, r3
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e094      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007164:	f240 331a 	movw	r3, #794	; 0x31a
 8007168:	4013      	ands	r3, r2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d091      	beq.n	8007092 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007178:	2b00      	cmp	r3, #0
 800717a:	d022      	beq.n	80071c2 <HAL_SD_WriteBlocks+0x276>
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d91f      	bls.n	80071c2 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007186:	2b03      	cmp	r3, #3
 8007188:	d01b      	beq.n	80071c2 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4618      	mov	r0, r3
 8007190:	f001 fca8 	bl	8008ae4 <SDMMC_CmdStopTransfer>
 8007194:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8007196:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007198:	2b00      	cmp	r3, #0
 800719a:	d012      	beq.n	80071c2 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a2f      	ldr	r2, [pc, #188]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 80071a2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80071aa:	431a      	orrs	r2, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2200      	movs	r2, #0
 80071bc:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e062      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071c8:	f003 0308 	and.w	r3, r3, #8
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d012      	beq.n	80071f6 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a22      	ldr	r2, [pc, #136]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 80071d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071dc:	f043 0208 	orr.w	r2, r3, #8
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2200      	movs	r2, #0
 80071f0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e048      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071fc:	f003 0302 	and.w	r3, r3, #2
 8007200:	2b00      	cmp	r3, #0
 8007202:	d012      	beq.n	800722a <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a15      	ldr	r2, [pc, #84]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 800720a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007210:	f043 0202 	orr.w	r2, r3, #2
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2200      	movs	r2, #0
 8007224:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e02e      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007230:	f003 0310 	and.w	r3, r3, #16
 8007234:	2b00      	cmp	r3, #0
 8007236:	d015      	beq.n	8007264 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a08      	ldr	r2, [pc, #32]	; (8007260 <HAL_SD_WriteBlocks+0x314>)
 800723e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007244:	f043 0210 	orr.w	r2, r3, #16
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e014      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
 800725e:	bf00      	nop
 8007260:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f240 523a 	movw	r2, #1338	; 0x53a
 800726c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2201      	movs	r2, #1
 8007272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8007276:	2300      	movs	r3, #0
 8007278:	e006      	b.n	8007288 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800727e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
  }
}
 8007288:	4618      	mov	r0, r3
 800728a:	3748      	adds	r7, #72	; 0x48
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800729e:	0f9b      	lsrs	r3, r3, #30
 80072a0:	b2da      	uxtb	r2, r3
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072aa:	0e9b      	lsrs	r3, r3, #26
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	f003 030f 	and.w	r3, r3, #15
 80072b2:	b2da      	uxtb	r2, r3
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072bc:	0e1b      	lsrs	r3, r3, #24
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	f003 0303 	and.w	r3, r3, #3
 80072c4:	b2da      	uxtb	r2, r3
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072ce:	0c1b      	lsrs	r3, r3, #16
 80072d0:	b2da      	uxtb	r2, r3
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072da:	0a1b      	lsrs	r3, r3, #8
 80072dc:	b2da      	uxtb	r2, r3
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80072e6:	b2da      	uxtb	r2, r3
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072f0:	0d1b      	lsrs	r3, r3, #20
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80072fc:	0c1b      	lsrs	r3, r3, #16
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	f003 030f 	and.w	r3, r3, #15
 8007304:	b2da      	uxtb	r2, r3
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800730e:	0bdb      	lsrs	r3, r3, #15
 8007310:	b2db      	uxtb	r3, r3
 8007312:	f003 0301 	and.w	r3, r3, #1
 8007316:	b2da      	uxtb	r2, r3
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007320:	0b9b      	lsrs	r3, r3, #14
 8007322:	b2db      	uxtb	r3, r3
 8007324:	f003 0301 	and.w	r3, r3, #1
 8007328:	b2da      	uxtb	r2, r3
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007332:	0b5b      	lsrs	r3, r3, #13
 8007334:	b2db      	uxtb	r3, r3
 8007336:	f003 0301 	and.w	r3, r3, #1
 800733a:	b2da      	uxtb	r2, r3
 800733c:	683b      	ldr	r3, [r7, #0]
 800733e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007344:	0b1b      	lsrs	r3, r3, #12
 8007346:	b2db      	uxtb	r3, r3
 8007348:	f003 0301 	and.w	r3, r3, #1
 800734c:	b2da      	uxtb	r2, r3
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2200      	movs	r2, #0
 8007356:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800735c:	2b00      	cmp	r3, #0
 800735e:	d163      	bne.n	8007428 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007364:	009a      	lsls	r2, r3, #2
 8007366:	f640 73fc 	movw	r3, #4092	; 0xffc
 800736a:	4013      	ands	r3, r2
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007370:	0f92      	lsrs	r2, r2, #30
 8007372:	431a      	orrs	r2, r3
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800737c:	0edb      	lsrs	r3, r3, #27
 800737e:	b2db      	uxtb	r3, r3
 8007380:	f003 0307 	and.w	r3, r3, #7
 8007384:	b2da      	uxtb	r2, r3
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800738e:	0e1b      	lsrs	r3, r3, #24
 8007390:	b2db      	uxtb	r3, r3
 8007392:	f003 0307 	and.w	r3, r3, #7
 8007396:	b2da      	uxtb	r2, r3
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073a0:	0d5b      	lsrs	r3, r3, #21
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	f003 0307 	and.w	r3, r3, #7
 80073a8:	b2da      	uxtb	r2, r3
 80073aa:	683b      	ldr	r3, [r7, #0]
 80073ac:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073b2:	0c9b      	lsrs	r3, r3, #18
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	f003 0307 	and.w	r3, r3, #7
 80073ba:	b2da      	uxtb	r2, r3
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073c4:	0bdb      	lsrs	r3, r3, #15
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	f003 0307 	and.w	r3, r3, #7
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80073d2:	683b      	ldr	r3, [r7, #0]
 80073d4:	691b      	ldr	r3, [r3, #16]
 80073d6:	1c5a      	adds	r2, r3, #1
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	7e1b      	ldrb	r3, [r3, #24]
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f003 0307 	and.w	r3, r3, #7
 80073e6:	3302      	adds	r3, #2
 80073e8:	2201      	movs	r2, #1
 80073ea:	fa02 f303 	lsl.w	r3, r2, r3
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80073f2:	fb02 f203 	mul.w	r2, r2, r3
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	7a1b      	ldrb	r3, [r3, #8]
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	f003 030f 	and.w	r3, r3, #15
 8007404:	2201      	movs	r2, #1
 8007406:	409a      	lsls	r2, r3
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007414:	0a52      	lsrs	r2, r2, #9
 8007416:	fb02 f203 	mul.w	r2, r2, r3
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007424:	661a      	str	r2, [r3, #96]	; 0x60
 8007426:	e031      	b.n	800748c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800742c:	2b01      	cmp	r3, #1
 800742e:	d11d      	bne.n	800746c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007434:	041b      	lsls	r3, r3, #16
 8007436:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800743e:	0c1b      	lsrs	r3, r3, #16
 8007440:	431a      	orrs	r2, r3
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	691b      	ldr	r3, [r3, #16]
 800744a:	3301      	adds	r3, #1
 800744c:	029a      	lsls	r2, r3, #10
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007460:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	661a      	str	r2, [r3, #96]	; 0x60
 800746a:	e00f      	b.n	800748c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a58      	ldr	r2, [pc, #352]	; (80075d4 <HAL_SD_GetCardCSD+0x344>)
 8007472:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007478:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2201      	movs	r2, #1
 8007484:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007488:	2301      	movs	r3, #1
 800748a:	e09d      	b.n	80075c8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007490:	0b9b      	lsrs	r3, r3, #14
 8007492:	b2db      	uxtb	r3, r3
 8007494:	f003 0301 	and.w	r3, r3, #1
 8007498:	b2da      	uxtb	r2, r3
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074a2:	09db      	lsrs	r3, r3, #7
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074aa:	b2da      	uxtb	r2, r3
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074b4:	b2db      	uxtb	r3, r3
 80074b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074ba:	b2da      	uxtb	r2, r3
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c4:	0fdb      	lsrs	r3, r3, #31
 80074c6:	b2da      	uxtb	r2, r3
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074d0:	0f5b      	lsrs	r3, r3, #29
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	f003 0303 	and.w	r3, r3, #3
 80074d8:	b2da      	uxtb	r2, r3
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e2:	0e9b      	lsrs	r3, r3, #26
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	f003 0307 	and.w	r3, r3, #7
 80074ea:	b2da      	uxtb	r2, r3
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f4:	0d9b      	lsrs	r3, r3, #22
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	f003 030f 	and.w	r3, r3, #15
 80074fc:	b2da      	uxtb	r2, r3
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007506:	0d5b      	lsrs	r3, r3, #21
 8007508:	b2db      	uxtb	r3, r3
 800750a:	f003 0301 	and.w	r3, r3, #1
 800750e:	b2da      	uxtb	r2, r3
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007522:	0c1b      	lsrs	r3, r3, #16
 8007524:	b2db      	uxtb	r3, r3
 8007526:	f003 0301 	and.w	r3, r3, #1
 800752a:	b2da      	uxtb	r2, r3
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007536:	0bdb      	lsrs	r3, r3, #15
 8007538:	b2db      	uxtb	r3, r3
 800753a:	f003 0301 	and.w	r3, r3, #1
 800753e:	b2da      	uxtb	r2, r3
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800754a:	0b9b      	lsrs	r3, r3, #14
 800754c:	b2db      	uxtb	r3, r3
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	b2da      	uxtb	r2, r3
 8007554:	683b      	ldr	r3, [r7, #0]
 8007556:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800755e:	0b5b      	lsrs	r3, r3, #13
 8007560:	b2db      	uxtb	r3, r3
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	b2da      	uxtb	r2, r3
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007572:	0b1b      	lsrs	r3, r3, #12
 8007574:	b2db      	uxtb	r3, r3
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	b2da      	uxtb	r2, r3
 800757c:	683b      	ldr	r3, [r7, #0]
 800757e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007586:	0a9b      	lsrs	r3, r3, #10
 8007588:	b2db      	uxtb	r3, r3
 800758a:	f003 0303 	and.w	r3, r3, #3
 800758e:	b2da      	uxtb	r2, r3
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800759a:	0a1b      	lsrs	r3, r3, #8
 800759c:	b2db      	uxtb	r3, r3
 800759e:	f003 0303 	and.w	r3, r3, #3
 80075a2:	b2da      	uxtb	r2, r3
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075ae:	085b      	lsrs	r3, r3, #1
 80075b0:	b2db      	uxtb	r3, r3
 80075b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80075b6:	b2da      	uxtb	r2, r3
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2201      	movs	r2, #1
 80075c2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr
 80075d4:	004005ff 	.word	0x004005ff

080075d8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80075d8:	b480      	push	{r7}
 80075da:	b083      	sub	sp, #12
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800761e:	683b      	ldr	r3, [r7, #0]
 8007620:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007622:	2300      	movs	r3, #0
}
 8007624:	4618      	mov	r0, r3
 8007626:	370c      	adds	r7, #12
 8007628:	46bd      	mov	sp, r7
 800762a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762e:	4770      	bx	lr

08007630 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007630:	b5b0      	push	{r4, r5, r7, lr}
 8007632:	b08e      	sub	sp, #56	; 0x38
 8007634:	af04      	add	r7, sp, #16
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2203      	movs	r2, #3
 800763e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007646:	2b03      	cmp	r3, #3
 8007648:	d02e      	beq.n	80076a8 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007650:	d106      	bne.n	8007660 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007656:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	639a      	str	r2, [r3, #56]	; 0x38
 800765e:	e029      	b.n	80076b4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007666:	d10a      	bne.n	800767e <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fa01 	bl	8007a70 <SD_WideBus_Enable>
 800766e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007676:	431a      	orrs	r2, r3
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	639a      	str	r2, [r3, #56]	; 0x38
 800767c:	e01a      	b.n	80076b4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	2b00      	cmp	r3, #0
 8007682:	d10a      	bne.n	800769a <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 fa3e 	bl	8007b06 <SD_WideBus_Disable>
 800768a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007692:	431a      	orrs	r2, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	639a      	str	r2, [r3, #56]	; 0x38
 8007698:	e00c      	b.n	80076b4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800769e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	639a      	str	r2, [r3, #56]	; 0x38
 80076a6:	e005      	b.n	80076b4 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076ac:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d009      	beq.n	80076d0 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	4a18      	ldr	r2, [pc, #96]	; (8007724 <HAL_SD_ConfigWideBusOperation+0xf4>)
 80076c2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2201      	movs	r2, #1
 80076c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80076cc:	2301      	movs	r3, #1
 80076ce:	e024      	b.n	800771a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	699b      	ldr	r3, [r3, #24]
 80076f0:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681d      	ldr	r5, [r3, #0]
 80076f6:	466c      	mov	r4, sp
 80076f8:	f107 0318 	add.w	r3, r7, #24
 80076fc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007700:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007704:	f107 030c 	add.w	r3, r7, #12
 8007708:	cb0e      	ldmia	r3, {r1, r2, r3}
 800770a:	4628      	mov	r0, r5
 800770c:	f001 f864 	bl	80087d8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007718:	2300      	movs	r3, #0
}
 800771a:	4618      	mov	r0, r3
 800771c:	3728      	adds	r7, #40	; 0x28
 800771e:	46bd      	mov	sp, r7
 8007720:	bdb0      	pop	{r4, r5, r7, pc}
 8007722:	bf00      	nop
 8007724:	004005ff 	.word	0x004005ff

08007728 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007730:	2300      	movs	r3, #0
 8007732:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007734:	f107 030c 	add.w	r3, r7, #12
 8007738:	4619      	mov	r1, r3
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f970 	bl	8007a20 <SD_SendStatus>
 8007740:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007742:	697b      	ldr	r3, [r7, #20]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d005      	beq.n	8007754 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	431a      	orrs	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	0a5b      	lsrs	r3, r3, #9
 8007758:	f003 030f 	and.w	r3, r3, #15
 800775c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800775e:	693b      	ldr	r3, [r7, #16]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3718      	adds	r7, #24
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007768:	b5b0      	push	{r4, r5, r7, lr}
 800776a:	b094      	sub	sp, #80	; 0x50
 800776c:	af04      	add	r7, sp, #16
 800776e:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007770:	2301      	movs	r3, #1
 8007772:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	4618      	mov	r0, r3
 800777a:	f001 f885 	bl	8008888 <SDIO_GetPowerState>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d102      	bne.n	800778a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007784:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007788:	e0b7      	b.n	80078fa <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800778e:	2b03      	cmp	r3, #3
 8007790:	d02f      	beq.n	80077f2 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	4618      	mov	r0, r3
 8007798:	f001 faae 	bl	8008cf8 <SDMMC_CmdSendCID>
 800779c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800779e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d001      	beq.n	80077a8 <SD_InitCard+0x40>
    {
      return errorstate;
 80077a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077a6:	e0a8      	b.n	80078fa <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2100      	movs	r1, #0
 80077ae:	4618      	mov	r0, r3
 80077b0:	f001 f8af 	bl	8008912 <SDIO_GetResponse>
 80077b4:	4602      	mov	r2, r0
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	2104      	movs	r1, #4
 80077c0:	4618      	mov	r0, r3
 80077c2:	f001 f8a6 	bl	8008912 <SDIO_GetResponse>
 80077c6:	4602      	mov	r2, r0
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2108      	movs	r1, #8
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 f89d 	bl	8008912 <SDIO_GetResponse>
 80077d8:	4602      	mov	r2, r0
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	210c      	movs	r1, #12
 80077e4:	4618      	mov	r0, r3
 80077e6:	f001 f894 	bl	8008912 <SDIO_GetResponse>
 80077ea:	4602      	mov	r2, r0
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077f6:	2b03      	cmp	r3, #3
 80077f8:	d00d      	beq.n	8007816 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f107 020e 	add.w	r2, r7, #14
 8007802:	4611      	mov	r1, r2
 8007804:	4618      	mov	r0, r3
 8007806:	f001 fab4 	bl	8008d72 <SDMMC_CmdSetRelAdd>
 800780a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800780c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800780e:	2b00      	cmp	r3, #0
 8007810:	d001      	beq.n	8007816 <SD_InitCard+0xae>
    {
      return errorstate;
 8007812:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007814:	e071      	b.n	80078fa <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800781a:	2b03      	cmp	r3, #3
 800781c:	d036      	beq.n	800788c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800781e:	89fb      	ldrh	r3, [r7, #14]
 8007820:	461a      	mov	r2, r3
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800782e:	041b      	lsls	r3, r3, #16
 8007830:	4619      	mov	r1, r3
 8007832:	4610      	mov	r0, r2
 8007834:	f001 fa7e 	bl	8008d34 <SDMMC_CmdSendCSD>
 8007838:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800783a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d001      	beq.n	8007844 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007840:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007842:	e05a      	b.n	80078fa <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	2100      	movs	r1, #0
 800784a:	4618      	mov	r0, r3
 800784c:	f001 f861 	bl	8008912 <SDIO_GetResponse>
 8007850:	4602      	mov	r2, r0
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	2104      	movs	r1, #4
 800785c:	4618      	mov	r0, r3
 800785e:	f001 f858 	bl	8008912 <SDIO_GetResponse>
 8007862:	4602      	mov	r2, r0
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2108      	movs	r1, #8
 800786e:	4618      	mov	r0, r3
 8007870:	f001 f84f 	bl	8008912 <SDIO_GetResponse>
 8007874:	4602      	mov	r2, r0
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	210c      	movs	r1, #12
 8007880:	4618      	mov	r0, r3
 8007882:	f001 f846 	bl	8008912 <SDIO_GetResponse>
 8007886:	4602      	mov	r2, r0
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	2104      	movs	r1, #4
 8007892:	4618      	mov	r0, r3
 8007894:	f001 f83d 	bl	8008912 <SDIO_GetResponse>
 8007898:	4603      	mov	r3, r0
 800789a:	0d1a      	lsrs	r2, r3, #20
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80078a0:	f107 0310 	add.w	r3, r7, #16
 80078a4:	4619      	mov	r1, r3
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f7ff fcf2 	bl	8007290 <HAL_SD_GetCardCSD>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d002      	beq.n	80078b8 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80078b2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80078b6:	e020      	b.n	80078fa <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6819      	ldr	r1, [r3, #0]
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80078c0:	041b      	lsls	r3, r3, #16
 80078c2:	f04f 0400 	mov.w	r4, #0
 80078c6:	461a      	mov	r2, r3
 80078c8:	4623      	mov	r3, r4
 80078ca:	4608      	mov	r0, r1
 80078cc:	f001 f92c 	bl	8008b28 <SDMMC_CmdSelDesel>
 80078d0:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80078d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d001      	beq.n	80078dc <SD_InitCard+0x174>
  {
    return errorstate;
 80078d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80078da:	e00e      	b.n	80078fa <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681d      	ldr	r5, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	466c      	mov	r4, sp
 80078e4:	f103 0210 	add.w	r2, r3, #16
 80078e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80078ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80078ee:	3304      	adds	r3, #4
 80078f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80078f2:	4628      	mov	r0, r5
 80078f4:	f000 ff70 	bl	80087d8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3740      	adds	r7, #64	; 0x40
 80078fe:	46bd      	mov	sp, r7
 8007900:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007904 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800790c:	2300      	movs	r3, #0
 800790e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007910:	2300      	movs	r3, #0
 8007912:	617b      	str	r3, [r7, #20]
 8007914:	2300      	movs	r3, #0
 8007916:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4618      	mov	r0, r3
 800791e:	f001 f926 	bl	8008b6e <SDMMC_CmdGoIdleState>
 8007922:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <SD_PowerON+0x2a>
  {
    return errorstate;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	e072      	b.n	8007a14 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4618      	mov	r0, r3
 8007934:	f001 f939 	bl	8008baa <SDMMC_CmdOperCond>
 8007938:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d00d      	beq.n	800795c <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4618      	mov	r0, r3
 800794c:	f001 f90f 	bl	8008b6e <SDMMC_CmdGoIdleState>
 8007950:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d004      	beq.n	8007962 <SD_PowerON+0x5e>
    {
      return errorstate;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	e05b      	b.n	8007a14 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007966:	2b01      	cmp	r3, #1
 8007968:	d137      	bne.n	80079da <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	2100      	movs	r1, #0
 8007970:	4618      	mov	r0, r3
 8007972:	f001 f939 	bl	8008be8 <SDMMC_CmdAppCommand>
 8007976:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d02d      	beq.n	80079da <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800797e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007982:	e047      	b.n	8007a14 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2100      	movs	r1, #0
 800798a:	4618      	mov	r0, r3
 800798c:	f001 f92c 	bl	8008be8 <SDMMC_CmdAppCommand>
 8007990:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d001      	beq.n	800799c <SD_PowerON+0x98>
    {
      return errorstate;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	e03b      	b.n	8007a14 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	491e      	ldr	r1, [pc, #120]	; (8007a1c <SD_PowerON+0x118>)
 80079a2:	4618      	mov	r0, r3
 80079a4:	f001 f942 	bl	8008c2c <SDMMC_CmdAppOperCommand>
 80079a8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d002      	beq.n	80079b6 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80079b0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80079b4:	e02e      	b.n	8007a14 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	2100      	movs	r1, #0
 80079bc:	4618      	mov	r0, r3
 80079be:	f000 ffa8 	bl	8008912 <SDIO_GetResponse>
 80079c2:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	0fdb      	lsrs	r3, r3, #31
 80079c8:	2b01      	cmp	r3, #1
 80079ca:	d101      	bne.n	80079d0 <SD_PowerON+0xcc>
 80079cc:	2301      	movs	r3, #1
 80079ce:	e000      	b.n	80079d2 <SD_PowerON+0xce>
 80079d0:	2300      	movs	r3, #0
 80079d2:	613b      	str	r3, [r7, #16]

    count++;
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	3301      	adds	r3, #1
 80079d8:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d802      	bhi.n	80079ea <SD_PowerON+0xe6>
 80079e4:	693b      	ldr	r3, [r7, #16]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d0cc      	beq.n	8007984 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d902      	bls.n	80079fa <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80079f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80079f8:	e00c      	b.n	8007a14 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d003      	beq.n	8007a0c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	645a      	str	r2, [r3, #68]	; 0x44
 8007a0a:	e002      	b.n	8007a12 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007a12:	2300      	movs	r3, #0
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3718      	adds	r7, #24
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}
 8007a1c:	c1100000 	.word	0xc1100000

08007a20 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d102      	bne.n	8007a36 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007a30:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a34:	e018      	b.n	8007a68 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a3e:	041b      	lsls	r3, r3, #16
 8007a40:	4619      	mov	r1, r3
 8007a42:	4610      	mov	r0, r2
 8007a44:	f001 f9b6 	bl	8008db4 <SDMMC_CmdSendStatus>
 8007a48:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d001      	beq.n	8007a54 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	e009      	b.n	8007a68 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2100      	movs	r1, #0
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f000 ff59 	bl	8008912 <SDIO_GetResponse>
 8007a60:	4602      	mov	r2, r0
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007a66:	2300      	movs	r3, #0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007a78:	2300      	movs	r3, #0
 8007a7a:	60fb      	str	r3, [r7, #12]
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	2100      	movs	r1, #0
 8007a86:	4618      	mov	r0, r3
 8007a88:	f000 ff43 	bl	8008912 <SDIO_GetResponse>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a92:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007a96:	d102      	bne.n	8007a9e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007a98:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007a9c:	e02f      	b.n	8007afe <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007a9e:	f107 030c 	add.w	r3, r7, #12
 8007aa2:	4619      	mov	r1, r3
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 f879 	bl	8007b9c <SD_FindSCR>
 8007aaa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d001      	beq.n	8007ab6 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	e023      	b.n	8007afe <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007ab6:	693b      	ldr	r3, [r7, #16]
 8007ab8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d01c      	beq.n	8007afa <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ac8:	041b      	lsls	r3, r3, #16
 8007aca:	4619      	mov	r1, r3
 8007acc:	4610      	mov	r0, r2
 8007ace:	f001 f88b 	bl	8008be8 <SDMMC_CmdAppCommand>
 8007ad2:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d001      	beq.n	8007ade <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	e00f      	b.n	8007afe <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2102      	movs	r1, #2
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f001 f8c4 	bl	8008c72 <SDMMC_CmdBusWidth>
 8007aea:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	e003      	b.n	8007afe <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007af6:	2300      	movs	r3, #0
 8007af8:	e001      	b.n	8007afe <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007afa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3718      	adds	r7, #24
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}

08007b06 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007b06:	b580      	push	{r7, lr}
 8007b08:	b086      	sub	sp, #24
 8007b0a:	af00      	add	r7, sp, #0
 8007b0c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007b0e:	2300      	movs	r3, #0
 8007b10:	60fb      	str	r3, [r7, #12]
 8007b12:	2300      	movs	r3, #0
 8007b14:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2100      	movs	r1, #0
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f000 fef8 	bl	8008912 <SDIO_GetResponse>
 8007b22:	4603      	mov	r3, r0
 8007b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b28:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b2c:	d102      	bne.n	8007b34 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007b2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b32:	e02f      	b.n	8007b94 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007b34:	f107 030c 	add.w	r3, r7, #12
 8007b38:	4619      	mov	r1, r3
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 f82e 	bl	8007b9c <SD_FindSCR>
 8007b40:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	e023      	b.n	8007b94 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d01c      	beq.n	8007b90 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681a      	ldr	r2, [r3, #0]
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b5e:	041b      	lsls	r3, r3, #16
 8007b60:	4619      	mov	r1, r3
 8007b62:	4610      	mov	r0, r2
 8007b64:	f001 f840 	bl	8008be8 <SDMMC_CmdAppCommand>
 8007b68:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	e00f      	b.n	8007b94 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2100      	movs	r1, #0
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f001 f879 	bl	8008c72 <SDMMC_CmdBusWidth>
 8007b80:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	e003      	b.n	8007b94 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	e001      	b.n	8007b94 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007b90:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3718      	adds	r7, #24
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007b9c:	b590      	push	{r4, r7, lr}
 8007b9e:	b08f      	sub	sp, #60	; 0x3c
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
 8007ba4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007ba6:	f7fb ff19 	bl	80039dc <HAL_GetTick>
 8007baa:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007bac:	2300      	movs	r3, #0
 8007bae:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	60bb      	str	r3, [r7, #8]
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	2108      	movs	r1, #8
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	f000 fee4 	bl	8008990 <SDMMC_CmdBlockLength>
 8007bc8:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d001      	beq.n	8007bd4 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bd2:	e0a9      	b.n	8007d28 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681a      	ldr	r2, [r3, #0]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bdc:	041b      	lsls	r3, r3, #16
 8007bde:	4619      	mov	r1, r3
 8007be0:	4610      	mov	r0, r2
 8007be2:	f001 f801 	bl	8008be8 <SDMMC_CmdAppCommand>
 8007be6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d001      	beq.n	8007bf2 <SD_FindSCR+0x56>
  {
    return errorstate;
 8007bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bf0:	e09a      	b.n	8007d28 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007bf2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007bf6:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007bf8:	2308      	movs	r3, #8
 8007bfa:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007bfc:	2330      	movs	r3, #48	; 0x30
 8007bfe:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007c00:	2302      	movs	r3, #2
 8007c02:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007c04:	2300      	movs	r3, #0
 8007c06:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007c08:	2301      	movs	r3, #1
 8007c0a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f107 0210 	add.w	r2, r7, #16
 8007c14:	4611      	mov	r1, r2
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 fe8e 	bl	8008938 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4618      	mov	r0, r3
 8007c22:	f001 f848 	bl	8008cb6 <SDMMC_CmdSendSCR>
 8007c26:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d022      	beq.n	8007c74 <SD_FindSCR+0xd8>
  {
    return errorstate;
 8007c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c30:	e07a      	b.n	8007d28 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00e      	beq.n	8007c5e <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	6819      	ldr	r1, [r3, #0]
 8007c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	f107 0208 	add.w	r2, r7, #8
 8007c4c:	18d4      	adds	r4, r2, r3
 8007c4e:	4608      	mov	r0, r1
 8007c50:	f000 fded 	bl	800882e <SDIO_ReadFIFO>
 8007c54:	4603      	mov	r3, r0
 8007c56:	6023      	str	r3, [r4, #0]
      index++;
 8007c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007c5e:	f7fb febd 	bl	80039dc <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c6c:	d102      	bne.n	8007c74 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007c6e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007c72:	e059      	b.n	8007d28 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007c7a:	f240 432a 	movw	r3, #1066	; 0x42a
 8007c7e:	4013      	ands	r3, r2
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d0d6      	beq.n	8007c32 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c8a:	f003 0308 	and.w	r3, r3, #8
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d005      	beq.n	8007c9e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2208      	movs	r2, #8
 8007c98:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007c9a:	2308      	movs	r3, #8
 8007c9c:	e044      	b.n	8007d28 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca4:	f003 0302 	and.w	r3, r3, #2
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d005      	beq.n	8007cb8 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2202      	movs	r2, #2
 8007cb2:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007cb4:	2302      	movs	r3, #2
 8007cb6:	e037      	b.n	8007d28 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cbe:	f003 0320 	and.w	r3, r3, #32
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d005      	beq.n	8007cd2 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2220      	movs	r2, #32
 8007ccc:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007cce:	2320      	movs	r3, #32
 8007cd0:	e02a      	b.n	8007d28 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f240 523a 	movw	r2, #1338	; 0x53a
 8007cda:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	061a      	lsls	r2, r3, #24
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	021b      	lsls	r3, r3, #8
 8007ce4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007ce8:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	0a1b      	lsrs	r3, r3, #8
 8007cee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007cf2:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	0e1b      	lsrs	r3, r3, #24
 8007cf8:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cfc:	601a      	str	r2, [r3, #0]
    scr++;
 8007cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d00:	3304      	adds	r3, #4
 8007d02:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	061a      	lsls	r2, r3, #24
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	021b      	lsls	r3, r3, #8
 8007d0c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007d10:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	0a1b      	lsrs	r3, r3, #8
 8007d16:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d1a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	0e1b      	lsrs	r3, r3, #24
 8007d20:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d24:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007d26:	2300      	movs	r3, #0
}
 8007d28:	4618      	mov	r0, r3
 8007d2a:	373c      	adds	r7, #60	; 0x3c
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd90      	pop	{r4, r7, pc}

08007d30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b082      	sub	sp, #8
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d101      	bne.n	8007d42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	e056      	b.n	8007df0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d106      	bne.n	8007d62 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7fa f9db 	bl	8002118 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2202      	movs	r2, #2
 8007d66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	681a      	ldr	r2, [r3, #0]
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d78:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	685a      	ldr	r2, [r3, #4]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	695b      	ldr	r3, [r3, #20]
 8007d94:	431a      	orrs	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	699b      	ldr	r3, [r3, #24]
 8007d9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d9e:	431a      	orrs	r2, r3
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	69db      	ldr	r3, [r3, #28]
 8007da4:	431a      	orrs	r2, r3
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	ea42 0103 	orr.w	r1, r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	430a      	orrs	r2, r1
 8007db8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	699b      	ldr	r3, [r3, #24]
 8007dbe:	0c1b      	lsrs	r3, r3, #16
 8007dc0:	f003 0104 	and.w	r1, r3, #4
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	430a      	orrs	r2, r1
 8007dce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	69da      	ldr	r2, [r3, #28]
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007dde:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007dee:	2300      	movs	r3, #0
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3708      	adds	r7, #8
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	60b9      	str	r1, [r7, #8]
 8007e02:	603b      	str	r3, [r7, #0]
 8007e04:	4613      	mov	r3, r2
 8007e06:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d101      	bne.n	8007e1a <HAL_SPI_Transmit+0x22>
 8007e16:	2302      	movs	r3, #2
 8007e18:	e11e      	b.n	8008058 <HAL_SPI_Transmit+0x260>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e22:	f7fb fddb 	bl	80039dc <HAL_GetTick>
 8007e26:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007e28:	88fb      	ldrh	r3, [r7, #6]
 8007e2a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d002      	beq.n	8007e3e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007e38:	2302      	movs	r3, #2
 8007e3a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e3c:	e103      	b.n	8008046 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <HAL_SPI_Transmit+0x52>
 8007e44:	88fb      	ldrh	r3, [r7, #6]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d102      	bne.n	8007e50 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e4e:	e0fa      	b.n	8008046 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2203      	movs	r2, #3
 8007e54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	68ba      	ldr	r2, [r7, #8]
 8007e62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	88fa      	ldrh	r2, [r7, #6]
 8007e68:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	88fa      	ldrh	r2, [r7, #6]
 8007e6e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2200      	movs	r2, #0
 8007e74:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2200      	movs	r2, #0
 8007e80:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2200      	movs	r2, #0
 8007e86:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e96:	d107      	bne.n	8007ea8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ea6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007eb2:	2b40      	cmp	r3, #64	; 0x40
 8007eb4:	d007      	beq.n	8007ec6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ec4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	68db      	ldr	r3, [r3, #12]
 8007eca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ece:	d14b      	bne.n	8007f68 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	685b      	ldr	r3, [r3, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d002      	beq.n	8007ede <HAL_SPI_Transmit+0xe6>
 8007ed8:	8afb      	ldrh	r3, [r7, #22]
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d13e      	bne.n	8007f5c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ee2:	881a      	ldrh	r2, [r3, #0]
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eee:	1c9a      	adds	r2, r3, #2
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	3b01      	subs	r3, #1
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f02:	e02b      	b.n	8007f5c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d112      	bne.n	8007f38 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f16:	881a      	ldrh	r2, [r3, #0]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f22:	1c9a      	adds	r2, r3, #2
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	b29a      	uxth	r2, r3
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	86da      	strh	r2, [r3, #54]	; 0x36
 8007f36:	e011      	b.n	8007f5c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f38:	f7fb fd50 	bl	80039dc <HAL_GetTick>
 8007f3c:	4602      	mov	r2, r0
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	1ad3      	subs	r3, r2, r3
 8007f42:	683a      	ldr	r2, [r7, #0]
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d803      	bhi.n	8007f50 <HAL_SPI_Transmit+0x158>
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f4e:	d102      	bne.n	8007f56 <HAL_SPI_Transmit+0x15e>
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d102      	bne.n	8007f5c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007f56:	2303      	movs	r3, #3
 8007f58:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007f5a:	e074      	b.n	8008046 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d1ce      	bne.n	8007f04 <HAL_SPI_Transmit+0x10c>
 8007f66:	e04c      	b.n	8008002 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d002      	beq.n	8007f76 <HAL_SPI_Transmit+0x17e>
 8007f70:	8afb      	ldrh	r3, [r7, #22]
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d140      	bne.n	8007ff8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	330c      	adds	r3, #12
 8007f80:	7812      	ldrb	r2, [r2, #0]
 8007f82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f88:	1c5a      	adds	r2, r3, #1
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f92:	b29b      	uxth	r3, r3
 8007f94:	3b01      	subs	r3, #1
 8007f96:	b29a      	uxth	r2, r3
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007f9c:	e02c      	b.n	8007ff8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	f003 0302 	and.w	r3, r3, #2
 8007fa8:	2b02      	cmp	r3, #2
 8007faa:	d113      	bne.n	8007fd4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	330c      	adds	r3, #12
 8007fb6:	7812      	ldrb	r2, [r2, #0]
 8007fb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fbe:	1c5a      	adds	r2, r3, #1
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fc8:	b29b      	uxth	r3, r3
 8007fca:	3b01      	subs	r3, #1
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	86da      	strh	r2, [r3, #54]	; 0x36
 8007fd2:	e011      	b.n	8007ff8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007fd4:	f7fb fd02 	bl	80039dc <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	69bb      	ldr	r3, [r7, #24]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	683a      	ldr	r2, [r7, #0]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d803      	bhi.n	8007fec <HAL_SPI_Transmit+0x1f4>
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fea:	d102      	bne.n	8007ff2 <HAL_SPI_Transmit+0x1fa>
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d102      	bne.n	8007ff8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007ff2:	2303      	movs	r3, #3
 8007ff4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007ff6:	e026      	b.n	8008046 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d1cd      	bne.n	8007f9e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008002:	69ba      	ldr	r2, [r7, #24]
 8008004:	6839      	ldr	r1, [r7, #0]
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f000 fba4 	bl	8008754 <SPI_EndRxTxTransaction>
 800800c:	4603      	mov	r3, r0
 800800e:	2b00      	cmp	r3, #0
 8008010:	d002      	beq.n	8008018 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2220      	movs	r2, #32
 8008016:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	689b      	ldr	r3, [r3, #8]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d10a      	bne.n	8008036 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008020:	2300      	movs	r3, #0
 8008022:	613b      	str	r3, [r7, #16]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	68db      	ldr	r3, [r3, #12]
 800802a:	613b      	str	r3, [r7, #16]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	613b      	str	r3, [r7, #16]
 8008034:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800803a:	2b00      	cmp	r3, #0
 800803c:	d002      	beq.n	8008044 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	77fb      	strb	r3, [r7, #31]
 8008042:	e000      	b.n	8008046 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008044:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2201      	movs	r2, #1
 800804a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008056:	7ffb      	ldrb	r3, [r7, #31]
}
 8008058:	4618      	mov	r0, r3
 800805a:	3720      	adds	r7, #32
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b088      	sub	sp, #32
 8008064:	af02      	add	r7, sp, #8
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	603b      	str	r3, [r7, #0]
 800806c:	4613      	mov	r3, r2
 800806e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008070:	2300      	movs	r3, #0
 8008072:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800807c:	d112      	bne.n	80080a4 <HAL_SPI_Receive+0x44>
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	689b      	ldr	r3, [r3, #8]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d10e      	bne.n	80080a4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2204      	movs	r2, #4
 800808a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800808e:	88fa      	ldrh	r2, [r7, #6]
 8008090:	683b      	ldr	r3, [r7, #0]
 8008092:	9300      	str	r3, [sp, #0]
 8008094:	4613      	mov	r3, r2
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	68b9      	ldr	r1, [r7, #8]
 800809a:	68f8      	ldr	r0, [r7, #12]
 800809c:	f000 f8e9 	bl	8008272 <HAL_SPI_TransmitReceive>
 80080a0:	4603      	mov	r3, r0
 80080a2:	e0e2      	b.n	800826a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80080aa:	2b01      	cmp	r3, #1
 80080ac:	d101      	bne.n	80080b2 <HAL_SPI_Receive+0x52>
 80080ae:	2302      	movs	r3, #2
 80080b0:	e0db      	b.n	800826a <HAL_SPI_Receive+0x20a>
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	2201      	movs	r2, #1
 80080b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80080ba:	f7fb fc8f 	bl	80039dc <HAL_GetTick>
 80080be:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d002      	beq.n	80080d2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80080cc:	2302      	movs	r3, #2
 80080ce:	75fb      	strb	r3, [r7, #23]
    goto error;
 80080d0:	e0c2      	b.n	8008258 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d002      	beq.n	80080de <HAL_SPI_Receive+0x7e>
 80080d8:	88fb      	ldrh	r3, [r7, #6]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d102      	bne.n	80080e4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80080e2:	e0b9      	b.n	8008258 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2204      	movs	r2, #4
 80080e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	68ba      	ldr	r2, [r7, #8]
 80080f6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	88fa      	ldrh	r2, [r7, #6]
 80080fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	88fa      	ldrh	r2, [r7, #6]
 8008102:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2200      	movs	r2, #0
 8008108:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2200      	movs	r2, #0
 800810e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	2200      	movs	r2, #0
 8008114:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2200      	movs	r2, #0
 8008120:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800812a:	d107      	bne.n	800813c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800813a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008146:	2b40      	cmp	r3, #64	; 0x40
 8008148:	d007      	beq.n	800815a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008158:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d162      	bne.n	8008228 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008162:	e02e      	b.n	80081c2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	f003 0301 	and.w	r3, r3, #1
 800816e:	2b01      	cmp	r3, #1
 8008170:	d115      	bne.n	800819e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f103 020c 	add.w	r2, r3, #12
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817e:	7812      	ldrb	r2, [r2, #0]
 8008180:	b2d2      	uxtb	r2, r2
 8008182:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008188:	1c5a      	adds	r2, r3, #1
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008192:	b29b      	uxth	r3, r3
 8008194:	3b01      	subs	r3, #1
 8008196:	b29a      	uxth	r2, r3
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800819c:	e011      	b.n	80081c2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800819e:	f7fb fc1d 	bl	80039dc <HAL_GetTick>
 80081a2:	4602      	mov	r2, r0
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	1ad3      	subs	r3, r2, r3
 80081a8:	683a      	ldr	r2, [r7, #0]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d803      	bhi.n	80081b6 <HAL_SPI_Receive+0x156>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80081b4:	d102      	bne.n	80081bc <HAL_SPI_Receive+0x15c>
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d102      	bne.n	80081c2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80081bc:	2303      	movs	r3, #3
 80081be:	75fb      	strb	r3, [r7, #23]
          goto error;
 80081c0:	e04a      	b.n	8008258 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d1cb      	bne.n	8008164 <HAL_SPI_Receive+0x104>
 80081cc:	e031      	b.n	8008232 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f003 0301 	and.w	r3, r3, #1
 80081d8:	2b01      	cmp	r3, #1
 80081da:	d113      	bne.n	8008204 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68da      	ldr	r2, [r3, #12]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e6:	b292      	uxth	r2, r2
 80081e8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ee:	1c9a      	adds	r2, r3, #2
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	3b01      	subs	r3, #1
 80081fc:	b29a      	uxth	r2, r3
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008202:	e011      	b.n	8008228 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008204:	f7fb fbea 	bl	80039dc <HAL_GetTick>
 8008208:	4602      	mov	r2, r0
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	1ad3      	subs	r3, r2, r3
 800820e:	683a      	ldr	r2, [r7, #0]
 8008210:	429a      	cmp	r2, r3
 8008212:	d803      	bhi.n	800821c <HAL_SPI_Receive+0x1bc>
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800821a:	d102      	bne.n	8008222 <HAL_SPI_Receive+0x1c2>
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d102      	bne.n	8008228 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008226:	e017      	b.n	8008258 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800822c:	b29b      	uxth	r3, r3
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1cd      	bne.n	80081ce <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008232:	693a      	ldr	r2, [r7, #16]
 8008234:	6839      	ldr	r1, [r7, #0]
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 fa27 	bl	800868a <SPI_EndRxTransaction>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d002      	beq.n	8008248 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2220      	movs	r2, #32
 8008246:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800824c:	2b00      	cmp	r3, #0
 800824e:	d002      	beq.n	8008256 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	75fb      	strb	r3, [r7, #23]
 8008254:	e000      	b.n	8008258 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008256:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	2201      	movs	r2, #1
 800825c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008268:	7dfb      	ldrb	r3, [r7, #23]
}
 800826a:	4618      	mov	r0, r3
 800826c:	3718      	adds	r7, #24
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}

08008272 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008272:	b580      	push	{r7, lr}
 8008274:	b08c      	sub	sp, #48	; 0x30
 8008276:	af00      	add	r7, sp, #0
 8008278:	60f8      	str	r0, [r7, #12]
 800827a:	60b9      	str	r1, [r7, #8]
 800827c:	607a      	str	r2, [r7, #4]
 800827e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008280:	2301      	movs	r3, #1
 8008282:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008284:	2300      	movs	r3, #0
 8008286:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008290:	2b01      	cmp	r3, #1
 8008292:	d101      	bne.n	8008298 <HAL_SPI_TransmitReceive+0x26>
 8008294:	2302      	movs	r3, #2
 8008296:	e18a      	b.n	80085ae <HAL_SPI_TransmitReceive+0x33c>
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082a0:	f7fb fb9c 	bl	80039dc <HAL_GetTick>
 80082a4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80082ac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	685b      	ldr	r3, [r3, #4]
 80082b4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80082b6:	887b      	ldrh	r3, [r7, #2]
 80082b8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80082ba:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d00f      	beq.n	80082e2 <HAL_SPI_TransmitReceive+0x70>
 80082c2:	69fb      	ldr	r3, [r7, #28]
 80082c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082c8:	d107      	bne.n	80082da <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	689b      	ldr	r3, [r3, #8]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d103      	bne.n	80082da <HAL_SPI_TransmitReceive+0x68>
 80082d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80082d6:	2b04      	cmp	r3, #4
 80082d8:	d003      	beq.n	80082e2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80082da:	2302      	movs	r3, #2
 80082dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80082e0:	e15b      	b.n	800859a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80082e2:	68bb      	ldr	r3, [r7, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d005      	beq.n	80082f4 <HAL_SPI_TransmitReceive+0x82>
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d002      	beq.n	80082f4 <HAL_SPI_TransmitReceive+0x82>
 80082ee:	887b      	ldrh	r3, [r7, #2]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d103      	bne.n	80082fc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80082fa:	e14e      	b.n	800859a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008302:	b2db      	uxtb	r3, r3
 8008304:	2b04      	cmp	r3, #4
 8008306:	d003      	beq.n	8008310 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2205      	movs	r2, #5
 800830c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2200      	movs	r2, #0
 8008314:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	887a      	ldrh	r2, [r7, #2]
 8008320:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	887a      	ldrh	r2, [r7, #2]
 8008326:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	68ba      	ldr	r2, [r7, #8]
 800832c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	887a      	ldrh	r2, [r7, #2]
 8008332:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	887a      	ldrh	r2, [r7, #2]
 8008338:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2200      	movs	r2, #0
 800833e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	2200      	movs	r2, #0
 8008344:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008350:	2b40      	cmp	r3, #64	; 0x40
 8008352:	d007      	beq.n	8008364 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008362:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800836c:	d178      	bne.n	8008460 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d002      	beq.n	800837c <HAL_SPI_TransmitReceive+0x10a>
 8008376:	8b7b      	ldrh	r3, [r7, #26]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d166      	bne.n	800844a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008380:	881a      	ldrh	r2, [r3, #0]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838c:	1c9a      	adds	r2, r3, #2
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008396:	b29b      	uxth	r3, r3
 8008398:	3b01      	subs	r3, #1
 800839a:	b29a      	uxth	r2, r3
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083a0:	e053      	b.n	800844a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f003 0302 	and.w	r3, r3, #2
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d11b      	bne.n	80083e8 <HAL_SPI_TransmitReceive+0x176>
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d016      	beq.n	80083e8 <HAL_SPI_TransmitReceive+0x176>
 80083ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d113      	bne.n	80083e8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083c4:	881a      	ldrh	r2, [r3, #0]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083d0:	1c9a      	adds	r2, r3, #2
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083da:	b29b      	uxth	r3, r3
 80083dc:	3b01      	subs	r3, #1
 80083de:	b29a      	uxth	r2, r3
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80083e4:	2300      	movs	r3, #0
 80083e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	f003 0301 	and.w	r3, r3, #1
 80083f2:	2b01      	cmp	r3, #1
 80083f4:	d119      	bne.n	800842a <HAL_SPI_TransmitReceive+0x1b8>
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d014      	beq.n	800842a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	68da      	ldr	r2, [r3, #12]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840a:	b292      	uxth	r2, r2
 800840c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008412:	1c9a      	adds	r2, r3, #2
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800841c:	b29b      	uxth	r3, r3
 800841e:	3b01      	subs	r3, #1
 8008420:	b29a      	uxth	r2, r3
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008426:	2301      	movs	r3, #1
 8008428:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800842a:	f7fb fad7 	bl	80039dc <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008436:	429a      	cmp	r2, r3
 8008438:	d807      	bhi.n	800844a <HAL_SPI_TransmitReceive+0x1d8>
 800843a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800843c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008440:	d003      	beq.n	800844a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008442:	2303      	movs	r3, #3
 8008444:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008448:	e0a7      	b.n	800859a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800844e:	b29b      	uxth	r3, r3
 8008450:	2b00      	cmp	r3, #0
 8008452:	d1a6      	bne.n	80083a2 <HAL_SPI_TransmitReceive+0x130>
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008458:	b29b      	uxth	r3, r3
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1a1      	bne.n	80083a2 <HAL_SPI_TransmitReceive+0x130>
 800845e:	e07c      	b.n	800855a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d002      	beq.n	800846e <HAL_SPI_TransmitReceive+0x1fc>
 8008468:	8b7b      	ldrh	r3, [r7, #26]
 800846a:	2b01      	cmp	r3, #1
 800846c:	d16b      	bne.n	8008546 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	330c      	adds	r3, #12
 8008478:	7812      	ldrb	r2, [r2, #0]
 800847a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008480:	1c5a      	adds	r2, r3, #1
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800848a:	b29b      	uxth	r3, r3
 800848c:	3b01      	subs	r3, #1
 800848e:	b29a      	uxth	r2, r3
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008494:	e057      	b.n	8008546 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	f003 0302 	and.w	r3, r3, #2
 80084a0:	2b02      	cmp	r3, #2
 80084a2:	d11c      	bne.n	80084de <HAL_SPI_TransmitReceive+0x26c>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d017      	beq.n	80084de <HAL_SPI_TransmitReceive+0x26c>
 80084ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d114      	bne.n	80084de <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	330c      	adds	r3, #12
 80084be:	7812      	ldrb	r2, [r2, #0]
 80084c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084c6:	1c5a      	adds	r2, r3, #1
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	3b01      	subs	r3, #1
 80084d4:	b29a      	uxth	r2, r3
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80084da:	2300      	movs	r3, #0
 80084dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	f003 0301 	and.w	r3, r3, #1
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d119      	bne.n	8008520 <HAL_SPI_TransmitReceive+0x2ae>
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084f0:	b29b      	uxth	r3, r3
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d014      	beq.n	8008520 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68da      	ldr	r2, [r3, #12]
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008500:	b2d2      	uxtb	r2, r2
 8008502:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008508:	1c5a      	adds	r2, r3, #1
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008512:	b29b      	uxth	r3, r3
 8008514:	3b01      	subs	r3, #1
 8008516:	b29a      	uxth	r2, r3
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800851c:	2301      	movs	r3, #1
 800851e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008520:	f7fb fa5c 	bl	80039dc <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800852c:	429a      	cmp	r2, r3
 800852e:	d803      	bhi.n	8008538 <HAL_SPI_TransmitReceive+0x2c6>
 8008530:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008532:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008536:	d102      	bne.n	800853e <HAL_SPI_TransmitReceive+0x2cc>
 8008538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853a:	2b00      	cmp	r3, #0
 800853c:	d103      	bne.n	8008546 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800853e:	2303      	movs	r3, #3
 8008540:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008544:	e029      	b.n	800859a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800854a:	b29b      	uxth	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1a2      	bne.n	8008496 <HAL_SPI_TransmitReceive+0x224>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008554:	b29b      	uxth	r3, r3
 8008556:	2b00      	cmp	r3, #0
 8008558:	d19d      	bne.n	8008496 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800855a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800855c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800855e:	68f8      	ldr	r0, [r7, #12]
 8008560:	f000 f8f8 	bl	8008754 <SPI_EndRxTxTransaction>
 8008564:	4603      	mov	r3, r0
 8008566:	2b00      	cmp	r3, #0
 8008568:	d006      	beq.n	8008578 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2220      	movs	r2, #32
 8008574:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008576:	e010      	b.n	800859a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	2b00      	cmp	r3, #0
 800857e:	d10b      	bne.n	8008598 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008580:	2300      	movs	r3, #0
 8008582:	617b      	str	r3, [r7, #20]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	617b      	str	r3, [r7, #20]
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	617b      	str	r3, [r7, #20]
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	e000      	b.n	800859a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008598:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2201      	movs	r2, #1
 800859e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80085aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3730      	adds	r7, #48	; 0x30
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b084      	sub	sp, #16
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	60f8      	str	r0, [r7, #12]
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	603b      	str	r3, [r7, #0]
 80085c2:	4613      	mov	r3, r2
 80085c4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80085c6:	e04c      	b.n	8008662 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085ce:	d048      	beq.n	8008662 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80085d0:	f7fb fa04 	bl	80039dc <HAL_GetTick>
 80085d4:	4602      	mov	r2, r0
 80085d6:	69bb      	ldr	r3, [r7, #24]
 80085d8:	1ad3      	subs	r3, r2, r3
 80085da:	683a      	ldr	r2, [r7, #0]
 80085dc:	429a      	cmp	r2, r3
 80085de:	d902      	bls.n	80085e6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d13d      	bne.n	8008662 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80085f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80085fe:	d111      	bne.n	8008624 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008608:	d004      	beq.n	8008614 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008612:	d107      	bne.n	8008624 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008622:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008628:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800862c:	d10f      	bne.n	800864e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800864c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2201      	movs	r2, #1
 8008652:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e00f      	b.n	8008682 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	689a      	ldr	r2, [r3, #8]
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	4013      	ands	r3, r2
 800866c:	68ba      	ldr	r2, [r7, #8]
 800866e:	429a      	cmp	r2, r3
 8008670:	bf0c      	ite	eq
 8008672:	2301      	moveq	r3, #1
 8008674:	2300      	movne	r3, #0
 8008676:	b2db      	uxtb	r3, r3
 8008678:	461a      	mov	r2, r3
 800867a:	79fb      	ldrb	r3, [r7, #7]
 800867c:	429a      	cmp	r2, r3
 800867e:	d1a3      	bne.n	80085c8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8008680:	2300      	movs	r3, #0
}
 8008682:	4618      	mov	r0, r3
 8008684:	3710      	adds	r7, #16
 8008686:	46bd      	mov	sp, r7
 8008688:	bd80      	pop	{r7, pc}

0800868a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800868a:	b580      	push	{r7, lr}
 800868c:	b086      	sub	sp, #24
 800868e:	af02      	add	r7, sp, #8
 8008690:	60f8      	str	r0, [r7, #12]
 8008692:	60b9      	str	r1, [r7, #8]
 8008694:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	685b      	ldr	r3, [r3, #4]
 800869a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800869e:	d111      	bne.n	80086c4 <SPI_EndRxTransaction+0x3a>
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	689b      	ldr	r3, [r3, #8]
 80086a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086a8:	d004      	beq.n	80086b4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	689b      	ldr	r3, [r3, #8]
 80086ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086b2:	d107      	bne.n	80086c4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086c2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	685b      	ldr	r3, [r3, #4]
 80086c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80086cc:	d12a      	bne.n	8008724 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	689b      	ldr	r3, [r3, #8]
 80086d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086d6:	d012      	beq.n	80086fe <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	2200      	movs	r2, #0
 80086e0:	2180      	movs	r1, #128	; 0x80
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f7ff ff67 	bl	80085b6 <SPI_WaitFlagStateUntilTimeout>
 80086e8:	4603      	mov	r3, r0
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d02d      	beq.n	800874a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086f2:	f043 0220 	orr.w	r2, r3, #32
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80086fa:	2303      	movs	r3, #3
 80086fc:	e026      	b.n	800874c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	2200      	movs	r2, #0
 8008706:	2101      	movs	r1, #1
 8008708:	68f8      	ldr	r0, [r7, #12]
 800870a:	f7ff ff54 	bl	80085b6 <SPI_WaitFlagStateUntilTimeout>
 800870e:	4603      	mov	r3, r0
 8008710:	2b00      	cmp	r3, #0
 8008712:	d01a      	beq.n	800874a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008718:	f043 0220 	orr.w	r2, r3, #32
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e013      	b.n	800874c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	9300      	str	r3, [sp, #0]
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	2200      	movs	r2, #0
 800872c:	2101      	movs	r1, #1
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f7ff ff41 	bl	80085b6 <SPI_WaitFlagStateUntilTimeout>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d007      	beq.n	800874a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800873e:	f043 0220 	orr.w	r2, r3, #32
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008746:	2303      	movs	r3, #3
 8008748:	e000      	b.n	800874c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800874a:	2300      	movs	r3, #0
}
 800874c:	4618      	mov	r0, r3
 800874e:	3710      	adds	r7, #16
 8008750:	46bd      	mov	sp, r7
 8008752:	bd80      	pop	{r7, pc}

08008754 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b088      	sub	sp, #32
 8008758:	af02      	add	r7, sp, #8
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008760:	4b1b      	ldr	r3, [pc, #108]	; (80087d0 <SPI_EndRxTxTransaction+0x7c>)
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4a1b      	ldr	r2, [pc, #108]	; (80087d4 <SPI_EndRxTxTransaction+0x80>)
 8008766:	fba2 2303 	umull	r2, r3, r2, r3
 800876a:	0d5b      	lsrs	r3, r3, #21
 800876c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008770:	fb02 f303 	mul.w	r3, r2, r3
 8008774:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	685b      	ldr	r3, [r3, #4]
 800877a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800877e:	d112      	bne.n	80087a6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	9300      	str	r3, [sp, #0]
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	2200      	movs	r2, #0
 8008788:	2180      	movs	r1, #128	; 0x80
 800878a:	68f8      	ldr	r0, [r7, #12]
 800878c:	f7ff ff13 	bl	80085b6 <SPI_WaitFlagStateUntilTimeout>
 8008790:	4603      	mov	r3, r0
 8008792:	2b00      	cmp	r3, #0
 8008794:	d016      	beq.n	80087c4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800879a:	f043 0220 	orr.w	r2, r3, #32
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e00f      	b.n	80087c6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00a      	beq.n	80087c2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80087ac:	697b      	ldr	r3, [r7, #20]
 80087ae:	3b01      	subs	r3, #1
 80087b0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087bc:	2b80      	cmp	r3, #128	; 0x80
 80087be:	d0f2      	beq.n	80087a6 <SPI_EndRxTxTransaction+0x52>
 80087c0:	e000      	b.n	80087c4 <SPI_EndRxTxTransaction+0x70>
        break;
 80087c2:	bf00      	nop
  }

  return HAL_OK;
 80087c4:	2300      	movs	r3, #0
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3718      	adds	r7, #24
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	20000110 	.word	0x20000110
 80087d4:	165e9f81 	.word	0x165e9f81

080087d8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80087d8:	b084      	sub	sp, #16
 80087da:	b480      	push	{r7}
 80087dc:	b085      	sub	sp, #20
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	f107 001c 	add.w	r0, r7, #28
 80087e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80087ea:	2300      	movs	r3, #0
 80087ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80087ee:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80087f0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80087f2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80087f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80087f6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80087f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80087fa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80087fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80087fe:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008802:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008804:	68fa      	ldr	r2, [r7, #12]
 8008806:	4313      	orrs	r3, r2
 8008808:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008812:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008816:	68fa      	ldr	r2, [r7, #12]
 8008818:	431a      	orrs	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3714      	adds	r7, #20
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	b004      	add	sp, #16
 800882c:	4770      	bx	lr

0800882e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800882e:	b480      	push	{r7}
 8008830:	b083      	sub	sp, #12
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800883c:	4618      	mov	r0, r3
 800883e:	370c      	adds	r7, #12
 8008840:	46bd      	mov	sp, r7
 8008842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008846:	4770      	bx	lr

08008848 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008848:	b480      	push	{r7}
 800884a:	b083      	sub	sp, #12
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	370c      	adds	r7, #12
 8008862:	46bd      	mov	sp, r7
 8008864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008868:	4770      	bx	lr

0800886a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800886a:	b580      	push	{r7, lr}
 800886c:	b082      	sub	sp, #8
 800886e:	af00      	add	r7, sp, #0
 8008870:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2203      	movs	r2, #3
 8008876:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008878:	2002      	movs	r0, #2
 800887a:	f7fb f8bb 	bl	80039f4 <HAL_Delay>
  
  return HAL_OK;
 800887e:	2300      	movs	r3, #0
}
 8008880:	4618      	mov	r0, r3
 8008882:	3708      	adds	r7, #8
 8008884:	46bd      	mov	sp, r7
 8008886:	bd80      	pop	{r7, pc}

08008888 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f003 0303 	and.w	r3, r3, #3
}
 8008898:	4618      	mov	r0, r3
 800889a:	370c      	adds	r7, #12
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr

080088a4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
 80088ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80088ae:	2300      	movs	r3, #0
 80088b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80088b2:	683b      	ldr	r3, [r7, #0]
 80088b4:	681a      	ldr	r2, [r3, #0]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80088c2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80088c8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80088ce:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80088d0:	68fa      	ldr	r2, [r7, #12]
 80088d2:	4313      	orrs	r3, r2
 80088d4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80088de:	f023 030f 	bic.w	r3, r3, #15
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	431a      	orrs	r2, r3
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80088ea:	2300      	movs	r3, #0
}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3714      	adds	r7, #20
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	691b      	ldr	r3, [r3, #16]
 8008904:	b2db      	uxtb	r3, r3
}
 8008906:	4618      	mov	r0, r3
 8008908:	370c      	adds	r7, #12
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr

08008912 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008912:	b480      	push	{r7}
 8008914:	b085      	sub	sp, #20
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	3314      	adds	r3, #20
 8008920:	461a      	mov	r2, r3
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	4413      	add	r3, r2
 8008926:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
}  
 800892c:	4618      	mov	r0, r3
 800892e:	3714      	adds	r7, #20
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008942:	2300      	movs	r3, #0
 8008944:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	685a      	ldr	r2, [r3, #4]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800895e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008964:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800896a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800896c:	68fa      	ldr	r2, [r7, #12]
 800896e:	4313      	orrs	r3, r2
 8008970:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008976:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	431a      	orrs	r2, r3
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008982:	2300      	movs	r3, #0

}
 8008984:	4618      	mov	r0, r3
 8008986:	3714      	adds	r7, #20
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008990:	b580      	push	{r7, lr}
 8008992:	b088      	sub	sp, #32
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
 8008998:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800899e:	2310      	movs	r3, #16
 80089a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80089a2:	2340      	movs	r3, #64	; 0x40
 80089a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089a6:	2300      	movs	r3, #0
 80089a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089b0:	f107 0308 	add.w	r3, r7, #8
 80089b4:	4619      	mov	r1, r3
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f7ff ff74 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80089bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80089c0:	2110      	movs	r1, #16
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 fa40 	bl	8008e48 <SDMMC_GetCmdResp1>
 80089c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80089ca:	69fb      	ldr	r3, [r7, #28]
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3720      	adds	r7, #32
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b088      	sub	sp, #32
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80089e2:	2311      	movs	r3, #17
 80089e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80089e6:	2340      	movs	r3, #64	; 0x40
 80089e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80089ea:	2300      	movs	r3, #0
 80089ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80089ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80089f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80089f4:	f107 0308 	add.w	r3, r7, #8
 80089f8:	4619      	mov	r1, r3
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f7ff ff52 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a04:	2111      	movs	r1, #17
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f000 fa1e 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008a0c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a0e:	69fb      	ldr	r3, [r7, #28]
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	3720      	adds	r7, #32
 8008a14:	46bd      	mov	sp, r7
 8008a16:	bd80      	pop	{r7, pc}

08008a18 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b088      	sub	sp, #32
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008a22:	683b      	ldr	r3, [r7, #0]
 8008a24:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008a26:	2312      	movs	r3, #18
 8008a28:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a2a:	2340      	movs	r3, #64	; 0x40
 8008a2c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a36:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a38:	f107 0308 	add.w	r3, r7, #8
 8008a3c:	4619      	mov	r1, r3
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f7ff ff30 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008a44:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a48:	2112      	movs	r1, #18
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f9fc 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008a50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a52:	69fb      	ldr	r3, [r7, #28]
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3720      	adds	r7, #32
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	bd80      	pop	{r7, pc}

08008a5c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b088      	sub	sp, #32
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
 8008a64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008a6a:	2318      	movs	r3, #24
 8008a6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008a6e:	2340      	movs	r3, #64	; 0x40
 8008a70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008a72:	2300      	movs	r3, #0
 8008a74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008a76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008a7c:	f107 0308 	add.w	r3, r7, #8
 8008a80:	4619      	mov	r1, r3
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f7ff ff0e 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a8c:	2118      	movs	r1, #24
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 f9da 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008a94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008a96:	69fb      	ldr	r3, [r7, #28]
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	3720      	adds	r7, #32
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	bd80      	pop	{r7, pc}

08008aa0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b088      	sub	sp, #32
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008aae:	2319      	movs	r3, #25
 8008ab0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ab2:	2340      	movs	r3, #64	; 0x40
 8008ab4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008aba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008abe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ac0:	f107 0308 	add.w	r3, r7, #8
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f7ff feec 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008acc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ad0:	2119      	movs	r1, #25
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 f9b8 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008ad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ada:	69fb      	ldr	r3, [r7, #28]
}
 8008adc:	4618      	mov	r0, r3
 8008ade:	3720      	adds	r7, #32
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}

08008ae4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b088      	sub	sp, #32
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008aec:	2300      	movs	r3, #0
 8008aee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008af0:	230c      	movs	r3, #12
 8008af2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008af4:	2340      	movs	r3, #64	; 0x40
 8008af6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008af8:	2300      	movs	r3, #0
 8008afa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b00:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b02:	f107 0308 	add.w	r3, r7, #8
 8008b06:	4619      	mov	r1, r3
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fecb 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8008b0e:	4a05      	ldr	r2, [pc, #20]	; (8008b24 <SDMMC_CmdStopTransfer+0x40>)
 8008b10:	210c      	movs	r1, #12
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f998 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008b18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b1a:	69fb      	ldr	r3, [r7, #28]
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3720      	adds	r7, #32
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}
 8008b24:	05f5e100 	.word	0x05f5e100

08008b28 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b08a      	sub	sp, #40	; 0x28
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008b38:	2307      	movs	r3, #7
 8008b3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008b3c:	2340      	movs	r3, #64	; 0x40
 8008b3e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b40:	2300      	movs	r3, #0
 8008b42:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b48:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b4a:	f107 0310 	add.w	r3, r7, #16
 8008b4e:	4619      	mov	r1, r3
 8008b50:	68f8      	ldr	r0, [r7, #12]
 8008b52:	f7ff fea7 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b5a:	2107      	movs	r1, #7
 8008b5c:	68f8      	ldr	r0, [r7, #12]
 8008b5e:	f000 f973 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008b62:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3728      	adds	r7, #40	; 0x28
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}

08008b6e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008b6e:	b580      	push	{r7, lr}
 8008b70:	b088      	sub	sp, #32
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008b76:	2300      	movs	r3, #0
 8008b78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008b82:	2300      	movs	r3, #0
 8008b84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008b86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008b8a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008b8c:	f107 0308 	add.w	r3, r7, #8
 8008b90:	4619      	mov	r1, r3
 8008b92:	6878      	ldr	r0, [r7, #4]
 8008b94:	f7ff fe86 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 f92d 	bl	8008df8 <SDMMC_GetCmdError>
 8008b9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ba0:	69fb      	ldr	r3, [r7, #28]
}
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	3720      	adds	r7, #32
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b088      	sub	sp, #32
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008bb2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008bb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008bb8:	2308      	movs	r3, #8
 8008bba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008bbc:	2340      	movs	r3, #64	; 0x40
 8008bbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008bc8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008bca:	f107 0308 	add.w	r3, r7, #8
 8008bce:	4619      	mov	r1, r3
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f7ff fe67 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 fb16 	bl	8009208 <SDMMC_GetCmdResp7>
 8008bdc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bde:	69fb      	ldr	r3, [r7, #28]
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	3720      	adds	r7, #32
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008be8:	b580      	push	{r7, lr}
 8008bea:	b088      	sub	sp, #32
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008bf6:	2337      	movs	r3, #55	; 0x37
 8008bf8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008bfa:	2340      	movs	r3, #64	; 0x40
 8008bfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c06:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c08:	f107 0308 	add.w	r3, r7, #8
 8008c0c:	4619      	mov	r1, r3
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7ff fe48 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c18:	2137      	movs	r1, #55	; 0x37
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 f914 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008c20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c22:	69fb      	ldr	r3, [r7, #28]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3720      	adds	r7, #32
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b088      	sub	sp, #32
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008c40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008c42:	2329      	movs	r3, #41	; 0x29
 8008c44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c46:	2340      	movs	r3, #64	; 0x40
 8008c48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c54:	f107 0308 	add.w	r3, r7, #8
 8008c58:	4619      	mov	r1, r3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f7ff fe22 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 fa23 	bl	80090ac <SDMMC_GetCmdResp3>
 8008c66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008c68:	69fb      	ldr	r3, [r7, #28]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3720      	adds	r7, #32
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b088      	sub	sp, #32
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008c80:	2306      	movs	r3, #6
 8008c82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008c84:	2340      	movs	r3, #64	; 0x40
 8008c86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008c88:	2300      	movs	r3, #0
 8008c8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008c92:	f107 0308 	add.w	r3, r7, #8
 8008c96:	4619      	mov	r1, r3
 8008c98:	6878      	ldr	r0, [r7, #4]
 8008c9a:	f7ff fe03 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8008c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ca2:	2106      	movs	r1, #6
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f8cf 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008caa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cac:	69fb      	ldr	r3, [r7, #28]
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	3720      	adds	r7, #32
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	bd80      	pop	{r7, pc}

08008cb6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8008cb6:	b580      	push	{r7, lr}
 8008cb8:	b088      	sub	sp, #32
 8008cba:	af00      	add	r7, sp, #0
 8008cbc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008cbe:	2300      	movs	r3, #0
 8008cc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008cc2:	2333      	movs	r3, #51	; 0x33
 8008cc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008cc6:	2340      	movs	r3, #64	; 0x40
 8008cc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008cd4:	f107 0308 	add.w	r3, r7, #8
 8008cd8:	4619      	mov	r1, r3
 8008cda:	6878      	ldr	r0, [r7, #4]
 8008cdc:	f7ff fde2 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8008ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ce4:	2133      	movs	r1, #51	; 0x33
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 f8ae 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008cec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cee:	69fb      	ldr	r3, [r7, #28]
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3720      	adds	r7, #32
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b088      	sub	sp, #32
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008d00:	2300      	movs	r3, #0
 8008d02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008d04:	2302      	movs	r3, #2
 8008d06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008d08:	23c0      	movs	r3, #192	; 0xc0
 8008d0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d0c:	2300      	movs	r3, #0
 8008d0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d14:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d16:	f107 0308 	add.w	r3, r7, #8
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6878      	ldr	r0, [r7, #4]
 8008d1e:	f7ff fdc1 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 f97c 	bl	8009020 <SDMMC_GetCmdResp2>
 8008d28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d2a:	69fb      	ldr	r3, [r7, #28]
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3720      	adds	r7, #32
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}

08008d34 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b088      	sub	sp, #32
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008d42:	2309      	movs	r3, #9
 8008d44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008d46:	23c0      	movs	r3, #192	; 0xc0
 8008d48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d54:	f107 0308 	add.w	r3, r7, #8
 8008d58:	4619      	mov	r1, r3
 8008d5a:	6878      	ldr	r0, [r7, #4]
 8008d5c:	f7ff fda2 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f000 f95d 	bl	8009020 <SDMMC_GetCmdResp2>
 8008d66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d68:	69fb      	ldr	r3, [r7, #28]
}
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	3720      	adds	r7, #32
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	bd80      	pop	{r7, pc}

08008d72 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8008d72:	b580      	push	{r7, lr}
 8008d74:	b088      	sub	sp, #32
 8008d76:	af00      	add	r7, sp, #0
 8008d78:	6078      	str	r0, [r7, #4]
 8008d7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008d80:	2303      	movs	r3, #3
 8008d82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008d84:	2340      	movs	r3, #64	; 0x40
 8008d86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008d88:	2300      	movs	r3, #0
 8008d8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008d8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008d90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008d92:	f107 0308 	add.w	r3, r7, #8
 8008d96:	4619      	mov	r1, r3
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f7ff fd83 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008d9e:	683a      	ldr	r2, [r7, #0]
 8008da0:	2103      	movs	r1, #3
 8008da2:	6878      	ldr	r0, [r7, #4]
 8008da4:	f000 f9bc 	bl	8009120 <SDMMC_GetCmdResp6>
 8008da8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008daa:	69fb      	ldr	r3, [r7, #28]
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3720      	adds	r7, #32
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}

08008db4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b088      	sub	sp, #32
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008dc2:	230d      	movs	r3, #13
 8008dc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008dc6:	2340      	movs	r3, #64	; 0x40
 8008dc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008dd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008dd4:	f107 0308 	add.w	r3, r7, #8
 8008dd8:	4619      	mov	r1, r3
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f7ff fd62 	bl	80088a4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8008de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008de4:	210d      	movs	r1, #13
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 f82e 	bl	8008e48 <SDMMC_GetCmdResp1>
 8008dec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008dee:	69fb      	ldr	r3, [r7, #28]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3720      	adds	r7, #32
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008df8:	b490      	push	{r4, r7}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008e00:	4b0f      	ldr	r3, [pc, #60]	; (8008e40 <SDMMC_GetCmdError+0x48>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4a0f      	ldr	r2, [pc, #60]	; (8008e44 <SDMMC_GetCmdError+0x4c>)
 8008e06:	fba2 2303 	umull	r2, r3, r2, r3
 8008e0a:	0a5b      	lsrs	r3, r3, #9
 8008e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e10:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008e14:	4623      	mov	r3, r4
 8008e16:	1e5c      	subs	r4, r3, #1
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d102      	bne.n	8008e22 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008e20:	e009      	b.n	8008e36 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d0f2      	beq.n	8008e14 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	22c5      	movs	r2, #197	; 0xc5
 8008e32:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8008e34:	2300      	movs	r3, #0
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3708      	adds	r7, #8
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bc90      	pop	{r4, r7}
 8008e3e:	4770      	bx	lr
 8008e40:	20000110 	.word	0x20000110
 8008e44:	10624dd3 	.word	0x10624dd3

08008e48 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008e48:	b590      	push	{r4, r7, lr}
 8008e4a:	b087      	sub	sp, #28
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	460b      	mov	r3, r1
 8008e52:	607a      	str	r2, [r7, #4]
 8008e54:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008e56:	4b6f      	ldr	r3, [pc, #444]	; (8009014 <SDMMC_GetCmdResp1+0x1cc>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a6f      	ldr	r2, [pc, #444]	; (8009018 <SDMMC_GetCmdResp1+0x1d0>)
 8008e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e60:	0a5b      	lsrs	r3, r3, #9
 8008e62:	687a      	ldr	r2, [r7, #4]
 8008e64:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8008e68:	4623      	mov	r3, r4
 8008e6a:	1e5c      	subs	r4, r3, #1
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d102      	bne.n	8008e76 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008e70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008e74:	e0c9      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e7a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d0f0      	beq.n	8008e68 <SDMMC_GetCmdResp1+0x20>
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d1eb      	bne.n	8008e68 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e94:	f003 0304 	and.w	r3, r3, #4
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d004      	beq.n	8008ea6 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	2204      	movs	r2, #4
 8008ea0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008ea2:	2304      	movs	r3, #4
 8008ea4:	e0b1      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008eaa:	f003 0301 	and.w	r3, r3, #1
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d004      	beq.n	8008ebc <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e0a6      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	22c5      	movs	r2, #197	; 0xc5
 8008ec0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008ec2:	68f8      	ldr	r0, [r7, #12]
 8008ec4:	f7ff fd18 	bl	80088f8 <SDIO_GetCommandResponse>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	461a      	mov	r2, r3
 8008ecc:	7afb      	ldrb	r3, [r7, #11]
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d001      	beq.n	8008ed6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008ed2:	2301      	movs	r3, #1
 8008ed4:	e099      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	68f8      	ldr	r0, [r7, #12]
 8008eda:	f7ff fd1a 	bl	8008912 <SDIO_GetResponse>
 8008ede:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008ee0:	693a      	ldr	r2, [r7, #16]
 8008ee2:	4b4e      	ldr	r3, [pc, #312]	; (800901c <SDMMC_GetCmdResp1+0x1d4>)
 8008ee4:	4013      	ands	r3, r2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d101      	bne.n	8008eee <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8008eea:	2300      	movs	r3, #0
 8008eec:	e08d      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	da02      	bge.n	8008efa <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008ef4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008ef8:	e087      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8008efa:	693b      	ldr	r3, [r7, #16]
 8008efc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d001      	beq.n	8008f08 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008f04:	2340      	movs	r3, #64	; 0x40
 8008f06:	e080      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8008f08:	693b      	ldr	r3, [r7, #16]
 8008f0a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d001      	beq.n	8008f16 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8008f12:	2380      	movs	r3, #128	; 0x80
 8008f14:	e079      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d002      	beq.n	8008f26 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8008f20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f24:	e071      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d002      	beq.n	8008f36 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8008f30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f34:	e069      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d002      	beq.n	8008f46 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008f40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f44:	e061      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008f46:	693b      	ldr	r3, [r7, #16]
 8008f48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d002      	beq.n	8008f56 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008f50:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008f54:	e059      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d002      	beq.n	8008f66 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f64:	e051      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d002      	beq.n	8008f76 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008f70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008f74:	e049      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d002      	beq.n	8008f86 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008f80:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008f84:	e041      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d002      	beq.n	8008f96 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8008f90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f94:	e039      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d002      	beq.n	8008fa6 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008fa0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008fa4:	e031      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d002      	beq.n	8008fb6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008fb0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008fb4:	e029      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d002      	beq.n	8008fc6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008fc0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008fc4:	e021      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d002      	beq.n	8008fd6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008fd0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008fd4:	e019      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d002      	beq.n	8008fe6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008fe0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008fe4:	e011      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d002      	beq.n	8008ff6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008ff0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008ff4:	e009      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	f003 0308 	and.w	r3, r3, #8
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d002      	beq.n	8009006 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009000:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009004:	e001      	b.n	800900a <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800900a:	4618      	mov	r0, r3
 800900c:	371c      	adds	r7, #28
 800900e:	46bd      	mov	sp, r7
 8009010:	bd90      	pop	{r4, r7, pc}
 8009012:	bf00      	nop
 8009014:	20000110 	.word	0x20000110
 8009018:	10624dd3 	.word	0x10624dd3
 800901c:	fdffe008 	.word	0xfdffe008

08009020 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009020:	b490      	push	{r4, r7}
 8009022:	b084      	sub	sp, #16
 8009024:	af00      	add	r7, sp, #0
 8009026:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009028:	4b1e      	ldr	r3, [pc, #120]	; (80090a4 <SDMMC_GetCmdResp2+0x84>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4a1e      	ldr	r2, [pc, #120]	; (80090a8 <SDMMC_GetCmdResp2+0x88>)
 800902e:	fba2 2303 	umull	r2, r3, r2, r3
 8009032:	0a5b      	lsrs	r3, r3, #9
 8009034:	f241 3288 	movw	r2, #5000	; 0x1388
 8009038:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800903c:	4623      	mov	r3, r4
 800903e:	1e5c      	subs	r4, r3, #1
 8009040:	2b00      	cmp	r3, #0
 8009042:	d102      	bne.n	800904a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009044:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009048:	e026      	b.n	8009098 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800904e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009056:	2b00      	cmp	r3, #0
 8009058:	d0f0      	beq.n	800903c <SDMMC_GetCmdResp2+0x1c>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009060:	2b00      	cmp	r3, #0
 8009062:	d1eb      	bne.n	800903c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009068:	f003 0304 	and.w	r3, r3, #4
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	2204      	movs	r2, #4
 8009074:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009076:	2304      	movs	r3, #4
 8009078:	e00e      	b.n	8009098 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800907e:	f003 0301 	and.w	r3, r3, #1
 8009082:	2b00      	cmp	r3, #0
 8009084:	d004      	beq.n	8009090 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	2201      	movs	r2, #1
 800908a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800908c:	2301      	movs	r3, #1
 800908e:	e003      	b.n	8009098 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	22c5      	movs	r2, #197	; 0xc5
 8009094:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009096:	2300      	movs	r3, #0
}
 8009098:	4618      	mov	r0, r3
 800909a:	3710      	adds	r7, #16
 800909c:	46bd      	mov	sp, r7
 800909e:	bc90      	pop	{r4, r7}
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop
 80090a4:	20000110 	.word	0x20000110
 80090a8:	10624dd3 	.word	0x10624dd3

080090ac <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80090ac:	b490      	push	{r4, r7}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80090b4:	4b18      	ldr	r3, [pc, #96]	; (8009118 <SDMMC_GetCmdResp3+0x6c>)
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4a18      	ldr	r2, [pc, #96]	; (800911c <SDMMC_GetCmdResp3+0x70>)
 80090ba:	fba2 2303 	umull	r2, r3, r2, r3
 80090be:	0a5b      	lsrs	r3, r3, #9
 80090c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80090c4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80090c8:	4623      	mov	r3, r4
 80090ca:	1e5c      	subs	r4, r3, #1
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d102      	bne.n	80090d6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80090d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80090d4:	e01b      	b.n	800910e <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090da:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	d0f0      	beq.n	80090c8 <SDMMC_GetCmdResp3+0x1c>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d1eb      	bne.n	80090c8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80090f4:	f003 0304 	and.w	r3, r3, #4
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d004      	beq.n	8009106 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2204      	movs	r2, #4
 8009100:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009102:	2304      	movs	r3, #4
 8009104:	e003      	b.n	800910e <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	22c5      	movs	r2, #197	; 0xc5
 800910a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800910c:	2300      	movs	r3, #0
}
 800910e:	4618      	mov	r0, r3
 8009110:	3710      	adds	r7, #16
 8009112:	46bd      	mov	sp, r7
 8009114:	bc90      	pop	{r4, r7}
 8009116:	4770      	bx	lr
 8009118:	20000110 	.word	0x20000110
 800911c:	10624dd3 	.word	0x10624dd3

08009120 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009120:	b590      	push	{r4, r7, lr}
 8009122:	b087      	sub	sp, #28
 8009124:	af00      	add	r7, sp, #0
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	460b      	mov	r3, r1
 800912a:	607a      	str	r2, [r7, #4]
 800912c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800912e:	4b34      	ldr	r3, [pc, #208]	; (8009200 <SDMMC_GetCmdResp6+0xe0>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a34      	ldr	r2, [pc, #208]	; (8009204 <SDMMC_GetCmdResp6+0xe4>)
 8009134:	fba2 2303 	umull	r2, r3, r2, r3
 8009138:	0a5b      	lsrs	r3, r3, #9
 800913a:	f241 3288 	movw	r2, #5000	; 0x1388
 800913e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009142:	4623      	mov	r3, r4
 8009144:	1e5c      	subs	r4, r3, #1
 8009146:	2b00      	cmp	r3, #0
 8009148:	d102      	bne.n	8009150 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800914a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800914e:	e052      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009154:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009156:	697b      	ldr	r3, [r7, #20]
 8009158:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800915c:	2b00      	cmp	r3, #0
 800915e:	d0f0      	beq.n	8009142 <SDMMC_GetCmdResp6+0x22>
 8009160:	697b      	ldr	r3, [r7, #20]
 8009162:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009166:	2b00      	cmp	r3, #0
 8009168:	d1eb      	bne.n	8009142 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800916e:	f003 0304 	and.w	r3, r3, #4
 8009172:	2b00      	cmp	r3, #0
 8009174:	d004      	beq.n	8009180 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2204      	movs	r2, #4
 800917a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800917c:	2304      	movs	r3, #4
 800917e:	e03a      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009184:	f003 0301 	and.w	r3, r3, #1
 8009188:	2b00      	cmp	r3, #0
 800918a:	d004      	beq.n	8009196 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	2201      	movs	r2, #1
 8009190:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009192:	2301      	movs	r3, #1
 8009194:	e02f      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009196:	68f8      	ldr	r0, [r7, #12]
 8009198:	f7ff fbae 	bl	80088f8 <SDIO_GetCommandResponse>
 800919c:	4603      	mov	r3, r0
 800919e:	461a      	mov	r2, r3
 80091a0:	7afb      	ldrb	r3, [r7, #11]
 80091a2:	4293      	cmp	r3, r2
 80091a4:	d001      	beq.n	80091aa <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e025      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	22c5      	movs	r2, #197	; 0xc5
 80091ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80091b0:	2100      	movs	r1, #0
 80091b2:	68f8      	ldr	r0, [r7, #12]
 80091b4:	f7ff fbad 	bl	8008912 <SDIO_GetResponse>
 80091b8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d106      	bne.n	80091d2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	0c1b      	lsrs	r3, r3, #16
 80091c8:	b29a      	uxth	r2, r3
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80091ce:	2300      	movs	r3, #0
 80091d0:	e011      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d002      	beq.n	80091e2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80091dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091e0:	e009      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d002      	beq.n	80091f2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80091ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80091f0:	e001      	b.n	80091f6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80091f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	371c      	adds	r7, #28
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd90      	pop	{r4, r7, pc}
 80091fe:	bf00      	nop
 8009200:	20000110 	.word	0x20000110
 8009204:	10624dd3 	.word	0x10624dd3

08009208 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009208:	b490      	push	{r4, r7}
 800920a:	b084      	sub	sp, #16
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009210:	4b21      	ldr	r3, [pc, #132]	; (8009298 <SDMMC_GetCmdResp7+0x90>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a21      	ldr	r2, [pc, #132]	; (800929c <SDMMC_GetCmdResp7+0x94>)
 8009216:	fba2 2303 	umull	r2, r3, r2, r3
 800921a:	0a5b      	lsrs	r3, r3, #9
 800921c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009220:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009224:	4623      	mov	r3, r4
 8009226:	1e5c      	subs	r4, r3, #1
 8009228:	2b00      	cmp	r3, #0
 800922a:	d102      	bne.n	8009232 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800922c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009230:	e02c      	b.n	800928c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009236:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0f0      	beq.n	8009224 <SDMMC_GetCmdResp7+0x1c>
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009248:	2b00      	cmp	r3, #0
 800924a:	d1eb      	bne.n	8009224 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009250:	f003 0304 	and.w	r3, r3, #4
 8009254:	2b00      	cmp	r3, #0
 8009256:	d004      	beq.n	8009262 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2204      	movs	r2, #4
 800925c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800925e:	2304      	movs	r3, #4
 8009260:	e014      	b.n	800928c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009266:	f003 0301 	and.w	r3, r3, #1
 800926a:	2b00      	cmp	r3, #0
 800926c:	d004      	beq.n	8009278 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2201      	movs	r2, #1
 8009272:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009274:	2301      	movs	r3, #1
 8009276:	e009      	b.n	800928c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800927c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009280:	2b00      	cmp	r3, #0
 8009282:	d002      	beq.n	800928a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2240      	movs	r2, #64	; 0x40
 8009288:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800928a:	2300      	movs	r3, #0
  
}
 800928c:	4618      	mov	r0, r3
 800928e:	3710      	adds	r7, #16
 8009290:	46bd      	mov	sp, r7
 8009292:	bc90      	pop	{r4, r7}
 8009294:	4770      	bx	lr
 8009296:	bf00      	nop
 8009298:	20000110 	.word	0x20000110
 800929c:	10624dd3 	.word	0x10624dd3

080092a0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80092a0:	b580      	push	{r7, lr}
 80092a2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80092a4:	4904      	ldr	r1, [pc, #16]	; (80092b8 <MX_FATFS_Init+0x18>)
 80092a6:	4805      	ldr	r0, [pc, #20]	; (80092bc <MX_FATFS_Init+0x1c>)
 80092a8:	f000 f9ec 	bl	8009684 <FATFS_LinkDriver>
 80092ac:	4603      	mov	r3, r0
 80092ae:	461a      	mov	r2, r3
 80092b0:	4b03      	ldr	r3, [pc, #12]	; (80092c0 <MX_FATFS_Init+0x20>)
 80092b2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80092b4:	bf00      	nop
 80092b6:	bd80      	pop	{r7, pc}
 80092b8:	20000b34 	.word	0x20000b34
 80092bc:	0800c0d4 	.word	0x0800c0d4
 80092c0:	20000b30 	.word	0x20000b30

080092c4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b082      	sub	sp, #8
 80092c8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80092ca:	2300      	movs	r3, #0
 80092cc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80092ce:	f000 f879 	bl	80093c4 <BSP_SD_IsDetected>
 80092d2:	4603      	mov	r3, r0
 80092d4:	2b01      	cmp	r3, #1
 80092d6:	d001      	beq.n	80092dc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80092d8:	2301      	movs	r3, #1
 80092da:	e012      	b.n	8009302 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80092dc:	480b      	ldr	r0, [pc, #44]	; (800930c <BSP_SD_Init+0x48>)
 80092de:	f7fd fbab 	bl	8006a38 <HAL_SD_Init>
 80092e2:	4603      	mov	r3, r0
 80092e4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80092e6:	79fb      	ldrb	r3, [r7, #7]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d109      	bne.n	8009300 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80092ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80092f0:	4806      	ldr	r0, [pc, #24]	; (800930c <BSP_SD_Init+0x48>)
 80092f2:	f7fe f99d 	bl	8007630 <HAL_SD_ConfigWideBusOperation>
 80092f6:	4603      	mov	r3, r0
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d001      	beq.n	8009300 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80092fc:	2301      	movs	r3, #1
 80092fe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009300:	79fb      	ldrb	r3, [r7, #7]
}
 8009302:	4618      	mov	r0, r3
 8009304:	3708      	adds	r7, #8
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	200009f8 	.word	0x200009f8

08009310 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b088      	sub	sp, #32
 8009314:	af02      	add	r7, sp, #8
 8009316:	60f8      	str	r0, [r7, #12]
 8009318:	60b9      	str	r1, [r7, #8]
 800931a:	607a      	str	r2, [r7, #4]
 800931c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800931e:	2300      	movs	r3, #0
 8009320:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	9300      	str	r3, [sp, #0]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	68ba      	ldr	r2, [r7, #8]
 800932a:	68f9      	ldr	r1, [r7, #12]
 800932c:	4806      	ldr	r0, [pc, #24]	; (8009348 <BSP_SD_ReadBlocks+0x38>)
 800932e:	f7fd fc13 	bl	8006b58 <HAL_SD_ReadBlocks>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d001      	beq.n	800933c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009338:	2301      	movs	r3, #1
 800933a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800933c:	7dfb      	ldrb	r3, [r7, #23]
}
 800933e:	4618      	mov	r0, r3
 8009340:	3718      	adds	r7, #24
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
 8009346:	bf00      	nop
 8009348:	200009f8 	.word	0x200009f8

0800934c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b088      	sub	sp, #32
 8009350:	af02      	add	r7, sp, #8
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
 8009358:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800935a:	2300      	movs	r3, #0
 800935c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	68ba      	ldr	r2, [r7, #8]
 8009366:	68f9      	ldr	r1, [r7, #12]
 8009368:	4806      	ldr	r0, [pc, #24]	; (8009384 <BSP_SD_WriteBlocks+0x38>)
 800936a:	f7fd fdef 	bl	8006f4c <HAL_SD_WriteBlocks>
 800936e:	4603      	mov	r3, r0
 8009370:	2b00      	cmp	r3, #0
 8009372:	d001      	beq.n	8009378 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009378:	7dfb      	ldrb	r3, [r7, #23]
}
 800937a:	4618      	mov	r0, r3
 800937c:	3718      	adds	r7, #24
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
 8009382:	bf00      	nop
 8009384:	200009f8 	.word	0x200009f8

08009388 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800938c:	4805      	ldr	r0, [pc, #20]	; (80093a4 <BSP_SD_GetCardState+0x1c>)
 800938e:	f7fe f9cb 	bl	8007728 <HAL_SD_GetCardState>
 8009392:	4603      	mov	r3, r0
 8009394:	2b04      	cmp	r3, #4
 8009396:	bf14      	ite	ne
 8009398:	2301      	movne	r3, #1
 800939a:	2300      	moveq	r3, #0
 800939c:	b2db      	uxtb	r3, r3
}
 800939e:	4618      	mov	r0, r3
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	200009f8 	.word	0x200009f8

080093a8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80093b0:	6879      	ldr	r1, [r7, #4]
 80093b2:	4803      	ldr	r0, [pc, #12]	; (80093c0 <BSP_SD_GetCardInfo+0x18>)
 80093b4:	f7fe f910 	bl	80075d8 <HAL_SD_GetCardInfo>
}
 80093b8:	bf00      	nop
 80093ba:	3708      	adds	r7, #8
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}
 80093c0:	200009f8 	.word	0x200009f8

080093c4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80093ca:	2301      	movs	r3, #1
 80093cc:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80093ce:	f000 f80b 	bl	80093e8 <BSP_PlatformIsDetected>
 80093d2:	4603      	mov	r3, r0
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d101      	bne.n	80093dc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80093d8:	2300      	movs	r3, #0
 80093da:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80093dc:	79fb      	ldrb	r3, [r7, #7]
 80093de:	b2db      	uxtb	r3, r3
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	3708      	adds	r7, #8
 80093e4:	46bd      	mov	sp, r7
 80093e6:	bd80      	pop	{r7, pc}

080093e8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b082      	sub	sp, #8
 80093ec:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80093ee:	2301      	movs	r3, #1
 80093f0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80093f2:	2101      	movs	r1, #1
 80093f4:	480a      	ldr	r0, [pc, #40]	; (8009420 <BSP_PlatformIsDetected+0x38>)
 80093f6:	f7fb fde7 	bl	8004fc8 <HAL_GPIO_ReadPin>
 80093fa:	4603      	mov	r3, r0
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d001      	beq.n	8009404 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8009400:	2300      	movs	r3, #0
 8009402:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    if (status == SD_NOT_PRESENT){
 8009404:	79fb      	ldrb	r3, [r7, #7]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d102      	bne.n	8009410 <BSP_PlatformIsDetected+0x28>
    	status = SD_PRESENT;
 800940a:	2301      	movs	r3, #1
 800940c:	71fb      	strb	r3, [r7, #7]
 800940e:	e001      	b.n	8009414 <BSP_PlatformIsDetected+0x2c>
    } else {
    	status = SD_NOT_PRESENT;
 8009410:	2300      	movs	r3, #0
 8009412:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE END 1 */
    return status;
 8009414:	79fb      	ldrb	r3, [r7, #7]
}
 8009416:	4618      	mov	r0, r3
 8009418:	3708      	adds	r7, #8
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}
 800941e:	bf00      	nop
 8009420:	40020c00 	.word	0x40020c00

08009424 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b082      	sub	sp, #8
 8009428:	af00      	add	r7, sp, #0
 800942a:	4603      	mov	r3, r0
 800942c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800942e:	4b0b      	ldr	r3, [pc, #44]	; (800945c <SD_CheckStatus+0x38>)
 8009430:	2201      	movs	r2, #1
 8009432:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009434:	f7ff ffa8 	bl	8009388 <BSP_SD_GetCardState>
 8009438:	4603      	mov	r3, r0
 800943a:	2b00      	cmp	r3, #0
 800943c:	d107      	bne.n	800944e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800943e:	4b07      	ldr	r3, [pc, #28]	; (800945c <SD_CheckStatus+0x38>)
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	b2db      	uxtb	r3, r3
 8009444:	f023 0301 	bic.w	r3, r3, #1
 8009448:	b2da      	uxtb	r2, r3
 800944a:	4b04      	ldr	r3, [pc, #16]	; (800945c <SD_CheckStatus+0x38>)
 800944c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800944e:	4b03      	ldr	r3, [pc, #12]	; (800945c <SD_CheckStatus+0x38>)
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	b2db      	uxtb	r3, r3
}
 8009454:	4618      	mov	r0, r3
 8009456:	3708      	adds	r7, #8
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	2000011d 	.word	0x2000011d

08009460 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b082      	sub	sp, #8
 8009464:	af00      	add	r7, sp, #0
 8009466:	4603      	mov	r3, r0
 8009468:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800946a:	4b0b      	ldr	r3, [pc, #44]	; (8009498 <SD_initialize+0x38>)
 800946c:	2201      	movs	r2, #1
 800946e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009470:	f7ff ff28 	bl	80092c4 <BSP_SD_Init>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d107      	bne.n	800948a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800947a:	79fb      	ldrb	r3, [r7, #7]
 800947c:	4618      	mov	r0, r3
 800947e:	f7ff ffd1 	bl	8009424 <SD_CheckStatus>
 8009482:	4603      	mov	r3, r0
 8009484:	461a      	mov	r2, r3
 8009486:	4b04      	ldr	r3, [pc, #16]	; (8009498 <SD_initialize+0x38>)
 8009488:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800948a:	4b03      	ldr	r3, [pc, #12]	; (8009498 <SD_initialize+0x38>)
 800948c:	781b      	ldrb	r3, [r3, #0]
 800948e:	b2db      	uxtb	r3, r3
}
 8009490:	4618      	mov	r0, r3
 8009492:	3708      	adds	r7, #8
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}
 8009498:	2000011d 	.word	0x2000011d

0800949c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800949c:	b580      	push	{r7, lr}
 800949e:	b082      	sub	sp, #8
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	4603      	mov	r3, r0
 80094a4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80094a6:	79fb      	ldrb	r3, [r7, #7]
 80094a8:	4618      	mov	r0, r3
 80094aa:	f7ff ffbb 	bl	8009424 <SD_CheckStatus>
 80094ae:	4603      	mov	r3, r0
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3708      	adds	r7, #8
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b086      	sub	sp, #24
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60b9      	str	r1, [r7, #8]
 80094c0:	607a      	str	r2, [r7, #4]
 80094c2:	603b      	str	r3, [r7, #0]
 80094c4:	4603      	mov	r3, r0
 80094c6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80094c8:	2301      	movs	r3, #1
 80094ca:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 80094cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80094d0:	683a      	ldr	r2, [r7, #0]
 80094d2:	6879      	ldr	r1, [r7, #4]
 80094d4:	68b8      	ldr	r0, [r7, #8]
 80094d6:	f7ff ff1b 	bl	8009310 <BSP_SD_ReadBlocks>
 80094da:	4603      	mov	r3, r0
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d107      	bne.n	80094f0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 80094e0:	bf00      	nop
 80094e2:	f7ff ff51 	bl	8009388 <BSP_SD_GetCardState>
 80094e6:	4603      	mov	r3, r0
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d1fa      	bne.n	80094e2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 80094ec:	2300      	movs	r3, #0
 80094ee:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80094f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3718      	adds	r7, #24
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b086      	sub	sp, #24
 80094fe:	af00      	add	r7, sp, #0
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	607a      	str	r2, [r7, #4]
 8009504:	603b      	str	r3, [r7, #0]
 8009506:	4603      	mov	r3, r0
 8009508:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800950a:	2301      	movs	r3, #1
 800950c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800950e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009512:	683a      	ldr	r2, [r7, #0]
 8009514:	6879      	ldr	r1, [r7, #4]
 8009516:	68b8      	ldr	r0, [r7, #8]
 8009518:	f7ff ff18 	bl	800934c <BSP_SD_WriteBlocks>
 800951c:	4603      	mov	r3, r0
 800951e:	2b00      	cmp	r3, #0
 8009520:	d107      	bne.n	8009532 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8009522:	bf00      	nop
 8009524:	f7ff ff30 	bl	8009388 <BSP_SD_GetCardState>
 8009528:	4603      	mov	r3, r0
 800952a:	2b00      	cmp	r3, #0
 800952c:	d1fa      	bne.n	8009524 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800952e:	2300      	movs	r3, #0
 8009530:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8009532:	7dfb      	ldrb	r3, [r7, #23]
}
 8009534:	4618      	mov	r0, r3
 8009536:	3718      	adds	r7, #24
 8009538:	46bd      	mov	sp, r7
 800953a:	bd80      	pop	{r7, pc}

0800953c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800953c:	b580      	push	{r7, lr}
 800953e:	b08c      	sub	sp, #48	; 0x30
 8009540:	af00      	add	r7, sp, #0
 8009542:	4603      	mov	r3, r0
 8009544:	603a      	str	r2, [r7, #0]
 8009546:	71fb      	strb	r3, [r7, #7]
 8009548:	460b      	mov	r3, r1
 800954a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800954c:	2301      	movs	r3, #1
 800954e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009552:	4b25      	ldr	r3, [pc, #148]	; (80095e8 <SD_ioctl+0xac>)
 8009554:	781b      	ldrb	r3, [r3, #0]
 8009556:	b2db      	uxtb	r3, r3
 8009558:	f003 0301 	and.w	r3, r3, #1
 800955c:	2b00      	cmp	r3, #0
 800955e:	d001      	beq.n	8009564 <SD_ioctl+0x28>
 8009560:	2303      	movs	r3, #3
 8009562:	e03c      	b.n	80095de <SD_ioctl+0xa2>

  switch (cmd)
 8009564:	79bb      	ldrb	r3, [r7, #6]
 8009566:	2b03      	cmp	r3, #3
 8009568:	d834      	bhi.n	80095d4 <SD_ioctl+0x98>
 800956a:	a201      	add	r2, pc, #4	; (adr r2, 8009570 <SD_ioctl+0x34>)
 800956c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009570:	08009581 	.word	0x08009581
 8009574:	08009589 	.word	0x08009589
 8009578:	080095a1 	.word	0x080095a1
 800957c:	080095bb 	.word	0x080095bb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8009580:	2300      	movs	r3, #0
 8009582:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009586:	e028      	b.n	80095da <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8009588:	f107 030c 	add.w	r3, r7, #12
 800958c:	4618      	mov	r0, r3
 800958e:	f7ff ff0b 	bl	80093a8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8009592:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009594:	683b      	ldr	r3, [r7, #0]
 8009596:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8009598:	2300      	movs	r3, #0
 800959a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800959e:	e01c      	b.n	80095da <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80095a0:	f107 030c 	add.w	r3, r7, #12
 80095a4:	4618      	mov	r0, r3
 80095a6:	f7ff feff 	bl	80093a8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80095aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ac:	b29a      	uxth	r2, r3
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80095b2:	2300      	movs	r3, #0
 80095b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80095b8:	e00f      	b.n	80095da <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80095ba:	f107 030c 	add.w	r3, r7, #12
 80095be:	4618      	mov	r0, r3
 80095c0:	f7ff fef2 	bl	80093a8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80095c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c6:	0a5a      	lsrs	r2, r3, #9
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80095cc:	2300      	movs	r3, #0
 80095ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80095d2:	e002      	b.n	80095da <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80095d4:	2304      	movs	r3, #4
 80095d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80095da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3730      	adds	r7, #48	; 0x30
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}
 80095e6:	bf00      	nop
 80095e8:	2000011d 	.word	0x2000011d

080095ec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80095ec:	b480      	push	{r7}
 80095ee:	b087      	sub	sp, #28
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	4613      	mov	r3, r2
 80095f8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80095fa:	2301      	movs	r3, #1
 80095fc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80095fe:	2300      	movs	r3, #0
 8009600:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009602:	4b1f      	ldr	r3, [pc, #124]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 8009604:	7a5b      	ldrb	r3, [r3, #9]
 8009606:	b2db      	uxtb	r3, r3
 8009608:	2b00      	cmp	r3, #0
 800960a:	d131      	bne.n	8009670 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800960c:	4b1c      	ldr	r3, [pc, #112]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 800960e:	7a5b      	ldrb	r3, [r3, #9]
 8009610:	b2db      	uxtb	r3, r3
 8009612:	461a      	mov	r2, r3
 8009614:	4b1a      	ldr	r3, [pc, #104]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 8009616:	2100      	movs	r1, #0
 8009618:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800961a:	4b19      	ldr	r3, [pc, #100]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 800961c:	7a5b      	ldrb	r3, [r3, #9]
 800961e:	b2db      	uxtb	r3, r3
 8009620:	4a17      	ldr	r2, [pc, #92]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	4413      	add	r3, r2
 8009626:	68fa      	ldr	r2, [r7, #12]
 8009628:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800962a:	4b15      	ldr	r3, [pc, #84]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 800962c:	7a5b      	ldrb	r3, [r3, #9]
 800962e:	b2db      	uxtb	r3, r3
 8009630:	461a      	mov	r2, r3
 8009632:	4b13      	ldr	r3, [pc, #76]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 8009634:	4413      	add	r3, r2
 8009636:	79fa      	ldrb	r2, [r7, #7]
 8009638:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800963a:	4b11      	ldr	r3, [pc, #68]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 800963c:	7a5b      	ldrb	r3, [r3, #9]
 800963e:	b2db      	uxtb	r3, r3
 8009640:	1c5a      	adds	r2, r3, #1
 8009642:	b2d1      	uxtb	r1, r2
 8009644:	4a0e      	ldr	r2, [pc, #56]	; (8009680 <FATFS_LinkDriverEx+0x94>)
 8009646:	7251      	strb	r1, [r2, #9]
 8009648:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800964a:	7dbb      	ldrb	r3, [r7, #22]
 800964c:	3330      	adds	r3, #48	; 0x30
 800964e:	b2da      	uxtb	r2, r3
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	3301      	adds	r3, #1
 8009658:	223a      	movs	r2, #58	; 0x3a
 800965a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	3302      	adds	r3, #2
 8009660:	222f      	movs	r2, #47	; 0x2f
 8009662:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	3303      	adds	r3, #3
 8009668:	2200      	movs	r2, #0
 800966a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800966c:	2300      	movs	r3, #0
 800966e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009670:	7dfb      	ldrb	r3, [r7, #23]
}
 8009672:	4618      	mov	r0, r3
 8009674:	371c      	adds	r7, #28
 8009676:	46bd      	mov	sp, r7
 8009678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967c:	4770      	bx	lr
 800967e:	bf00      	nop
 8009680:	20000340 	.word	0x20000340

08009684 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b082      	sub	sp, #8
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800968e:	2200      	movs	r2, #0
 8009690:	6839      	ldr	r1, [r7, #0]
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f7ff ffaa 	bl	80095ec <FATFS_LinkDriverEx>
 8009698:	4603      	mov	r3, r0
}
 800969a:	4618      	mov	r0, r3
 800969c:	3708      	adds	r7, #8
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
	...

080096a4 <__errno>:
 80096a4:	4b01      	ldr	r3, [pc, #4]	; (80096ac <__errno+0x8>)
 80096a6:	6818      	ldr	r0, [r3, #0]
 80096a8:	4770      	bx	lr
 80096aa:	bf00      	nop
 80096ac:	20000120 	.word	0x20000120

080096b0 <__libc_init_array>:
 80096b0:	b570      	push	{r4, r5, r6, lr}
 80096b2:	4e0d      	ldr	r6, [pc, #52]	; (80096e8 <__libc_init_array+0x38>)
 80096b4:	4c0d      	ldr	r4, [pc, #52]	; (80096ec <__libc_init_array+0x3c>)
 80096b6:	1ba4      	subs	r4, r4, r6
 80096b8:	10a4      	asrs	r4, r4, #2
 80096ba:	2500      	movs	r5, #0
 80096bc:	42a5      	cmp	r5, r4
 80096be:	d109      	bne.n	80096d4 <__libc_init_array+0x24>
 80096c0:	4e0b      	ldr	r6, [pc, #44]	; (80096f0 <__libc_init_array+0x40>)
 80096c2:	4c0c      	ldr	r4, [pc, #48]	; (80096f4 <__libc_init_array+0x44>)
 80096c4:	f002 fbac 	bl	800be20 <_init>
 80096c8:	1ba4      	subs	r4, r4, r6
 80096ca:	10a4      	asrs	r4, r4, #2
 80096cc:	2500      	movs	r5, #0
 80096ce:	42a5      	cmp	r5, r4
 80096d0:	d105      	bne.n	80096de <__libc_init_array+0x2e>
 80096d2:	bd70      	pop	{r4, r5, r6, pc}
 80096d4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096d8:	4798      	blx	r3
 80096da:	3501      	adds	r5, #1
 80096dc:	e7ee      	b.n	80096bc <__libc_init_array+0xc>
 80096de:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096e2:	4798      	blx	r3
 80096e4:	3501      	adds	r5, #1
 80096e6:	e7f2      	b.n	80096ce <__libc_init_array+0x1e>
 80096e8:	0800c3b0 	.word	0x0800c3b0
 80096ec:	0800c3b0 	.word	0x0800c3b0
 80096f0:	0800c3b0 	.word	0x0800c3b0
 80096f4:	0800c3b4 	.word	0x0800c3b4

080096f8 <memcpy>:
 80096f8:	b510      	push	{r4, lr}
 80096fa:	1e43      	subs	r3, r0, #1
 80096fc:	440a      	add	r2, r1
 80096fe:	4291      	cmp	r1, r2
 8009700:	d100      	bne.n	8009704 <memcpy+0xc>
 8009702:	bd10      	pop	{r4, pc}
 8009704:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009708:	f803 4f01 	strb.w	r4, [r3, #1]!
 800970c:	e7f7      	b.n	80096fe <memcpy+0x6>

0800970e <memset>:
 800970e:	4402      	add	r2, r0
 8009710:	4603      	mov	r3, r0
 8009712:	4293      	cmp	r3, r2
 8009714:	d100      	bne.n	8009718 <memset+0xa>
 8009716:	4770      	bx	lr
 8009718:	f803 1b01 	strb.w	r1, [r3], #1
 800971c:	e7f9      	b.n	8009712 <memset+0x4>

0800971e <__cvt>:
 800971e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009722:	ec55 4b10 	vmov	r4, r5, d0
 8009726:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009728:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800972c:	2d00      	cmp	r5, #0
 800972e:	460e      	mov	r6, r1
 8009730:	4691      	mov	r9, r2
 8009732:	4619      	mov	r1, r3
 8009734:	bfb8      	it	lt
 8009736:	4622      	movlt	r2, r4
 8009738:	462b      	mov	r3, r5
 800973a:	f027 0720 	bic.w	r7, r7, #32
 800973e:	bfbb      	ittet	lt
 8009740:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009744:	461d      	movlt	r5, r3
 8009746:	2300      	movge	r3, #0
 8009748:	232d      	movlt	r3, #45	; 0x2d
 800974a:	bfb8      	it	lt
 800974c:	4614      	movlt	r4, r2
 800974e:	2f46      	cmp	r7, #70	; 0x46
 8009750:	700b      	strb	r3, [r1, #0]
 8009752:	d004      	beq.n	800975e <__cvt+0x40>
 8009754:	2f45      	cmp	r7, #69	; 0x45
 8009756:	d100      	bne.n	800975a <__cvt+0x3c>
 8009758:	3601      	adds	r6, #1
 800975a:	2102      	movs	r1, #2
 800975c:	e000      	b.n	8009760 <__cvt+0x42>
 800975e:	2103      	movs	r1, #3
 8009760:	ab03      	add	r3, sp, #12
 8009762:	9301      	str	r3, [sp, #4]
 8009764:	ab02      	add	r3, sp, #8
 8009766:	9300      	str	r3, [sp, #0]
 8009768:	4632      	mov	r2, r6
 800976a:	4653      	mov	r3, sl
 800976c:	ec45 4b10 	vmov	d0, r4, r5
 8009770:	f000 fdfa 	bl	800a368 <_dtoa_r>
 8009774:	2f47      	cmp	r7, #71	; 0x47
 8009776:	4680      	mov	r8, r0
 8009778:	d102      	bne.n	8009780 <__cvt+0x62>
 800977a:	f019 0f01 	tst.w	r9, #1
 800977e:	d026      	beq.n	80097ce <__cvt+0xb0>
 8009780:	2f46      	cmp	r7, #70	; 0x46
 8009782:	eb08 0906 	add.w	r9, r8, r6
 8009786:	d111      	bne.n	80097ac <__cvt+0x8e>
 8009788:	f898 3000 	ldrb.w	r3, [r8]
 800978c:	2b30      	cmp	r3, #48	; 0x30
 800978e:	d10a      	bne.n	80097a6 <__cvt+0x88>
 8009790:	2200      	movs	r2, #0
 8009792:	2300      	movs	r3, #0
 8009794:	4620      	mov	r0, r4
 8009796:	4629      	mov	r1, r5
 8009798:	f7f7 f996 	bl	8000ac8 <__aeabi_dcmpeq>
 800979c:	b918      	cbnz	r0, 80097a6 <__cvt+0x88>
 800979e:	f1c6 0601 	rsb	r6, r6, #1
 80097a2:	f8ca 6000 	str.w	r6, [sl]
 80097a6:	f8da 3000 	ldr.w	r3, [sl]
 80097aa:	4499      	add	r9, r3
 80097ac:	2200      	movs	r2, #0
 80097ae:	2300      	movs	r3, #0
 80097b0:	4620      	mov	r0, r4
 80097b2:	4629      	mov	r1, r5
 80097b4:	f7f7 f988 	bl	8000ac8 <__aeabi_dcmpeq>
 80097b8:	b938      	cbnz	r0, 80097ca <__cvt+0xac>
 80097ba:	2230      	movs	r2, #48	; 0x30
 80097bc:	9b03      	ldr	r3, [sp, #12]
 80097be:	454b      	cmp	r3, r9
 80097c0:	d205      	bcs.n	80097ce <__cvt+0xb0>
 80097c2:	1c59      	adds	r1, r3, #1
 80097c4:	9103      	str	r1, [sp, #12]
 80097c6:	701a      	strb	r2, [r3, #0]
 80097c8:	e7f8      	b.n	80097bc <__cvt+0x9e>
 80097ca:	f8cd 900c 	str.w	r9, [sp, #12]
 80097ce:	9b03      	ldr	r3, [sp, #12]
 80097d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097d2:	eba3 0308 	sub.w	r3, r3, r8
 80097d6:	4640      	mov	r0, r8
 80097d8:	6013      	str	r3, [r2, #0]
 80097da:	b004      	add	sp, #16
 80097dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080097e0 <__exponent>:
 80097e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097e2:	2900      	cmp	r1, #0
 80097e4:	4604      	mov	r4, r0
 80097e6:	bfba      	itte	lt
 80097e8:	4249      	neglt	r1, r1
 80097ea:	232d      	movlt	r3, #45	; 0x2d
 80097ec:	232b      	movge	r3, #43	; 0x2b
 80097ee:	2909      	cmp	r1, #9
 80097f0:	f804 2b02 	strb.w	r2, [r4], #2
 80097f4:	7043      	strb	r3, [r0, #1]
 80097f6:	dd20      	ble.n	800983a <__exponent+0x5a>
 80097f8:	f10d 0307 	add.w	r3, sp, #7
 80097fc:	461f      	mov	r7, r3
 80097fe:	260a      	movs	r6, #10
 8009800:	fb91 f5f6 	sdiv	r5, r1, r6
 8009804:	fb06 1115 	mls	r1, r6, r5, r1
 8009808:	3130      	adds	r1, #48	; 0x30
 800980a:	2d09      	cmp	r5, #9
 800980c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009810:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 8009814:	4629      	mov	r1, r5
 8009816:	dc09      	bgt.n	800982c <__exponent+0x4c>
 8009818:	3130      	adds	r1, #48	; 0x30
 800981a:	3b02      	subs	r3, #2
 800981c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009820:	42bb      	cmp	r3, r7
 8009822:	4622      	mov	r2, r4
 8009824:	d304      	bcc.n	8009830 <__exponent+0x50>
 8009826:	1a10      	subs	r0, r2, r0
 8009828:	b003      	add	sp, #12
 800982a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800982c:	4613      	mov	r3, r2
 800982e:	e7e7      	b.n	8009800 <__exponent+0x20>
 8009830:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009834:	f804 2b01 	strb.w	r2, [r4], #1
 8009838:	e7f2      	b.n	8009820 <__exponent+0x40>
 800983a:	2330      	movs	r3, #48	; 0x30
 800983c:	4419      	add	r1, r3
 800983e:	7083      	strb	r3, [r0, #2]
 8009840:	1d02      	adds	r2, r0, #4
 8009842:	70c1      	strb	r1, [r0, #3]
 8009844:	e7ef      	b.n	8009826 <__exponent+0x46>
	...

08009848 <_printf_float>:
 8009848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984c:	b08d      	sub	sp, #52	; 0x34
 800984e:	460c      	mov	r4, r1
 8009850:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009854:	4616      	mov	r6, r2
 8009856:	461f      	mov	r7, r3
 8009858:	4605      	mov	r5, r0
 800985a:	f001 fcb7 	bl	800b1cc <_localeconv_r>
 800985e:	6803      	ldr	r3, [r0, #0]
 8009860:	9304      	str	r3, [sp, #16]
 8009862:	4618      	mov	r0, r3
 8009864:	f7f6 fcb4 	bl	80001d0 <strlen>
 8009868:	2300      	movs	r3, #0
 800986a:	930a      	str	r3, [sp, #40]	; 0x28
 800986c:	f8d8 3000 	ldr.w	r3, [r8]
 8009870:	9005      	str	r0, [sp, #20]
 8009872:	3307      	adds	r3, #7
 8009874:	f023 0307 	bic.w	r3, r3, #7
 8009878:	f103 0208 	add.w	r2, r3, #8
 800987c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009880:	f8d4 b000 	ldr.w	fp, [r4]
 8009884:	f8c8 2000 	str.w	r2, [r8]
 8009888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800988c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009890:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009894:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009898:	9307      	str	r3, [sp, #28]
 800989a:	f8cd 8018 	str.w	r8, [sp, #24]
 800989e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098a2:	4ba7      	ldr	r3, [pc, #668]	; (8009b40 <_printf_float+0x2f8>)
 80098a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098a8:	f7f7 f940 	bl	8000b2c <__aeabi_dcmpun>
 80098ac:	bb70      	cbnz	r0, 800990c <_printf_float+0xc4>
 80098ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098b2:	4ba3      	ldr	r3, [pc, #652]	; (8009b40 <_printf_float+0x2f8>)
 80098b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098b8:	f7f7 f91a 	bl	8000af0 <__aeabi_dcmple>
 80098bc:	bb30      	cbnz	r0, 800990c <_printf_float+0xc4>
 80098be:	2200      	movs	r2, #0
 80098c0:	2300      	movs	r3, #0
 80098c2:	4640      	mov	r0, r8
 80098c4:	4649      	mov	r1, r9
 80098c6:	f7f7 f909 	bl	8000adc <__aeabi_dcmplt>
 80098ca:	b110      	cbz	r0, 80098d2 <_printf_float+0x8a>
 80098cc:	232d      	movs	r3, #45	; 0x2d
 80098ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098d2:	4a9c      	ldr	r2, [pc, #624]	; (8009b44 <_printf_float+0x2fc>)
 80098d4:	4b9c      	ldr	r3, [pc, #624]	; (8009b48 <_printf_float+0x300>)
 80098d6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80098da:	bf8c      	ite	hi
 80098dc:	4690      	movhi	r8, r2
 80098de:	4698      	movls	r8, r3
 80098e0:	2303      	movs	r3, #3
 80098e2:	f02b 0204 	bic.w	r2, fp, #4
 80098e6:	6123      	str	r3, [r4, #16]
 80098e8:	6022      	str	r2, [r4, #0]
 80098ea:	f04f 0900 	mov.w	r9, #0
 80098ee:	9700      	str	r7, [sp, #0]
 80098f0:	4633      	mov	r3, r6
 80098f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80098f4:	4621      	mov	r1, r4
 80098f6:	4628      	mov	r0, r5
 80098f8:	f000 f9e6 	bl	8009cc8 <_printf_common>
 80098fc:	3001      	adds	r0, #1
 80098fe:	f040 808d 	bne.w	8009a1c <_printf_float+0x1d4>
 8009902:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009906:	b00d      	add	sp, #52	; 0x34
 8009908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800990c:	4642      	mov	r2, r8
 800990e:	464b      	mov	r3, r9
 8009910:	4640      	mov	r0, r8
 8009912:	4649      	mov	r1, r9
 8009914:	f7f7 f90a 	bl	8000b2c <__aeabi_dcmpun>
 8009918:	b110      	cbz	r0, 8009920 <_printf_float+0xd8>
 800991a:	4a8c      	ldr	r2, [pc, #560]	; (8009b4c <_printf_float+0x304>)
 800991c:	4b8c      	ldr	r3, [pc, #560]	; (8009b50 <_printf_float+0x308>)
 800991e:	e7da      	b.n	80098d6 <_printf_float+0x8e>
 8009920:	6861      	ldr	r1, [r4, #4]
 8009922:	1c4b      	adds	r3, r1, #1
 8009924:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009928:	a80a      	add	r0, sp, #40	; 0x28
 800992a:	d13e      	bne.n	80099aa <_printf_float+0x162>
 800992c:	2306      	movs	r3, #6
 800992e:	6063      	str	r3, [r4, #4]
 8009930:	2300      	movs	r3, #0
 8009932:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009936:	ab09      	add	r3, sp, #36	; 0x24
 8009938:	9300      	str	r3, [sp, #0]
 800993a:	ec49 8b10 	vmov	d0, r8, r9
 800993e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009942:	6022      	str	r2, [r4, #0]
 8009944:	f8cd a004 	str.w	sl, [sp, #4]
 8009948:	6861      	ldr	r1, [r4, #4]
 800994a:	4628      	mov	r0, r5
 800994c:	f7ff fee7 	bl	800971e <__cvt>
 8009950:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009954:	2b47      	cmp	r3, #71	; 0x47
 8009956:	4680      	mov	r8, r0
 8009958:	d109      	bne.n	800996e <_printf_float+0x126>
 800995a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800995c:	1cd8      	adds	r0, r3, #3
 800995e:	db02      	blt.n	8009966 <_printf_float+0x11e>
 8009960:	6862      	ldr	r2, [r4, #4]
 8009962:	4293      	cmp	r3, r2
 8009964:	dd47      	ble.n	80099f6 <_printf_float+0x1ae>
 8009966:	f1aa 0a02 	sub.w	sl, sl, #2
 800996a:	fa5f fa8a 	uxtb.w	sl, sl
 800996e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009972:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009974:	d824      	bhi.n	80099c0 <_printf_float+0x178>
 8009976:	3901      	subs	r1, #1
 8009978:	4652      	mov	r2, sl
 800997a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800997e:	9109      	str	r1, [sp, #36]	; 0x24
 8009980:	f7ff ff2e 	bl	80097e0 <__exponent>
 8009984:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009986:	1813      	adds	r3, r2, r0
 8009988:	2a01      	cmp	r2, #1
 800998a:	4681      	mov	r9, r0
 800998c:	6123      	str	r3, [r4, #16]
 800998e:	dc02      	bgt.n	8009996 <_printf_float+0x14e>
 8009990:	6822      	ldr	r2, [r4, #0]
 8009992:	07d1      	lsls	r1, r2, #31
 8009994:	d501      	bpl.n	800999a <_printf_float+0x152>
 8009996:	3301      	adds	r3, #1
 8009998:	6123      	str	r3, [r4, #16]
 800999a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d0a5      	beq.n	80098ee <_printf_float+0xa6>
 80099a2:	232d      	movs	r3, #45	; 0x2d
 80099a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099a8:	e7a1      	b.n	80098ee <_printf_float+0xa6>
 80099aa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80099ae:	f000 8177 	beq.w	8009ca0 <_printf_float+0x458>
 80099b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80099b6:	d1bb      	bne.n	8009930 <_printf_float+0xe8>
 80099b8:	2900      	cmp	r1, #0
 80099ba:	d1b9      	bne.n	8009930 <_printf_float+0xe8>
 80099bc:	2301      	movs	r3, #1
 80099be:	e7b6      	b.n	800992e <_printf_float+0xe6>
 80099c0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80099c4:	d119      	bne.n	80099fa <_printf_float+0x1b2>
 80099c6:	2900      	cmp	r1, #0
 80099c8:	6863      	ldr	r3, [r4, #4]
 80099ca:	dd0c      	ble.n	80099e6 <_printf_float+0x19e>
 80099cc:	6121      	str	r1, [r4, #16]
 80099ce:	b913      	cbnz	r3, 80099d6 <_printf_float+0x18e>
 80099d0:	6822      	ldr	r2, [r4, #0]
 80099d2:	07d2      	lsls	r2, r2, #31
 80099d4:	d502      	bpl.n	80099dc <_printf_float+0x194>
 80099d6:	3301      	adds	r3, #1
 80099d8:	440b      	add	r3, r1
 80099da:	6123      	str	r3, [r4, #16]
 80099dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099de:	65a3      	str	r3, [r4, #88]	; 0x58
 80099e0:	f04f 0900 	mov.w	r9, #0
 80099e4:	e7d9      	b.n	800999a <_printf_float+0x152>
 80099e6:	b913      	cbnz	r3, 80099ee <_printf_float+0x1a6>
 80099e8:	6822      	ldr	r2, [r4, #0]
 80099ea:	07d0      	lsls	r0, r2, #31
 80099ec:	d501      	bpl.n	80099f2 <_printf_float+0x1aa>
 80099ee:	3302      	adds	r3, #2
 80099f0:	e7f3      	b.n	80099da <_printf_float+0x192>
 80099f2:	2301      	movs	r3, #1
 80099f4:	e7f1      	b.n	80099da <_printf_float+0x192>
 80099f6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80099fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80099fe:	4293      	cmp	r3, r2
 8009a00:	db05      	blt.n	8009a0e <_printf_float+0x1c6>
 8009a02:	6822      	ldr	r2, [r4, #0]
 8009a04:	6123      	str	r3, [r4, #16]
 8009a06:	07d1      	lsls	r1, r2, #31
 8009a08:	d5e8      	bpl.n	80099dc <_printf_float+0x194>
 8009a0a:	3301      	adds	r3, #1
 8009a0c:	e7e5      	b.n	80099da <_printf_float+0x192>
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	bfd4      	ite	le
 8009a12:	f1c3 0302 	rsble	r3, r3, #2
 8009a16:	2301      	movgt	r3, #1
 8009a18:	4413      	add	r3, r2
 8009a1a:	e7de      	b.n	80099da <_printf_float+0x192>
 8009a1c:	6823      	ldr	r3, [r4, #0]
 8009a1e:	055a      	lsls	r2, r3, #21
 8009a20:	d407      	bmi.n	8009a32 <_printf_float+0x1ea>
 8009a22:	6923      	ldr	r3, [r4, #16]
 8009a24:	4642      	mov	r2, r8
 8009a26:	4631      	mov	r1, r6
 8009a28:	4628      	mov	r0, r5
 8009a2a:	47b8      	blx	r7
 8009a2c:	3001      	adds	r0, #1
 8009a2e:	d12b      	bne.n	8009a88 <_printf_float+0x240>
 8009a30:	e767      	b.n	8009902 <_printf_float+0xba>
 8009a32:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009a36:	f240 80dc 	bls.w	8009bf2 <_printf_float+0x3aa>
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a42:	f7f7 f841 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a46:	2800      	cmp	r0, #0
 8009a48:	d033      	beq.n	8009ab2 <_printf_float+0x26a>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	4a41      	ldr	r2, [pc, #260]	; (8009b54 <_printf_float+0x30c>)
 8009a4e:	4631      	mov	r1, r6
 8009a50:	4628      	mov	r0, r5
 8009a52:	47b8      	blx	r7
 8009a54:	3001      	adds	r0, #1
 8009a56:	f43f af54 	beq.w	8009902 <_printf_float+0xba>
 8009a5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	db02      	blt.n	8009a68 <_printf_float+0x220>
 8009a62:	6823      	ldr	r3, [r4, #0]
 8009a64:	07d8      	lsls	r0, r3, #31
 8009a66:	d50f      	bpl.n	8009a88 <_printf_float+0x240>
 8009a68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a6c:	4631      	mov	r1, r6
 8009a6e:	4628      	mov	r0, r5
 8009a70:	47b8      	blx	r7
 8009a72:	3001      	adds	r0, #1
 8009a74:	f43f af45 	beq.w	8009902 <_printf_float+0xba>
 8009a78:	f04f 0800 	mov.w	r8, #0
 8009a7c:	f104 091a 	add.w	r9, r4, #26
 8009a80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a82:	3b01      	subs	r3, #1
 8009a84:	4543      	cmp	r3, r8
 8009a86:	dc09      	bgt.n	8009a9c <_printf_float+0x254>
 8009a88:	6823      	ldr	r3, [r4, #0]
 8009a8a:	079b      	lsls	r3, r3, #30
 8009a8c:	f100 8103 	bmi.w	8009c96 <_printf_float+0x44e>
 8009a90:	68e0      	ldr	r0, [r4, #12]
 8009a92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a94:	4298      	cmp	r0, r3
 8009a96:	bfb8      	it	lt
 8009a98:	4618      	movlt	r0, r3
 8009a9a:	e734      	b.n	8009906 <_printf_float+0xbe>
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	464a      	mov	r2, r9
 8009aa0:	4631      	mov	r1, r6
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	47b8      	blx	r7
 8009aa6:	3001      	adds	r0, #1
 8009aa8:	f43f af2b 	beq.w	8009902 <_printf_float+0xba>
 8009aac:	f108 0801 	add.w	r8, r8, #1
 8009ab0:	e7e6      	b.n	8009a80 <_printf_float+0x238>
 8009ab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	dc2b      	bgt.n	8009b10 <_printf_float+0x2c8>
 8009ab8:	2301      	movs	r3, #1
 8009aba:	4a26      	ldr	r2, [pc, #152]	; (8009b54 <_printf_float+0x30c>)
 8009abc:	4631      	mov	r1, r6
 8009abe:	4628      	mov	r0, r5
 8009ac0:	47b8      	blx	r7
 8009ac2:	3001      	adds	r0, #1
 8009ac4:	f43f af1d 	beq.w	8009902 <_printf_float+0xba>
 8009ac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009aca:	b923      	cbnz	r3, 8009ad6 <_printf_float+0x28e>
 8009acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ace:	b913      	cbnz	r3, 8009ad6 <_printf_float+0x28e>
 8009ad0:	6823      	ldr	r3, [r4, #0]
 8009ad2:	07d9      	lsls	r1, r3, #31
 8009ad4:	d5d8      	bpl.n	8009a88 <_printf_float+0x240>
 8009ad6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ada:	4631      	mov	r1, r6
 8009adc:	4628      	mov	r0, r5
 8009ade:	47b8      	blx	r7
 8009ae0:	3001      	adds	r0, #1
 8009ae2:	f43f af0e 	beq.w	8009902 <_printf_float+0xba>
 8009ae6:	f04f 0900 	mov.w	r9, #0
 8009aea:	f104 0a1a 	add.w	sl, r4, #26
 8009aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009af0:	425b      	negs	r3, r3
 8009af2:	454b      	cmp	r3, r9
 8009af4:	dc01      	bgt.n	8009afa <_printf_float+0x2b2>
 8009af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009af8:	e794      	b.n	8009a24 <_printf_float+0x1dc>
 8009afa:	2301      	movs	r3, #1
 8009afc:	4652      	mov	r2, sl
 8009afe:	4631      	mov	r1, r6
 8009b00:	4628      	mov	r0, r5
 8009b02:	47b8      	blx	r7
 8009b04:	3001      	adds	r0, #1
 8009b06:	f43f aefc 	beq.w	8009902 <_printf_float+0xba>
 8009b0a:	f109 0901 	add.w	r9, r9, #1
 8009b0e:	e7ee      	b.n	8009aee <_printf_float+0x2a6>
 8009b10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b14:	429a      	cmp	r2, r3
 8009b16:	bfa8      	it	ge
 8009b18:	461a      	movge	r2, r3
 8009b1a:	2a00      	cmp	r2, #0
 8009b1c:	4691      	mov	r9, r2
 8009b1e:	dd07      	ble.n	8009b30 <_printf_float+0x2e8>
 8009b20:	4613      	mov	r3, r2
 8009b22:	4631      	mov	r1, r6
 8009b24:	4642      	mov	r2, r8
 8009b26:	4628      	mov	r0, r5
 8009b28:	47b8      	blx	r7
 8009b2a:	3001      	adds	r0, #1
 8009b2c:	f43f aee9 	beq.w	8009902 <_printf_float+0xba>
 8009b30:	f104 031a 	add.w	r3, r4, #26
 8009b34:	f04f 0b00 	mov.w	fp, #0
 8009b38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b3c:	9306      	str	r3, [sp, #24]
 8009b3e:	e015      	b.n	8009b6c <_printf_float+0x324>
 8009b40:	7fefffff 	.word	0x7fefffff
 8009b44:	0800c0f0 	.word	0x0800c0f0
 8009b48:	0800c0ec 	.word	0x0800c0ec
 8009b4c:	0800c0f8 	.word	0x0800c0f8
 8009b50:	0800c0f4 	.word	0x0800c0f4
 8009b54:	0800c0fc 	.word	0x0800c0fc
 8009b58:	2301      	movs	r3, #1
 8009b5a:	9a06      	ldr	r2, [sp, #24]
 8009b5c:	4631      	mov	r1, r6
 8009b5e:	4628      	mov	r0, r5
 8009b60:	47b8      	blx	r7
 8009b62:	3001      	adds	r0, #1
 8009b64:	f43f aecd 	beq.w	8009902 <_printf_float+0xba>
 8009b68:	f10b 0b01 	add.w	fp, fp, #1
 8009b6c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009b70:	ebaa 0309 	sub.w	r3, sl, r9
 8009b74:	455b      	cmp	r3, fp
 8009b76:	dcef      	bgt.n	8009b58 <_printf_float+0x310>
 8009b78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b7c:	429a      	cmp	r2, r3
 8009b7e:	44d0      	add	r8, sl
 8009b80:	db15      	blt.n	8009bae <_printf_float+0x366>
 8009b82:	6823      	ldr	r3, [r4, #0]
 8009b84:	07da      	lsls	r2, r3, #31
 8009b86:	d412      	bmi.n	8009bae <_printf_float+0x366>
 8009b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b8c:	eba3 020a 	sub.w	r2, r3, sl
 8009b90:	eba3 0a01 	sub.w	sl, r3, r1
 8009b94:	4592      	cmp	sl, r2
 8009b96:	bfa8      	it	ge
 8009b98:	4692      	movge	sl, r2
 8009b9a:	f1ba 0f00 	cmp.w	sl, #0
 8009b9e:	dc0e      	bgt.n	8009bbe <_printf_float+0x376>
 8009ba0:	f04f 0800 	mov.w	r8, #0
 8009ba4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ba8:	f104 091a 	add.w	r9, r4, #26
 8009bac:	e019      	b.n	8009be2 <_printf_float+0x39a>
 8009bae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bb2:	4631      	mov	r1, r6
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	47b8      	blx	r7
 8009bb8:	3001      	adds	r0, #1
 8009bba:	d1e5      	bne.n	8009b88 <_printf_float+0x340>
 8009bbc:	e6a1      	b.n	8009902 <_printf_float+0xba>
 8009bbe:	4653      	mov	r3, sl
 8009bc0:	4642      	mov	r2, r8
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	47b8      	blx	r7
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d1e9      	bne.n	8009ba0 <_printf_float+0x358>
 8009bcc:	e699      	b.n	8009902 <_printf_float+0xba>
 8009bce:	2301      	movs	r3, #1
 8009bd0:	464a      	mov	r2, r9
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	f43f ae92 	beq.w	8009902 <_printf_float+0xba>
 8009bde:	f108 0801 	add.w	r8, r8, #1
 8009be2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009be6:	1a9b      	subs	r3, r3, r2
 8009be8:	eba3 030a 	sub.w	r3, r3, sl
 8009bec:	4543      	cmp	r3, r8
 8009bee:	dcee      	bgt.n	8009bce <_printf_float+0x386>
 8009bf0:	e74a      	b.n	8009a88 <_printf_float+0x240>
 8009bf2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009bf4:	2a01      	cmp	r2, #1
 8009bf6:	dc01      	bgt.n	8009bfc <_printf_float+0x3b4>
 8009bf8:	07db      	lsls	r3, r3, #31
 8009bfa:	d53a      	bpl.n	8009c72 <_printf_float+0x42a>
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	4642      	mov	r2, r8
 8009c00:	4631      	mov	r1, r6
 8009c02:	4628      	mov	r0, r5
 8009c04:	47b8      	blx	r7
 8009c06:	3001      	adds	r0, #1
 8009c08:	f43f ae7b 	beq.w	8009902 <_printf_float+0xba>
 8009c0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c10:	4631      	mov	r1, r6
 8009c12:	4628      	mov	r0, r5
 8009c14:	47b8      	blx	r7
 8009c16:	3001      	adds	r0, #1
 8009c18:	f108 0801 	add.w	r8, r8, #1
 8009c1c:	f43f ae71 	beq.w	8009902 <_printf_float+0xba>
 8009c20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c22:	2200      	movs	r2, #0
 8009c24:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 8009c28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	f7f6 ff4b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c32:	b9c8      	cbnz	r0, 8009c68 <_printf_float+0x420>
 8009c34:	4653      	mov	r3, sl
 8009c36:	4642      	mov	r2, r8
 8009c38:	4631      	mov	r1, r6
 8009c3a:	4628      	mov	r0, r5
 8009c3c:	47b8      	blx	r7
 8009c3e:	3001      	adds	r0, #1
 8009c40:	d10e      	bne.n	8009c60 <_printf_float+0x418>
 8009c42:	e65e      	b.n	8009902 <_printf_float+0xba>
 8009c44:	2301      	movs	r3, #1
 8009c46:	4652      	mov	r2, sl
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	47b8      	blx	r7
 8009c4e:	3001      	adds	r0, #1
 8009c50:	f43f ae57 	beq.w	8009902 <_printf_float+0xba>
 8009c54:	f108 0801 	add.w	r8, r8, #1
 8009c58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	4543      	cmp	r3, r8
 8009c5e:	dcf1      	bgt.n	8009c44 <_printf_float+0x3fc>
 8009c60:	464b      	mov	r3, r9
 8009c62:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009c66:	e6de      	b.n	8009a26 <_printf_float+0x1de>
 8009c68:	f04f 0800 	mov.w	r8, #0
 8009c6c:	f104 0a1a 	add.w	sl, r4, #26
 8009c70:	e7f2      	b.n	8009c58 <_printf_float+0x410>
 8009c72:	2301      	movs	r3, #1
 8009c74:	e7df      	b.n	8009c36 <_printf_float+0x3ee>
 8009c76:	2301      	movs	r3, #1
 8009c78:	464a      	mov	r2, r9
 8009c7a:	4631      	mov	r1, r6
 8009c7c:	4628      	mov	r0, r5
 8009c7e:	47b8      	blx	r7
 8009c80:	3001      	adds	r0, #1
 8009c82:	f43f ae3e 	beq.w	8009902 <_printf_float+0xba>
 8009c86:	f108 0801 	add.w	r8, r8, #1
 8009c8a:	68e3      	ldr	r3, [r4, #12]
 8009c8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c8e:	1a9b      	subs	r3, r3, r2
 8009c90:	4543      	cmp	r3, r8
 8009c92:	dcf0      	bgt.n	8009c76 <_printf_float+0x42e>
 8009c94:	e6fc      	b.n	8009a90 <_printf_float+0x248>
 8009c96:	f04f 0800 	mov.w	r8, #0
 8009c9a:	f104 0919 	add.w	r9, r4, #25
 8009c9e:	e7f4      	b.n	8009c8a <_printf_float+0x442>
 8009ca0:	2900      	cmp	r1, #0
 8009ca2:	f43f ae8b 	beq.w	80099bc <_printf_float+0x174>
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009cac:	ab09      	add	r3, sp, #36	; 0x24
 8009cae:	9300      	str	r3, [sp, #0]
 8009cb0:	ec49 8b10 	vmov	d0, r8, r9
 8009cb4:	6022      	str	r2, [r4, #0]
 8009cb6:	f8cd a004 	str.w	sl, [sp, #4]
 8009cba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009cbe:	4628      	mov	r0, r5
 8009cc0:	f7ff fd2d 	bl	800971e <__cvt>
 8009cc4:	4680      	mov	r8, r0
 8009cc6:	e648      	b.n	800995a <_printf_float+0x112>

08009cc8 <_printf_common>:
 8009cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ccc:	4691      	mov	r9, r2
 8009cce:	461f      	mov	r7, r3
 8009cd0:	688a      	ldr	r2, [r1, #8]
 8009cd2:	690b      	ldr	r3, [r1, #16]
 8009cd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	bfb8      	it	lt
 8009cdc:	4613      	movlt	r3, r2
 8009cde:	f8c9 3000 	str.w	r3, [r9]
 8009ce2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ce6:	4606      	mov	r6, r0
 8009ce8:	460c      	mov	r4, r1
 8009cea:	b112      	cbz	r2, 8009cf2 <_printf_common+0x2a>
 8009cec:	3301      	adds	r3, #1
 8009cee:	f8c9 3000 	str.w	r3, [r9]
 8009cf2:	6823      	ldr	r3, [r4, #0]
 8009cf4:	0699      	lsls	r1, r3, #26
 8009cf6:	bf42      	ittt	mi
 8009cf8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009cfc:	3302      	addmi	r3, #2
 8009cfe:	f8c9 3000 	strmi.w	r3, [r9]
 8009d02:	6825      	ldr	r5, [r4, #0]
 8009d04:	f015 0506 	ands.w	r5, r5, #6
 8009d08:	d107      	bne.n	8009d1a <_printf_common+0x52>
 8009d0a:	f104 0a19 	add.w	sl, r4, #25
 8009d0e:	68e3      	ldr	r3, [r4, #12]
 8009d10:	f8d9 2000 	ldr.w	r2, [r9]
 8009d14:	1a9b      	subs	r3, r3, r2
 8009d16:	42ab      	cmp	r3, r5
 8009d18:	dc28      	bgt.n	8009d6c <_printf_common+0xa4>
 8009d1a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009d1e:	6822      	ldr	r2, [r4, #0]
 8009d20:	3300      	adds	r3, #0
 8009d22:	bf18      	it	ne
 8009d24:	2301      	movne	r3, #1
 8009d26:	0692      	lsls	r2, r2, #26
 8009d28:	d42d      	bmi.n	8009d86 <_printf_common+0xbe>
 8009d2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d2e:	4639      	mov	r1, r7
 8009d30:	4630      	mov	r0, r6
 8009d32:	47c0      	blx	r8
 8009d34:	3001      	adds	r0, #1
 8009d36:	d020      	beq.n	8009d7a <_printf_common+0xb2>
 8009d38:	6823      	ldr	r3, [r4, #0]
 8009d3a:	68e5      	ldr	r5, [r4, #12]
 8009d3c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d40:	f003 0306 	and.w	r3, r3, #6
 8009d44:	2b04      	cmp	r3, #4
 8009d46:	bf08      	it	eq
 8009d48:	1aad      	subeq	r5, r5, r2
 8009d4a:	68a3      	ldr	r3, [r4, #8]
 8009d4c:	6922      	ldr	r2, [r4, #16]
 8009d4e:	bf0c      	ite	eq
 8009d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d54:	2500      	movne	r5, #0
 8009d56:	4293      	cmp	r3, r2
 8009d58:	bfc4      	itt	gt
 8009d5a:	1a9b      	subgt	r3, r3, r2
 8009d5c:	18ed      	addgt	r5, r5, r3
 8009d5e:	f04f 0900 	mov.w	r9, #0
 8009d62:	341a      	adds	r4, #26
 8009d64:	454d      	cmp	r5, r9
 8009d66:	d11a      	bne.n	8009d9e <_printf_common+0xd6>
 8009d68:	2000      	movs	r0, #0
 8009d6a:	e008      	b.n	8009d7e <_printf_common+0xb6>
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	4652      	mov	r2, sl
 8009d70:	4639      	mov	r1, r7
 8009d72:	4630      	mov	r0, r6
 8009d74:	47c0      	blx	r8
 8009d76:	3001      	adds	r0, #1
 8009d78:	d103      	bne.n	8009d82 <_printf_common+0xba>
 8009d7a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d82:	3501      	adds	r5, #1
 8009d84:	e7c3      	b.n	8009d0e <_printf_common+0x46>
 8009d86:	18e1      	adds	r1, r4, r3
 8009d88:	1c5a      	adds	r2, r3, #1
 8009d8a:	2030      	movs	r0, #48	; 0x30
 8009d8c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009d90:	4422      	add	r2, r4
 8009d92:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009d96:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009d9a:	3302      	adds	r3, #2
 8009d9c:	e7c5      	b.n	8009d2a <_printf_common+0x62>
 8009d9e:	2301      	movs	r3, #1
 8009da0:	4622      	mov	r2, r4
 8009da2:	4639      	mov	r1, r7
 8009da4:	4630      	mov	r0, r6
 8009da6:	47c0      	blx	r8
 8009da8:	3001      	adds	r0, #1
 8009daa:	d0e6      	beq.n	8009d7a <_printf_common+0xb2>
 8009dac:	f109 0901 	add.w	r9, r9, #1
 8009db0:	e7d8      	b.n	8009d64 <_printf_common+0x9c>
	...

08009db4 <_printf_i>:
 8009db4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009db8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009dbc:	460c      	mov	r4, r1
 8009dbe:	7e09      	ldrb	r1, [r1, #24]
 8009dc0:	b085      	sub	sp, #20
 8009dc2:	296e      	cmp	r1, #110	; 0x6e
 8009dc4:	4617      	mov	r7, r2
 8009dc6:	4606      	mov	r6, r0
 8009dc8:	4698      	mov	r8, r3
 8009dca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009dcc:	f000 80b3 	beq.w	8009f36 <_printf_i+0x182>
 8009dd0:	d822      	bhi.n	8009e18 <_printf_i+0x64>
 8009dd2:	2963      	cmp	r1, #99	; 0x63
 8009dd4:	d036      	beq.n	8009e44 <_printf_i+0x90>
 8009dd6:	d80a      	bhi.n	8009dee <_printf_i+0x3a>
 8009dd8:	2900      	cmp	r1, #0
 8009dda:	f000 80b9 	beq.w	8009f50 <_printf_i+0x19c>
 8009dde:	2958      	cmp	r1, #88	; 0x58
 8009de0:	f000 8083 	beq.w	8009eea <_printf_i+0x136>
 8009de4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009de8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009dec:	e032      	b.n	8009e54 <_printf_i+0xa0>
 8009dee:	2964      	cmp	r1, #100	; 0x64
 8009df0:	d001      	beq.n	8009df6 <_printf_i+0x42>
 8009df2:	2969      	cmp	r1, #105	; 0x69
 8009df4:	d1f6      	bne.n	8009de4 <_printf_i+0x30>
 8009df6:	6820      	ldr	r0, [r4, #0]
 8009df8:	6813      	ldr	r3, [r2, #0]
 8009dfa:	0605      	lsls	r5, r0, #24
 8009dfc:	f103 0104 	add.w	r1, r3, #4
 8009e00:	d52a      	bpl.n	8009e58 <_printf_i+0xa4>
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	6011      	str	r1, [r2, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	da03      	bge.n	8009e12 <_printf_i+0x5e>
 8009e0a:	222d      	movs	r2, #45	; 0x2d
 8009e0c:	425b      	negs	r3, r3
 8009e0e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009e12:	486f      	ldr	r0, [pc, #444]	; (8009fd0 <_printf_i+0x21c>)
 8009e14:	220a      	movs	r2, #10
 8009e16:	e039      	b.n	8009e8c <_printf_i+0xd8>
 8009e18:	2973      	cmp	r1, #115	; 0x73
 8009e1a:	f000 809d 	beq.w	8009f58 <_printf_i+0x1a4>
 8009e1e:	d808      	bhi.n	8009e32 <_printf_i+0x7e>
 8009e20:	296f      	cmp	r1, #111	; 0x6f
 8009e22:	d020      	beq.n	8009e66 <_printf_i+0xb2>
 8009e24:	2970      	cmp	r1, #112	; 0x70
 8009e26:	d1dd      	bne.n	8009de4 <_printf_i+0x30>
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	f043 0320 	orr.w	r3, r3, #32
 8009e2e:	6023      	str	r3, [r4, #0]
 8009e30:	e003      	b.n	8009e3a <_printf_i+0x86>
 8009e32:	2975      	cmp	r1, #117	; 0x75
 8009e34:	d017      	beq.n	8009e66 <_printf_i+0xb2>
 8009e36:	2978      	cmp	r1, #120	; 0x78
 8009e38:	d1d4      	bne.n	8009de4 <_printf_i+0x30>
 8009e3a:	2378      	movs	r3, #120	; 0x78
 8009e3c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e40:	4864      	ldr	r0, [pc, #400]	; (8009fd4 <_printf_i+0x220>)
 8009e42:	e055      	b.n	8009ef0 <_printf_i+0x13c>
 8009e44:	6813      	ldr	r3, [r2, #0]
 8009e46:	1d19      	adds	r1, r3, #4
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	6011      	str	r1, [r2, #0]
 8009e4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e54:	2301      	movs	r3, #1
 8009e56:	e08c      	b.n	8009f72 <_printf_i+0x1be>
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	6011      	str	r1, [r2, #0]
 8009e5c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009e60:	bf18      	it	ne
 8009e62:	b21b      	sxthne	r3, r3
 8009e64:	e7cf      	b.n	8009e06 <_printf_i+0x52>
 8009e66:	6813      	ldr	r3, [r2, #0]
 8009e68:	6825      	ldr	r5, [r4, #0]
 8009e6a:	1d18      	adds	r0, r3, #4
 8009e6c:	6010      	str	r0, [r2, #0]
 8009e6e:	0628      	lsls	r0, r5, #24
 8009e70:	d501      	bpl.n	8009e76 <_printf_i+0xc2>
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	e002      	b.n	8009e7c <_printf_i+0xc8>
 8009e76:	0668      	lsls	r0, r5, #25
 8009e78:	d5fb      	bpl.n	8009e72 <_printf_i+0xbe>
 8009e7a:	881b      	ldrh	r3, [r3, #0]
 8009e7c:	4854      	ldr	r0, [pc, #336]	; (8009fd0 <_printf_i+0x21c>)
 8009e7e:	296f      	cmp	r1, #111	; 0x6f
 8009e80:	bf14      	ite	ne
 8009e82:	220a      	movne	r2, #10
 8009e84:	2208      	moveq	r2, #8
 8009e86:	2100      	movs	r1, #0
 8009e88:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e8c:	6865      	ldr	r5, [r4, #4]
 8009e8e:	60a5      	str	r5, [r4, #8]
 8009e90:	2d00      	cmp	r5, #0
 8009e92:	f2c0 8095 	blt.w	8009fc0 <_printf_i+0x20c>
 8009e96:	6821      	ldr	r1, [r4, #0]
 8009e98:	f021 0104 	bic.w	r1, r1, #4
 8009e9c:	6021      	str	r1, [r4, #0]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d13d      	bne.n	8009f1e <_printf_i+0x16a>
 8009ea2:	2d00      	cmp	r5, #0
 8009ea4:	f040 808e 	bne.w	8009fc4 <_printf_i+0x210>
 8009ea8:	4665      	mov	r5, ip
 8009eaa:	2a08      	cmp	r2, #8
 8009eac:	d10b      	bne.n	8009ec6 <_printf_i+0x112>
 8009eae:	6823      	ldr	r3, [r4, #0]
 8009eb0:	07db      	lsls	r3, r3, #31
 8009eb2:	d508      	bpl.n	8009ec6 <_printf_i+0x112>
 8009eb4:	6923      	ldr	r3, [r4, #16]
 8009eb6:	6862      	ldr	r2, [r4, #4]
 8009eb8:	429a      	cmp	r2, r3
 8009eba:	bfde      	ittt	le
 8009ebc:	2330      	movle	r3, #48	; 0x30
 8009ebe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ec2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009ec6:	ebac 0305 	sub.w	r3, ip, r5
 8009eca:	6123      	str	r3, [r4, #16]
 8009ecc:	f8cd 8000 	str.w	r8, [sp]
 8009ed0:	463b      	mov	r3, r7
 8009ed2:	aa03      	add	r2, sp, #12
 8009ed4:	4621      	mov	r1, r4
 8009ed6:	4630      	mov	r0, r6
 8009ed8:	f7ff fef6 	bl	8009cc8 <_printf_common>
 8009edc:	3001      	adds	r0, #1
 8009ede:	d14d      	bne.n	8009f7c <_printf_i+0x1c8>
 8009ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ee4:	b005      	add	sp, #20
 8009ee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009eea:	4839      	ldr	r0, [pc, #228]	; (8009fd0 <_printf_i+0x21c>)
 8009eec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009ef0:	6813      	ldr	r3, [r2, #0]
 8009ef2:	6821      	ldr	r1, [r4, #0]
 8009ef4:	1d1d      	adds	r5, r3, #4
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	6015      	str	r5, [r2, #0]
 8009efa:	060a      	lsls	r2, r1, #24
 8009efc:	d50b      	bpl.n	8009f16 <_printf_i+0x162>
 8009efe:	07ca      	lsls	r2, r1, #31
 8009f00:	bf44      	itt	mi
 8009f02:	f041 0120 	orrmi.w	r1, r1, #32
 8009f06:	6021      	strmi	r1, [r4, #0]
 8009f08:	b91b      	cbnz	r3, 8009f12 <_printf_i+0x15e>
 8009f0a:	6822      	ldr	r2, [r4, #0]
 8009f0c:	f022 0220 	bic.w	r2, r2, #32
 8009f10:	6022      	str	r2, [r4, #0]
 8009f12:	2210      	movs	r2, #16
 8009f14:	e7b7      	b.n	8009e86 <_printf_i+0xd2>
 8009f16:	064d      	lsls	r5, r1, #25
 8009f18:	bf48      	it	mi
 8009f1a:	b29b      	uxthmi	r3, r3
 8009f1c:	e7ef      	b.n	8009efe <_printf_i+0x14a>
 8009f1e:	4665      	mov	r5, ip
 8009f20:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f24:	fb02 3311 	mls	r3, r2, r1, r3
 8009f28:	5cc3      	ldrb	r3, [r0, r3]
 8009f2a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009f2e:	460b      	mov	r3, r1
 8009f30:	2900      	cmp	r1, #0
 8009f32:	d1f5      	bne.n	8009f20 <_printf_i+0x16c>
 8009f34:	e7b9      	b.n	8009eaa <_printf_i+0xf6>
 8009f36:	6813      	ldr	r3, [r2, #0]
 8009f38:	6825      	ldr	r5, [r4, #0]
 8009f3a:	6961      	ldr	r1, [r4, #20]
 8009f3c:	1d18      	adds	r0, r3, #4
 8009f3e:	6010      	str	r0, [r2, #0]
 8009f40:	0628      	lsls	r0, r5, #24
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	d501      	bpl.n	8009f4a <_printf_i+0x196>
 8009f46:	6019      	str	r1, [r3, #0]
 8009f48:	e002      	b.n	8009f50 <_printf_i+0x19c>
 8009f4a:	066a      	lsls	r2, r5, #25
 8009f4c:	d5fb      	bpl.n	8009f46 <_printf_i+0x192>
 8009f4e:	8019      	strh	r1, [r3, #0]
 8009f50:	2300      	movs	r3, #0
 8009f52:	6123      	str	r3, [r4, #16]
 8009f54:	4665      	mov	r5, ip
 8009f56:	e7b9      	b.n	8009ecc <_printf_i+0x118>
 8009f58:	6813      	ldr	r3, [r2, #0]
 8009f5a:	1d19      	adds	r1, r3, #4
 8009f5c:	6011      	str	r1, [r2, #0]
 8009f5e:	681d      	ldr	r5, [r3, #0]
 8009f60:	6862      	ldr	r2, [r4, #4]
 8009f62:	2100      	movs	r1, #0
 8009f64:	4628      	mov	r0, r5
 8009f66:	f7f6 f93b 	bl	80001e0 <memchr>
 8009f6a:	b108      	cbz	r0, 8009f70 <_printf_i+0x1bc>
 8009f6c:	1b40      	subs	r0, r0, r5
 8009f6e:	6060      	str	r0, [r4, #4]
 8009f70:	6863      	ldr	r3, [r4, #4]
 8009f72:	6123      	str	r3, [r4, #16]
 8009f74:	2300      	movs	r3, #0
 8009f76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f7a:	e7a7      	b.n	8009ecc <_printf_i+0x118>
 8009f7c:	6923      	ldr	r3, [r4, #16]
 8009f7e:	462a      	mov	r2, r5
 8009f80:	4639      	mov	r1, r7
 8009f82:	4630      	mov	r0, r6
 8009f84:	47c0      	blx	r8
 8009f86:	3001      	adds	r0, #1
 8009f88:	d0aa      	beq.n	8009ee0 <_printf_i+0x12c>
 8009f8a:	6823      	ldr	r3, [r4, #0]
 8009f8c:	079b      	lsls	r3, r3, #30
 8009f8e:	d413      	bmi.n	8009fb8 <_printf_i+0x204>
 8009f90:	68e0      	ldr	r0, [r4, #12]
 8009f92:	9b03      	ldr	r3, [sp, #12]
 8009f94:	4298      	cmp	r0, r3
 8009f96:	bfb8      	it	lt
 8009f98:	4618      	movlt	r0, r3
 8009f9a:	e7a3      	b.n	8009ee4 <_printf_i+0x130>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	464a      	mov	r2, r9
 8009fa0:	4639      	mov	r1, r7
 8009fa2:	4630      	mov	r0, r6
 8009fa4:	47c0      	blx	r8
 8009fa6:	3001      	adds	r0, #1
 8009fa8:	d09a      	beq.n	8009ee0 <_printf_i+0x12c>
 8009faa:	3501      	adds	r5, #1
 8009fac:	68e3      	ldr	r3, [r4, #12]
 8009fae:	9a03      	ldr	r2, [sp, #12]
 8009fb0:	1a9b      	subs	r3, r3, r2
 8009fb2:	42ab      	cmp	r3, r5
 8009fb4:	dcf2      	bgt.n	8009f9c <_printf_i+0x1e8>
 8009fb6:	e7eb      	b.n	8009f90 <_printf_i+0x1dc>
 8009fb8:	2500      	movs	r5, #0
 8009fba:	f104 0919 	add.w	r9, r4, #25
 8009fbe:	e7f5      	b.n	8009fac <_printf_i+0x1f8>
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d1ac      	bne.n	8009f1e <_printf_i+0x16a>
 8009fc4:	7803      	ldrb	r3, [r0, #0]
 8009fc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009fca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fce:	e76c      	b.n	8009eaa <_printf_i+0xf6>
 8009fd0:	0800c0fe 	.word	0x0800c0fe
 8009fd4:	0800c10f 	.word	0x0800c10f

08009fd8 <iprintf>:
 8009fd8:	b40f      	push	{r0, r1, r2, r3}
 8009fda:	4b0a      	ldr	r3, [pc, #40]	; (800a004 <iprintf+0x2c>)
 8009fdc:	b513      	push	{r0, r1, r4, lr}
 8009fde:	681c      	ldr	r4, [r3, #0]
 8009fe0:	b124      	cbz	r4, 8009fec <iprintf+0x14>
 8009fe2:	69a3      	ldr	r3, [r4, #24]
 8009fe4:	b913      	cbnz	r3, 8009fec <iprintf+0x14>
 8009fe6:	4620      	mov	r0, r4
 8009fe8:	f001 f866 	bl	800b0b8 <__sinit>
 8009fec:	ab05      	add	r3, sp, #20
 8009fee:	9a04      	ldr	r2, [sp, #16]
 8009ff0:	68a1      	ldr	r1, [r4, #8]
 8009ff2:	9301      	str	r3, [sp, #4]
 8009ff4:	4620      	mov	r0, r4
 8009ff6:	f001 fd1f 	bl	800ba38 <_vfiprintf_r>
 8009ffa:	b002      	add	sp, #8
 8009ffc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a000:	b004      	add	sp, #16
 800a002:	4770      	bx	lr
 800a004:	20000120 	.word	0x20000120

0800a008 <_puts_r>:
 800a008:	b570      	push	{r4, r5, r6, lr}
 800a00a:	460e      	mov	r6, r1
 800a00c:	4605      	mov	r5, r0
 800a00e:	b118      	cbz	r0, 800a018 <_puts_r+0x10>
 800a010:	6983      	ldr	r3, [r0, #24]
 800a012:	b90b      	cbnz	r3, 800a018 <_puts_r+0x10>
 800a014:	f001 f850 	bl	800b0b8 <__sinit>
 800a018:	69ab      	ldr	r3, [r5, #24]
 800a01a:	68ac      	ldr	r4, [r5, #8]
 800a01c:	b913      	cbnz	r3, 800a024 <_puts_r+0x1c>
 800a01e:	4628      	mov	r0, r5
 800a020:	f001 f84a 	bl	800b0b8 <__sinit>
 800a024:	4b23      	ldr	r3, [pc, #140]	; (800a0b4 <_puts_r+0xac>)
 800a026:	429c      	cmp	r4, r3
 800a028:	d117      	bne.n	800a05a <_puts_r+0x52>
 800a02a:	686c      	ldr	r4, [r5, #4]
 800a02c:	89a3      	ldrh	r3, [r4, #12]
 800a02e:	071b      	lsls	r3, r3, #28
 800a030:	d51d      	bpl.n	800a06e <_puts_r+0x66>
 800a032:	6923      	ldr	r3, [r4, #16]
 800a034:	b1db      	cbz	r3, 800a06e <_puts_r+0x66>
 800a036:	3e01      	subs	r6, #1
 800a038:	68a3      	ldr	r3, [r4, #8]
 800a03a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a03e:	3b01      	subs	r3, #1
 800a040:	60a3      	str	r3, [r4, #8]
 800a042:	b9e9      	cbnz	r1, 800a080 <_puts_r+0x78>
 800a044:	2b00      	cmp	r3, #0
 800a046:	da2e      	bge.n	800a0a6 <_puts_r+0x9e>
 800a048:	4622      	mov	r2, r4
 800a04a:	210a      	movs	r1, #10
 800a04c:	4628      	mov	r0, r5
 800a04e:	f000 f83f 	bl	800a0d0 <__swbuf_r>
 800a052:	3001      	adds	r0, #1
 800a054:	d011      	beq.n	800a07a <_puts_r+0x72>
 800a056:	200a      	movs	r0, #10
 800a058:	e011      	b.n	800a07e <_puts_r+0x76>
 800a05a:	4b17      	ldr	r3, [pc, #92]	; (800a0b8 <_puts_r+0xb0>)
 800a05c:	429c      	cmp	r4, r3
 800a05e:	d101      	bne.n	800a064 <_puts_r+0x5c>
 800a060:	68ac      	ldr	r4, [r5, #8]
 800a062:	e7e3      	b.n	800a02c <_puts_r+0x24>
 800a064:	4b15      	ldr	r3, [pc, #84]	; (800a0bc <_puts_r+0xb4>)
 800a066:	429c      	cmp	r4, r3
 800a068:	bf08      	it	eq
 800a06a:	68ec      	ldreq	r4, [r5, #12]
 800a06c:	e7de      	b.n	800a02c <_puts_r+0x24>
 800a06e:	4621      	mov	r1, r4
 800a070:	4628      	mov	r0, r5
 800a072:	f000 f87f 	bl	800a174 <__swsetup_r>
 800a076:	2800      	cmp	r0, #0
 800a078:	d0dd      	beq.n	800a036 <_puts_r+0x2e>
 800a07a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a07e:	bd70      	pop	{r4, r5, r6, pc}
 800a080:	2b00      	cmp	r3, #0
 800a082:	da04      	bge.n	800a08e <_puts_r+0x86>
 800a084:	69a2      	ldr	r2, [r4, #24]
 800a086:	429a      	cmp	r2, r3
 800a088:	dc06      	bgt.n	800a098 <_puts_r+0x90>
 800a08a:	290a      	cmp	r1, #10
 800a08c:	d004      	beq.n	800a098 <_puts_r+0x90>
 800a08e:	6823      	ldr	r3, [r4, #0]
 800a090:	1c5a      	adds	r2, r3, #1
 800a092:	6022      	str	r2, [r4, #0]
 800a094:	7019      	strb	r1, [r3, #0]
 800a096:	e7cf      	b.n	800a038 <_puts_r+0x30>
 800a098:	4622      	mov	r2, r4
 800a09a:	4628      	mov	r0, r5
 800a09c:	f000 f818 	bl	800a0d0 <__swbuf_r>
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	d1c9      	bne.n	800a038 <_puts_r+0x30>
 800a0a4:	e7e9      	b.n	800a07a <_puts_r+0x72>
 800a0a6:	6823      	ldr	r3, [r4, #0]
 800a0a8:	200a      	movs	r0, #10
 800a0aa:	1c5a      	adds	r2, r3, #1
 800a0ac:	6022      	str	r2, [r4, #0]
 800a0ae:	7018      	strb	r0, [r3, #0]
 800a0b0:	e7e5      	b.n	800a07e <_puts_r+0x76>
 800a0b2:	bf00      	nop
 800a0b4:	0800c150 	.word	0x0800c150
 800a0b8:	0800c170 	.word	0x0800c170
 800a0bc:	0800c130 	.word	0x0800c130

0800a0c0 <puts>:
 800a0c0:	4b02      	ldr	r3, [pc, #8]	; (800a0cc <puts+0xc>)
 800a0c2:	4601      	mov	r1, r0
 800a0c4:	6818      	ldr	r0, [r3, #0]
 800a0c6:	f7ff bf9f 	b.w	800a008 <_puts_r>
 800a0ca:	bf00      	nop
 800a0cc:	20000120 	.word	0x20000120

0800a0d0 <__swbuf_r>:
 800a0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0d2:	460e      	mov	r6, r1
 800a0d4:	4614      	mov	r4, r2
 800a0d6:	4605      	mov	r5, r0
 800a0d8:	b118      	cbz	r0, 800a0e2 <__swbuf_r+0x12>
 800a0da:	6983      	ldr	r3, [r0, #24]
 800a0dc:	b90b      	cbnz	r3, 800a0e2 <__swbuf_r+0x12>
 800a0de:	f000 ffeb 	bl	800b0b8 <__sinit>
 800a0e2:	4b21      	ldr	r3, [pc, #132]	; (800a168 <__swbuf_r+0x98>)
 800a0e4:	429c      	cmp	r4, r3
 800a0e6:	d12a      	bne.n	800a13e <__swbuf_r+0x6e>
 800a0e8:	686c      	ldr	r4, [r5, #4]
 800a0ea:	69a3      	ldr	r3, [r4, #24]
 800a0ec:	60a3      	str	r3, [r4, #8]
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	071a      	lsls	r2, r3, #28
 800a0f2:	d52e      	bpl.n	800a152 <__swbuf_r+0x82>
 800a0f4:	6923      	ldr	r3, [r4, #16]
 800a0f6:	b363      	cbz	r3, 800a152 <__swbuf_r+0x82>
 800a0f8:	6923      	ldr	r3, [r4, #16]
 800a0fa:	6820      	ldr	r0, [r4, #0]
 800a0fc:	1ac0      	subs	r0, r0, r3
 800a0fe:	6963      	ldr	r3, [r4, #20]
 800a100:	b2f6      	uxtb	r6, r6
 800a102:	4283      	cmp	r3, r0
 800a104:	4637      	mov	r7, r6
 800a106:	dc04      	bgt.n	800a112 <__swbuf_r+0x42>
 800a108:	4621      	mov	r1, r4
 800a10a:	4628      	mov	r0, r5
 800a10c:	f000 ff6a 	bl	800afe4 <_fflush_r>
 800a110:	bb28      	cbnz	r0, 800a15e <__swbuf_r+0x8e>
 800a112:	68a3      	ldr	r3, [r4, #8]
 800a114:	3b01      	subs	r3, #1
 800a116:	60a3      	str	r3, [r4, #8]
 800a118:	6823      	ldr	r3, [r4, #0]
 800a11a:	1c5a      	adds	r2, r3, #1
 800a11c:	6022      	str	r2, [r4, #0]
 800a11e:	701e      	strb	r6, [r3, #0]
 800a120:	6963      	ldr	r3, [r4, #20]
 800a122:	3001      	adds	r0, #1
 800a124:	4283      	cmp	r3, r0
 800a126:	d004      	beq.n	800a132 <__swbuf_r+0x62>
 800a128:	89a3      	ldrh	r3, [r4, #12]
 800a12a:	07db      	lsls	r3, r3, #31
 800a12c:	d519      	bpl.n	800a162 <__swbuf_r+0x92>
 800a12e:	2e0a      	cmp	r6, #10
 800a130:	d117      	bne.n	800a162 <__swbuf_r+0x92>
 800a132:	4621      	mov	r1, r4
 800a134:	4628      	mov	r0, r5
 800a136:	f000 ff55 	bl	800afe4 <_fflush_r>
 800a13a:	b190      	cbz	r0, 800a162 <__swbuf_r+0x92>
 800a13c:	e00f      	b.n	800a15e <__swbuf_r+0x8e>
 800a13e:	4b0b      	ldr	r3, [pc, #44]	; (800a16c <__swbuf_r+0x9c>)
 800a140:	429c      	cmp	r4, r3
 800a142:	d101      	bne.n	800a148 <__swbuf_r+0x78>
 800a144:	68ac      	ldr	r4, [r5, #8]
 800a146:	e7d0      	b.n	800a0ea <__swbuf_r+0x1a>
 800a148:	4b09      	ldr	r3, [pc, #36]	; (800a170 <__swbuf_r+0xa0>)
 800a14a:	429c      	cmp	r4, r3
 800a14c:	bf08      	it	eq
 800a14e:	68ec      	ldreq	r4, [r5, #12]
 800a150:	e7cb      	b.n	800a0ea <__swbuf_r+0x1a>
 800a152:	4621      	mov	r1, r4
 800a154:	4628      	mov	r0, r5
 800a156:	f000 f80d 	bl	800a174 <__swsetup_r>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	d0cc      	beq.n	800a0f8 <__swbuf_r+0x28>
 800a15e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a162:	4638      	mov	r0, r7
 800a164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a166:	bf00      	nop
 800a168:	0800c150 	.word	0x0800c150
 800a16c:	0800c170 	.word	0x0800c170
 800a170:	0800c130 	.word	0x0800c130

0800a174 <__swsetup_r>:
 800a174:	4b32      	ldr	r3, [pc, #200]	; (800a240 <__swsetup_r+0xcc>)
 800a176:	b570      	push	{r4, r5, r6, lr}
 800a178:	681d      	ldr	r5, [r3, #0]
 800a17a:	4606      	mov	r6, r0
 800a17c:	460c      	mov	r4, r1
 800a17e:	b125      	cbz	r5, 800a18a <__swsetup_r+0x16>
 800a180:	69ab      	ldr	r3, [r5, #24]
 800a182:	b913      	cbnz	r3, 800a18a <__swsetup_r+0x16>
 800a184:	4628      	mov	r0, r5
 800a186:	f000 ff97 	bl	800b0b8 <__sinit>
 800a18a:	4b2e      	ldr	r3, [pc, #184]	; (800a244 <__swsetup_r+0xd0>)
 800a18c:	429c      	cmp	r4, r3
 800a18e:	d10f      	bne.n	800a1b0 <__swsetup_r+0x3c>
 800a190:	686c      	ldr	r4, [r5, #4]
 800a192:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a196:	b29a      	uxth	r2, r3
 800a198:	0715      	lsls	r5, r2, #28
 800a19a:	d42c      	bmi.n	800a1f6 <__swsetup_r+0x82>
 800a19c:	06d0      	lsls	r0, r2, #27
 800a19e:	d411      	bmi.n	800a1c4 <__swsetup_r+0x50>
 800a1a0:	2209      	movs	r2, #9
 800a1a2:	6032      	str	r2, [r6, #0]
 800a1a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1a8:	81a3      	strh	r3, [r4, #12]
 800a1aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a1ae:	e03e      	b.n	800a22e <__swsetup_r+0xba>
 800a1b0:	4b25      	ldr	r3, [pc, #148]	; (800a248 <__swsetup_r+0xd4>)
 800a1b2:	429c      	cmp	r4, r3
 800a1b4:	d101      	bne.n	800a1ba <__swsetup_r+0x46>
 800a1b6:	68ac      	ldr	r4, [r5, #8]
 800a1b8:	e7eb      	b.n	800a192 <__swsetup_r+0x1e>
 800a1ba:	4b24      	ldr	r3, [pc, #144]	; (800a24c <__swsetup_r+0xd8>)
 800a1bc:	429c      	cmp	r4, r3
 800a1be:	bf08      	it	eq
 800a1c0:	68ec      	ldreq	r4, [r5, #12]
 800a1c2:	e7e6      	b.n	800a192 <__swsetup_r+0x1e>
 800a1c4:	0751      	lsls	r1, r2, #29
 800a1c6:	d512      	bpl.n	800a1ee <__swsetup_r+0x7a>
 800a1c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a1ca:	b141      	cbz	r1, 800a1de <__swsetup_r+0x6a>
 800a1cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a1d0:	4299      	cmp	r1, r3
 800a1d2:	d002      	beq.n	800a1da <__swsetup_r+0x66>
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	f001 fb5d 	bl	800b894 <_free_r>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	6363      	str	r3, [r4, #52]	; 0x34
 800a1de:	89a3      	ldrh	r3, [r4, #12]
 800a1e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a1e4:	81a3      	strh	r3, [r4, #12]
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	6063      	str	r3, [r4, #4]
 800a1ea:	6923      	ldr	r3, [r4, #16]
 800a1ec:	6023      	str	r3, [r4, #0]
 800a1ee:	89a3      	ldrh	r3, [r4, #12]
 800a1f0:	f043 0308 	orr.w	r3, r3, #8
 800a1f4:	81a3      	strh	r3, [r4, #12]
 800a1f6:	6923      	ldr	r3, [r4, #16]
 800a1f8:	b94b      	cbnz	r3, 800a20e <__swsetup_r+0x9a>
 800a1fa:	89a3      	ldrh	r3, [r4, #12]
 800a1fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a200:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a204:	d003      	beq.n	800a20e <__swsetup_r+0x9a>
 800a206:	4621      	mov	r1, r4
 800a208:	4630      	mov	r0, r6
 800a20a:	f001 f811 	bl	800b230 <__smakebuf_r>
 800a20e:	89a2      	ldrh	r2, [r4, #12]
 800a210:	f012 0301 	ands.w	r3, r2, #1
 800a214:	d00c      	beq.n	800a230 <__swsetup_r+0xbc>
 800a216:	2300      	movs	r3, #0
 800a218:	60a3      	str	r3, [r4, #8]
 800a21a:	6963      	ldr	r3, [r4, #20]
 800a21c:	425b      	negs	r3, r3
 800a21e:	61a3      	str	r3, [r4, #24]
 800a220:	6923      	ldr	r3, [r4, #16]
 800a222:	b953      	cbnz	r3, 800a23a <__swsetup_r+0xc6>
 800a224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a228:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a22c:	d1ba      	bne.n	800a1a4 <__swsetup_r+0x30>
 800a22e:	bd70      	pop	{r4, r5, r6, pc}
 800a230:	0792      	lsls	r2, r2, #30
 800a232:	bf58      	it	pl
 800a234:	6963      	ldrpl	r3, [r4, #20]
 800a236:	60a3      	str	r3, [r4, #8]
 800a238:	e7f2      	b.n	800a220 <__swsetup_r+0xac>
 800a23a:	2000      	movs	r0, #0
 800a23c:	e7f7      	b.n	800a22e <__swsetup_r+0xba>
 800a23e:	bf00      	nop
 800a240:	20000120 	.word	0x20000120
 800a244:	0800c150 	.word	0x0800c150
 800a248:	0800c170 	.word	0x0800c170
 800a24c:	0800c130 	.word	0x0800c130

0800a250 <quorem>:
 800a250:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	6903      	ldr	r3, [r0, #16]
 800a256:	690c      	ldr	r4, [r1, #16]
 800a258:	42a3      	cmp	r3, r4
 800a25a:	4680      	mov	r8, r0
 800a25c:	f2c0 8082 	blt.w	800a364 <quorem+0x114>
 800a260:	3c01      	subs	r4, #1
 800a262:	f101 0714 	add.w	r7, r1, #20
 800a266:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a26a:	f100 0614 	add.w	r6, r0, #20
 800a26e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a272:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a276:	eb06 030c 	add.w	r3, r6, ip
 800a27a:	3501      	adds	r5, #1
 800a27c:	eb07 090c 	add.w	r9, r7, ip
 800a280:	9301      	str	r3, [sp, #4]
 800a282:	fbb0 f5f5 	udiv	r5, r0, r5
 800a286:	b395      	cbz	r5, 800a2ee <quorem+0x9e>
 800a288:	f04f 0a00 	mov.w	sl, #0
 800a28c:	4638      	mov	r0, r7
 800a28e:	46b6      	mov	lr, r6
 800a290:	46d3      	mov	fp, sl
 800a292:	f850 2b04 	ldr.w	r2, [r0], #4
 800a296:	b293      	uxth	r3, r2
 800a298:	fb05 a303 	mla	r3, r5, r3, sl
 800a29c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	ebab 0303 	sub.w	r3, fp, r3
 800a2a6:	0c12      	lsrs	r2, r2, #16
 800a2a8:	f8de b000 	ldr.w	fp, [lr]
 800a2ac:	fb05 a202 	mla	r2, r5, r2, sl
 800a2b0:	fa13 f38b 	uxtah	r3, r3, fp
 800a2b4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a2b8:	fa1f fb82 	uxth.w	fp, r2
 800a2bc:	f8de 2000 	ldr.w	r2, [lr]
 800a2c0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a2c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2c8:	b29b      	uxth	r3, r3
 800a2ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2ce:	4581      	cmp	r9, r0
 800a2d0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a2d4:	f84e 3b04 	str.w	r3, [lr], #4
 800a2d8:	d2db      	bcs.n	800a292 <quorem+0x42>
 800a2da:	f856 300c 	ldr.w	r3, [r6, ip]
 800a2de:	b933      	cbnz	r3, 800a2ee <quorem+0x9e>
 800a2e0:	9b01      	ldr	r3, [sp, #4]
 800a2e2:	3b04      	subs	r3, #4
 800a2e4:	429e      	cmp	r6, r3
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	d330      	bcc.n	800a34c <quorem+0xfc>
 800a2ea:	f8c8 4010 	str.w	r4, [r8, #16]
 800a2ee:	4640      	mov	r0, r8
 800a2f0:	f001 f9fc 	bl	800b6ec <__mcmp>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	db25      	blt.n	800a344 <quorem+0xf4>
 800a2f8:	3501      	adds	r5, #1
 800a2fa:	4630      	mov	r0, r6
 800a2fc:	f04f 0c00 	mov.w	ip, #0
 800a300:	f857 2b04 	ldr.w	r2, [r7], #4
 800a304:	f8d0 e000 	ldr.w	lr, [r0]
 800a308:	b293      	uxth	r3, r2
 800a30a:	ebac 0303 	sub.w	r3, ip, r3
 800a30e:	0c12      	lsrs	r2, r2, #16
 800a310:	fa13 f38e 	uxtah	r3, r3, lr
 800a314:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a318:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a31c:	b29b      	uxth	r3, r3
 800a31e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a322:	45b9      	cmp	r9, r7
 800a324:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a328:	f840 3b04 	str.w	r3, [r0], #4
 800a32c:	d2e8      	bcs.n	800a300 <quorem+0xb0>
 800a32e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a332:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a336:	b92a      	cbnz	r2, 800a344 <quorem+0xf4>
 800a338:	3b04      	subs	r3, #4
 800a33a:	429e      	cmp	r6, r3
 800a33c:	461a      	mov	r2, r3
 800a33e:	d30b      	bcc.n	800a358 <quorem+0x108>
 800a340:	f8c8 4010 	str.w	r4, [r8, #16]
 800a344:	4628      	mov	r0, r5
 800a346:	b003      	add	sp, #12
 800a348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a34c:	6812      	ldr	r2, [r2, #0]
 800a34e:	3b04      	subs	r3, #4
 800a350:	2a00      	cmp	r2, #0
 800a352:	d1ca      	bne.n	800a2ea <quorem+0x9a>
 800a354:	3c01      	subs	r4, #1
 800a356:	e7c5      	b.n	800a2e4 <quorem+0x94>
 800a358:	6812      	ldr	r2, [r2, #0]
 800a35a:	3b04      	subs	r3, #4
 800a35c:	2a00      	cmp	r2, #0
 800a35e:	d1ef      	bne.n	800a340 <quorem+0xf0>
 800a360:	3c01      	subs	r4, #1
 800a362:	e7ea      	b.n	800a33a <quorem+0xea>
 800a364:	2000      	movs	r0, #0
 800a366:	e7ee      	b.n	800a346 <quorem+0xf6>

0800a368 <_dtoa_r>:
 800a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36c:	ec57 6b10 	vmov	r6, r7, d0
 800a370:	b097      	sub	sp, #92	; 0x5c
 800a372:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a374:	9106      	str	r1, [sp, #24]
 800a376:	4604      	mov	r4, r0
 800a378:	920b      	str	r2, [sp, #44]	; 0x2c
 800a37a:	9312      	str	r3, [sp, #72]	; 0x48
 800a37c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a380:	e9cd 6700 	strd	r6, r7, [sp]
 800a384:	b93d      	cbnz	r5, 800a396 <_dtoa_r+0x2e>
 800a386:	2010      	movs	r0, #16
 800a388:	f000 ff92 	bl	800b2b0 <malloc>
 800a38c:	6260      	str	r0, [r4, #36]	; 0x24
 800a38e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a392:	6005      	str	r5, [r0, #0]
 800a394:	60c5      	str	r5, [r0, #12]
 800a396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a398:	6819      	ldr	r1, [r3, #0]
 800a39a:	b151      	cbz	r1, 800a3b2 <_dtoa_r+0x4a>
 800a39c:	685a      	ldr	r2, [r3, #4]
 800a39e:	604a      	str	r2, [r1, #4]
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	4093      	lsls	r3, r2
 800a3a4:	608b      	str	r3, [r1, #8]
 800a3a6:	4620      	mov	r0, r4
 800a3a8:	f000 ffbe 	bl	800b328 <_Bfree>
 800a3ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	601a      	str	r2, [r3, #0]
 800a3b2:	1e3b      	subs	r3, r7, #0
 800a3b4:	bfbb      	ittet	lt
 800a3b6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a3ba:	9301      	strlt	r3, [sp, #4]
 800a3bc:	2300      	movge	r3, #0
 800a3be:	2201      	movlt	r2, #1
 800a3c0:	bfac      	ite	ge
 800a3c2:	f8c8 3000 	strge.w	r3, [r8]
 800a3c6:	f8c8 2000 	strlt.w	r2, [r8]
 800a3ca:	4baf      	ldr	r3, [pc, #700]	; (800a688 <_dtoa_r+0x320>)
 800a3cc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a3d0:	ea33 0308 	bics.w	r3, r3, r8
 800a3d4:	d114      	bne.n	800a400 <_dtoa_r+0x98>
 800a3d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3d8:	f242 730f 	movw	r3, #9999	; 0x270f
 800a3dc:	6013      	str	r3, [r2, #0]
 800a3de:	9b00      	ldr	r3, [sp, #0]
 800a3e0:	b923      	cbnz	r3, 800a3ec <_dtoa_r+0x84>
 800a3e2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a3e6:	2800      	cmp	r0, #0
 800a3e8:	f000 8542 	beq.w	800ae70 <_dtoa_r+0xb08>
 800a3ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3ee:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a69c <_dtoa_r+0x334>
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	f000 8544 	beq.w	800ae80 <_dtoa_r+0xb18>
 800a3f8:	f10b 0303 	add.w	r3, fp, #3
 800a3fc:	f000 bd3e 	b.w	800ae7c <_dtoa_r+0xb14>
 800a400:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a404:	2200      	movs	r2, #0
 800a406:	2300      	movs	r3, #0
 800a408:	4630      	mov	r0, r6
 800a40a:	4639      	mov	r1, r7
 800a40c:	f7f6 fb5c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a410:	4681      	mov	r9, r0
 800a412:	b168      	cbz	r0, 800a430 <_dtoa_r+0xc8>
 800a414:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a416:	2301      	movs	r3, #1
 800a418:	6013      	str	r3, [r2, #0]
 800a41a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	f000 8524 	beq.w	800ae6a <_dtoa_r+0xb02>
 800a422:	4b9a      	ldr	r3, [pc, #616]	; (800a68c <_dtoa_r+0x324>)
 800a424:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a426:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800a42a:	6013      	str	r3, [r2, #0]
 800a42c:	f000 bd28 	b.w	800ae80 <_dtoa_r+0xb18>
 800a430:	aa14      	add	r2, sp, #80	; 0x50
 800a432:	a915      	add	r1, sp, #84	; 0x54
 800a434:	ec47 6b10 	vmov	d0, r6, r7
 800a438:	4620      	mov	r0, r4
 800a43a:	f001 f9ce 	bl	800b7da <__d2b>
 800a43e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a442:	9004      	str	r0, [sp, #16]
 800a444:	2d00      	cmp	r5, #0
 800a446:	d07c      	beq.n	800a542 <_dtoa_r+0x1da>
 800a448:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a44c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a450:	46b2      	mov	sl, r6
 800a452:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a45a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a45e:	2200      	movs	r2, #0
 800a460:	4b8b      	ldr	r3, [pc, #556]	; (800a690 <_dtoa_r+0x328>)
 800a462:	4650      	mov	r0, sl
 800a464:	4659      	mov	r1, fp
 800a466:	f7f5 ff0f 	bl	8000288 <__aeabi_dsub>
 800a46a:	a381      	add	r3, pc, #516	; (adr r3, 800a670 <_dtoa_r+0x308>)
 800a46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a470:	f7f6 f8c2 	bl	80005f8 <__aeabi_dmul>
 800a474:	a380      	add	r3, pc, #512	; (adr r3, 800a678 <_dtoa_r+0x310>)
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	f7f5 ff07 	bl	800028c <__adddf3>
 800a47e:	4606      	mov	r6, r0
 800a480:	4628      	mov	r0, r5
 800a482:	460f      	mov	r7, r1
 800a484:	f7f6 f84e 	bl	8000524 <__aeabi_i2d>
 800a488:	a37d      	add	r3, pc, #500	; (adr r3, 800a680 <_dtoa_r+0x318>)
 800a48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a48e:	f7f6 f8b3 	bl	80005f8 <__aeabi_dmul>
 800a492:	4602      	mov	r2, r0
 800a494:	460b      	mov	r3, r1
 800a496:	4630      	mov	r0, r6
 800a498:	4639      	mov	r1, r7
 800a49a:	f7f5 fef7 	bl	800028c <__adddf3>
 800a49e:	4606      	mov	r6, r0
 800a4a0:	460f      	mov	r7, r1
 800a4a2:	f7f6 fb59 	bl	8000b58 <__aeabi_d2iz>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	4682      	mov	sl, r0
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	4630      	mov	r0, r6
 800a4ae:	4639      	mov	r1, r7
 800a4b0:	f7f6 fb14 	bl	8000adc <__aeabi_dcmplt>
 800a4b4:	b148      	cbz	r0, 800a4ca <_dtoa_r+0x162>
 800a4b6:	4650      	mov	r0, sl
 800a4b8:	f7f6 f834 	bl	8000524 <__aeabi_i2d>
 800a4bc:	4632      	mov	r2, r6
 800a4be:	463b      	mov	r3, r7
 800a4c0:	f7f6 fb02 	bl	8000ac8 <__aeabi_dcmpeq>
 800a4c4:	b908      	cbnz	r0, 800a4ca <_dtoa_r+0x162>
 800a4c6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a4ca:	f1ba 0f16 	cmp.w	sl, #22
 800a4ce:	d859      	bhi.n	800a584 <_dtoa_r+0x21c>
 800a4d0:	4970      	ldr	r1, [pc, #448]	; (800a694 <_dtoa_r+0x32c>)
 800a4d2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a4d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a4da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4de:	f7f6 fb1b 	bl	8000b18 <__aeabi_dcmpgt>
 800a4e2:	2800      	cmp	r0, #0
 800a4e4:	d050      	beq.n	800a588 <_dtoa_r+0x220>
 800a4e6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800a4ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a4f0:	1b5d      	subs	r5, r3, r5
 800a4f2:	f1b5 0801 	subs.w	r8, r5, #1
 800a4f6:	bf49      	itett	mi
 800a4f8:	f1c5 0301 	rsbmi	r3, r5, #1
 800a4fc:	2300      	movpl	r3, #0
 800a4fe:	9305      	strmi	r3, [sp, #20]
 800a500:	f04f 0800 	movmi.w	r8, #0
 800a504:	bf58      	it	pl
 800a506:	9305      	strpl	r3, [sp, #20]
 800a508:	f1ba 0f00 	cmp.w	sl, #0
 800a50c:	db3e      	blt.n	800a58c <_dtoa_r+0x224>
 800a50e:	2300      	movs	r3, #0
 800a510:	44d0      	add	r8, sl
 800a512:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a516:	9307      	str	r3, [sp, #28]
 800a518:	9b06      	ldr	r3, [sp, #24]
 800a51a:	2b09      	cmp	r3, #9
 800a51c:	f200 8090 	bhi.w	800a640 <_dtoa_r+0x2d8>
 800a520:	2b05      	cmp	r3, #5
 800a522:	bfc4      	itt	gt
 800a524:	3b04      	subgt	r3, #4
 800a526:	9306      	strgt	r3, [sp, #24]
 800a528:	9b06      	ldr	r3, [sp, #24]
 800a52a:	f1a3 0302 	sub.w	r3, r3, #2
 800a52e:	bfcc      	ite	gt
 800a530:	2500      	movgt	r5, #0
 800a532:	2501      	movle	r5, #1
 800a534:	2b03      	cmp	r3, #3
 800a536:	f200 808f 	bhi.w	800a658 <_dtoa_r+0x2f0>
 800a53a:	e8df f003 	tbb	[pc, r3]
 800a53e:	7f7d      	.short	0x7f7d
 800a540:	7131      	.short	0x7131
 800a542:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a546:	441d      	add	r5, r3
 800a548:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a54c:	2820      	cmp	r0, #32
 800a54e:	dd13      	ble.n	800a578 <_dtoa_r+0x210>
 800a550:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a554:	9b00      	ldr	r3, [sp, #0]
 800a556:	fa08 f800 	lsl.w	r8, r8, r0
 800a55a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a55e:	fa23 f000 	lsr.w	r0, r3, r0
 800a562:	ea48 0000 	orr.w	r0, r8, r0
 800a566:	f7f5 ffcd 	bl	8000504 <__aeabi_ui2d>
 800a56a:	2301      	movs	r3, #1
 800a56c:	4682      	mov	sl, r0
 800a56e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a572:	3d01      	subs	r5, #1
 800a574:	9313      	str	r3, [sp, #76]	; 0x4c
 800a576:	e772      	b.n	800a45e <_dtoa_r+0xf6>
 800a578:	9b00      	ldr	r3, [sp, #0]
 800a57a:	f1c0 0020 	rsb	r0, r0, #32
 800a57e:	fa03 f000 	lsl.w	r0, r3, r0
 800a582:	e7f0      	b.n	800a566 <_dtoa_r+0x1fe>
 800a584:	2301      	movs	r3, #1
 800a586:	e7b1      	b.n	800a4ec <_dtoa_r+0x184>
 800a588:	900f      	str	r0, [sp, #60]	; 0x3c
 800a58a:	e7b0      	b.n	800a4ee <_dtoa_r+0x186>
 800a58c:	9b05      	ldr	r3, [sp, #20]
 800a58e:	eba3 030a 	sub.w	r3, r3, sl
 800a592:	9305      	str	r3, [sp, #20]
 800a594:	f1ca 0300 	rsb	r3, sl, #0
 800a598:	9307      	str	r3, [sp, #28]
 800a59a:	2300      	movs	r3, #0
 800a59c:	930e      	str	r3, [sp, #56]	; 0x38
 800a59e:	e7bb      	b.n	800a518 <_dtoa_r+0x1b0>
 800a5a0:	2301      	movs	r3, #1
 800a5a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	dd59      	ble.n	800a65e <_dtoa_r+0x2f6>
 800a5aa:	9302      	str	r3, [sp, #8]
 800a5ac:	4699      	mov	r9, r3
 800a5ae:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	6072      	str	r2, [r6, #4]
 800a5b4:	2204      	movs	r2, #4
 800a5b6:	f102 0014 	add.w	r0, r2, #20
 800a5ba:	4298      	cmp	r0, r3
 800a5bc:	6871      	ldr	r1, [r6, #4]
 800a5be:	d953      	bls.n	800a668 <_dtoa_r+0x300>
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	f000 fe7d 	bl	800b2c0 <_Balloc>
 800a5c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5c8:	6030      	str	r0, [r6, #0]
 800a5ca:	f1b9 0f0e 	cmp.w	r9, #14
 800a5ce:	f8d3 b000 	ldr.w	fp, [r3]
 800a5d2:	f200 80e6 	bhi.w	800a7a2 <_dtoa_r+0x43a>
 800a5d6:	2d00      	cmp	r5, #0
 800a5d8:	f000 80e3 	beq.w	800a7a2 <_dtoa_r+0x43a>
 800a5dc:	ed9d 7b00 	vldr	d7, [sp]
 800a5e0:	f1ba 0f00 	cmp.w	sl, #0
 800a5e4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a5e8:	dd74      	ble.n	800a6d4 <_dtoa_r+0x36c>
 800a5ea:	4a2a      	ldr	r2, [pc, #168]	; (800a694 <_dtoa_r+0x32c>)
 800a5ec:	f00a 030f 	and.w	r3, sl, #15
 800a5f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a5f4:	ed93 7b00 	vldr	d7, [r3]
 800a5f8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a5fc:	06f0      	lsls	r0, r6, #27
 800a5fe:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a602:	d565      	bpl.n	800a6d0 <_dtoa_r+0x368>
 800a604:	4b24      	ldr	r3, [pc, #144]	; (800a698 <_dtoa_r+0x330>)
 800a606:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a60a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a60e:	f7f6 f91d 	bl	800084c <__aeabi_ddiv>
 800a612:	e9cd 0100 	strd	r0, r1, [sp]
 800a616:	f006 060f 	and.w	r6, r6, #15
 800a61a:	2503      	movs	r5, #3
 800a61c:	4f1e      	ldr	r7, [pc, #120]	; (800a698 <_dtoa_r+0x330>)
 800a61e:	e04c      	b.n	800a6ba <_dtoa_r+0x352>
 800a620:	2301      	movs	r3, #1
 800a622:	930a      	str	r3, [sp, #40]	; 0x28
 800a624:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a626:	4453      	add	r3, sl
 800a628:	f103 0901 	add.w	r9, r3, #1
 800a62c:	9302      	str	r3, [sp, #8]
 800a62e:	464b      	mov	r3, r9
 800a630:	2b01      	cmp	r3, #1
 800a632:	bfb8      	it	lt
 800a634:	2301      	movlt	r3, #1
 800a636:	e7ba      	b.n	800a5ae <_dtoa_r+0x246>
 800a638:	2300      	movs	r3, #0
 800a63a:	e7b2      	b.n	800a5a2 <_dtoa_r+0x23a>
 800a63c:	2300      	movs	r3, #0
 800a63e:	e7f0      	b.n	800a622 <_dtoa_r+0x2ba>
 800a640:	2501      	movs	r5, #1
 800a642:	2300      	movs	r3, #0
 800a644:	9306      	str	r3, [sp, #24]
 800a646:	950a      	str	r5, [sp, #40]	; 0x28
 800a648:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a64c:	9302      	str	r3, [sp, #8]
 800a64e:	4699      	mov	r9, r3
 800a650:	2200      	movs	r2, #0
 800a652:	2312      	movs	r3, #18
 800a654:	920b      	str	r2, [sp, #44]	; 0x2c
 800a656:	e7aa      	b.n	800a5ae <_dtoa_r+0x246>
 800a658:	2301      	movs	r3, #1
 800a65a:	930a      	str	r3, [sp, #40]	; 0x28
 800a65c:	e7f4      	b.n	800a648 <_dtoa_r+0x2e0>
 800a65e:	2301      	movs	r3, #1
 800a660:	9302      	str	r3, [sp, #8]
 800a662:	4699      	mov	r9, r3
 800a664:	461a      	mov	r2, r3
 800a666:	e7f5      	b.n	800a654 <_dtoa_r+0x2ec>
 800a668:	3101      	adds	r1, #1
 800a66a:	6071      	str	r1, [r6, #4]
 800a66c:	0052      	lsls	r2, r2, #1
 800a66e:	e7a2      	b.n	800a5b6 <_dtoa_r+0x24e>
 800a670:	636f4361 	.word	0x636f4361
 800a674:	3fd287a7 	.word	0x3fd287a7
 800a678:	8b60c8b3 	.word	0x8b60c8b3
 800a67c:	3fc68a28 	.word	0x3fc68a28
 800a680:	509f79fb 	.word	0x509f79fb
 800a684:	3fd34413 	.word	0x3fd34413
 800a688:	7ff00000 	.word	0x7ff00000
 800a68c:	0800c0fd 	.word	0x0800c0fd
 800a690:	3ff80000 	.word	0x3ff80000
 800a694:	0800c1b8 	.word	0x0800c1b8
 800a698:	0800c190 	.word	0x0800c190
 800a69c:	0800c129 	.word	0x0800c129
 800a6a0:	07f1      	lsls	r1, r6, #31
 800a6a2:	d508      	bpl.n	800a6b6 <_dtoa_r+0x34e>
 800a6a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a6a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6ac:	f7f5 ffa4 	bl	80005f8 <__aeabi_dmul>
 800a6b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a6b4:	3501      	adds	r5, #1
 800a6b6:	1076      	asrs	r6, r6, #1
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	2e00      	cmp	r6, #0
 800a6bc:	d1f0      	bne.n	800a6a0 <_dtoa_r+0x338>
 800a6be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a6c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6c6:	f7f6 f8c1 	bl	800084c <__aeabi_ddiv>
 800a6ca:	e9cd 0100 	strd	r0, r1, [sp]
 800a6ce:	e01a      	b.n	800a706 <_dtoa_r+0x39e>
 800a6d0:	2502      	movs	r5, #2
 800a6d2:	e7a3      	b.n	800a61c <_dtoa_r+0x2b4>
 800a6d4:	f000 80a0 	beq.w	800a818 <_dtoa_r+0x4b0>
 800a6d8:	f1ca 0600 	rsb	r6, sl, #0
 800a6dc:	4b9f      	ldr	r3, [pc, #636]	; (800a95c <_dtoa_r+0x5f4>)
 800a6de:	4fa0      	ldr	r7, [pc, #640]	; (800a960 <_dtoa_r+0x5f8>)
 800a6e0:	f006 020f 	and.w	r2, r6, #15
 800a6e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a6f0:	f7f5 ff82 	bl	80005f8 <__aeabi_dmul>
 800a6f4:	e9cd 0100 	strd	r0, r1, [sp]
 800a6f8:	1136      	asrs	r6, r6, #4
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	2502      	movs	r5, #2
 800a6fe:	2e00      	cmp	r6, #0
 800a700:	d17f      	bne.n	800a802 <_dtoa_r+0x49a>
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1e1      	bne.n	800a6ca <_dtoa_r+0x362>
 800a706:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a708:	2b00      	cmp	r3, #0
 800a70a:	f000 8087 	beq.w	800a81c <_dtoa_r+0x4b4>
 800a70e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a712:	2200      	movs	r2, #0
 800a714:	4b93      	ldr	r3, [pc, #588]	; (800a964 <_dtoa_r+0x5fc>)
 800a716:	4630      	mov	r0, r6
 800a718:	4639      	mov	r1, r7
 800a71a:	f7f6 f9df 	bl	8000adc <__aeabi_dcmplt>
 800a71e:	2800      	cmp	r0, #0
 800a720:	d07c      	beq.n	800a81c <_dtoa_r+0x4b4>
 800a722:	f1b9 0f00 	cmp.w	r9, #0
 800a726:	d079      	beq.n	800a81c <_dtoa_r+0x4b4>
 800a728:	9b02      	ldr	r3, [sp, #8]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	dd35      	ble.n	800a79a <_dtoa_r+0x432>
 800a72e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a732:	9308      	str	r3, [sp, #32]
 800a734:	4639      	mov	r1, r7
 800a736:	2200      	movs	r2, #0
 800a738:	4b8b      	ldr	r3, [pc, #556]	; (800a968 <_dtoa_r+0x600>)
 800a73a:	4630      	mov	r0, r6
 800a73c:	f7f5 ff5c 	bl	80005f8 <__aeabi_dmul>
 800a740:	e9cd 0100 	strd	r0, r1, [sp]
 800a744:	9f02      	ldr	r7, [sp, #8]
 800a746:	3501      	adds	r5, #1
 800a748:	4628      	mov	r0, r5
 800a74a:	f7f5 feeb 	bl	8000524 <__aeabi_i2d>
 800a74e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a752:	f7f5 ff51 	bl	80005f8 <__aeabi_dmul>
 800a756:	2200      	movs	r2, #0
 800a758:	4b84      	ldr	r3, [pc, #528]	; (800a96c <_dtoa_r+0x604>)
 800a75a:	f7f5 fd97 	bl	800028c <__adddf3>
 800a75e:	4605      	mov	r5, r0
 800a760:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a764:	2f00      	cmp	r7, #0
 800a766:	d15d      	bne.n	800a824 <_dtoa_r+0x4bc>
 800a768:	2200      	movs	r2, #0
 800a76a:	4b81      	ldr	r3, [pc, #516]	; (800a970 <_dtoa_r+0x608>)
 800a76c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a770:	f7f5 fd8a 	bl	8000288 <__aeabi_dsub>
 800a774:	462a      	mov	r2, r5
 800a776:	4633      	mov	r3, r6
 800a778:	e9cd 0100 	strd	r0, r1, [sp]
 800a77c:	f7f6 f9cc 	bl	8000b18 <__aeabi_dcmpgt>
 800a780:	2800      	cmp	r0, #0
 800a782:	f040 8288 	bne.w	800ac96 <_dtoa_r+0x92e>
 800a786:	462a      	mov	r2, r5
 800a788:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a78c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a790:	f7f6 f9a4 	bl	8000adc <__aeabi_dcmplt>
 800a794:	2800      	cmp	r0, #0
 800a796:	f040 827c 	bne.w	800ac92 <_dtoa_r+0x92a>
 800a79a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a79e:	e9cd 2300 	strd	r2, r3, [sp]
 800a7a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	f2c0 8150 	blt.w	800aa4a <_dtoa_r+0x6e2>
 800a7aa:	f1ba 0f0e 	cmp.w	sl, #14
 800a7ae:	f300 814c 	bgt.w	800aa4a <_dtoa_r+0x6e2>
 800a7b2:	4b6a      	ldr	r3, [pc, #424]	; (800a95c <_dtoa_r+0x5f4>)
 800a7b4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a7b8:	ed93 7b00 	vldr	d7, [r3]
 800a7bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a7c4:	f280 80d8 	bge.w	800a978 <_dtoa_r+0x610>
 800a7c8:	f1b9 0f00 	cmp.w	r9, #0
 800a7cc:	f300 80d4 	bgt.w	800a978 <_dtoa_r+0x610>
 800a7d0:	f040 825e 	bne.w	800ac90 <_dtoa_r+0x928>
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	4b66      	ldr	r3, [pc, #408]	; (800a970 <_dtoa_r+0x608>)
 800a7d8:	ec51 0b17 	vmov	r0, r1, d7
 800a7dc:	f7f5 ff0c 	bl	80005f8 <__aeabi_dmul>
 800a7e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7e4:	f7f6 f98e 	bl	8000b04 <__aeabi_dcmpge>
 800a7e8:	464f      	mov	r7, r9
 800a7ea:	464e      	mov	r6, r9
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	f040 8234 	bne.w	800ac5a <_dtoa_r+0x8f2>
 800a7f2:	2331      	movs	r3, #49	; 0x31
 800a7f4:	f10b 0501 	add.w	r5, fp, #1
 800a7f8:	f88b 3000 	strb.w	r3, [fp]
 800a7fc:	f10a 0a01 	add.w	sl, sl, #1
 800a800:	e22f      	b.n	800ac62 <_dtoa_r+0x8fa>
 800a802:	07f2      	lsls	r2, r6, #31
 800a804:	d505      	bpl.n	800a812 <_dtoa_r+0x4aa>
 800a806:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a80a:	f7f5 fef5 	bl	80005f8 <__aeabi_dmul>
 800a80e:	3501      	adds	r5, #1
 800a810:	2301      	movs	r3, #1
 800a812:	1076      	asrs	r6, r6, #1
 800a814:	3708      	adds	r7, #8
 800a816:	e772      	b.n	800a6fe <_dtoa_r+0x396>
 800a818:	2502      	movs	r5, #2
 800a81a:	e774      	b.n	800a706 <_dtoa_r+0x39e>
 800a81c:	f8cd a020 	str.w	sl, [sp, #32]
 800a820:	464f      	mov	r7, r9
 800a822:	e791      	b.n	800a748 <_dtoa_r+0x3e0>
 800a824:	4b4d      	ldr	r3, [pc, #308]	; (800a95c <_dtoa_r+0x5f4>)
 800a826:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a82a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a82e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a830:	2b00      	cmp	r3, #0
 800a832:	d047      	beq.n	800a8c4 <_dtoa_r+0x55c>
 800a834:	4602      	mov	r2, r0
 800a836:	460b      	mov	r3, r1
 800a838:	2000      	movs	r0, #0
 800a83a:	494e      	ldr	r1, [pc, #312]	; (800a974 <_dtoa_r+0x60c>)
 800a83c:	f7f6 f806 	bl	800084c <__aeabi_ddiv>
 800a840:	462a      	mov	r2, r5
 800a842:	4633      	mov	r3, r6
 800a844:	f7f5 fd20 	bl	8000288 <__aeabi_dsub>
 800a848:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a84c:	465d      	mov	r5, fp
 800a84e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a852:	f7f6 f981 	bl	8000b58 <__aeabi_d2iz>
 800a856:	4606      	mov	r6, r0
 800a858:	f7f5 fe64 	bl	8000524 <__aeabi_i2d>
 800a85c:	4602      	mov	r2, r0
 800a85e:	460b      	mov	r3, r1
 800a860:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a864:	f7f5 fd10 	bl	8000288 <__aeabi_dsub>
 800a868:	3630      	adds	r6, #48	; 0x30
 800a86a:	f805 6b01 	strb.w	r6, [r5], #1
 800a86e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a872:	e9cd 0100 	strd	r0, r1, [sp]
 800a876:	f7f6 f931 	bl	8000adc <__aeabi_dcmplt>
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d163      	bne.n	800a946 <_dtoa_r+0x5de>
 800a87e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a882:	2000      	movs	r0, #0
 800a884:	4937      	ldr	r1, [pc, #220]	; (800a964 <_dtoa_r+0x5fc>)
 800a886:	f7f5 fcff 	bl	8000288 <__aeabi_dsub>
 800a88a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a88e:	f7f6 f925 	bl	8000adc <__aeabi_dcmplt>
 800a892:	2800      	cmp	r0, #0
 800a894:	f040 80b7 	bne.w	800aa06 <_dtoa_r+0x69e>
 800a898:	eba5 030b 	sub.w	r3, r5, fp
 800a89c:	429f      	cmp	r7, r3
 800a89e:	f77f af7c 	ble.w	800a79a <_dtoa_r+0x432>
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	4b30      	ldr	r3, [pc, #192]	; (800a968 <_dtoa_r+0x600>)
 800a8a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a8aa:	f7f5 fea5 	bl	80005f8 <__aeabi_dmul>
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a8b4:	4b2c      	ldr	r3, [pc, #176]	; (800a968 <_dtoa_r+0x600>)
 800a8b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ba:	f7f5 fe9d 	bl	80005f8 <__aeabi_dmul>
 800a8be:	e9cd 0100 	strd	r0, r1, [sp]
 800a8c2:	e7c4      	b.n	800a84e <_dtoa_r+0x4e6>
 800a8c4:	462a      	mov	r2, r5
 800a8c6:	4633      	mov	r3, r6
 800a8c8:	f7f5 fe96 	bl	80005f8 <__aeabi_dmul>
 800a8cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a8d0:	eb0b 0507 	add.w	r5, fp, r7
 800a8d4:	465e      	mov	r6, fp
 800a8d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8da:	f7f6 f93d 	bl	8000b58 <__aeabi_d2iz>
 800a8de:	4607      	mov	r7, r0
 800a8e0:	f7f5 fe20 	bl	8000524 <__aeabi_i2d>
 800a8e4:	3730      	adds	r7, #48	; 0x30
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ee:	f7f5 fccb 	bl	8000288 <__aeabi_dsub>
 800a8f2:	f806 7b01 	strb.w	r7, [r6], #1
 800a8f6:	42ae      	cmp	r6, r5
 800a8f8:	e9cd 0100 	strd	r0, r1, [sp]
 800a8fc:	f04f 0200 	mov.w	r2, #0
 800a900:	d126      	bne.n	800a950 <_dtoa_r+0x5e8>
 800a902:	4b1c      	ldr	r3, [pc, #112]	; (800a974 <_dtoa_r+0x60c>)
 800a904:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a908:	f7f5 fcc0 	bl	800028c <__adddf3>
 800a90c:	4602      	mov	r2, r0
 800a90e:	460b      	mov	r3, r1
 800a910:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a914:	f7f6 f900 	bl	8000b18 <__aeabi_dcmpgt>
 800a918:	2800      	cmp	r0, #0
 800a91a:	d174      	bne.n	800aa06 <_dtoa_r+0x69e>
 800a91c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a920:	2000      	movs	r0, #0
 800a922:	4914      	ldr	r1, [pc, #80]	; (800a974 <_dtoa_r+0x60c>)
 800a924:	f7f5 fcb0 	bl	8000288 <__aeabi_dsub>
 800a928:	4602      	mov	r2, r0
 800a92a:	460b      	mov	r3, r1
 800a92c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a930:	f7f6 f8d4 	bl	8000adc <__aeabi_dcmplt>
 800a934:	2800      	cmp	r0, #0
 800a936:	f43f af30 	beq.w	800a79a <_dtoa_r+0x432>
 800a93a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a93e:	2b30      	cmp	r3, #48	; 0x30
 800a940:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800a944:	d002      	beq.n	800a94c <_dtoa_r+0x5e4>
 800a946:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a94a:	e04a      	b.n	800a9e2 <_dtoa_r+0x67a>
 800a94c:	4615      	mov	r5, r2
 800a94e:	e7f4      	b.n	800a93a <_dtoa_r+0x5d2>
 800a950:	4b05      	ldr	r3, [pc, #20]	; (800a968 <_dtoa_r+0x600>)
 800a952:	f7f5 fe51 	bl	80005f8 <__aeabi_dmul>
 800a956:	e9cd 0100 	strd	r0, r1, [sp]
 800a95a:	e7bc      	b.n	800a8d6 <_dtoa_r+0x56e>
 800a95c:	0800c1b8 	.word	0x0800c1b8
 800a960:	0800c190 	.word	0x0800c190
 800a964:	3ff00000 	.word	0x3ff00000
 800a968:	40240000 	.word	0x40240000
 800a96c:	401c0000 	.word	0x401c0000
 800a970:	40140000 	.word	0x40140000
 800a974:	3fe00000 	.word	0x3fe00000
 800a978:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a97c:	465d      	mov	r5, fp
 800a97e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a982:	4630      	mov	r0, r6
 800a984:	4639      	mov	r1, r7
 800a986:	f7f5 ff61 	bl	800084c <__aeabi_ddiv>
 800a98a:	f7f6 f8e5 	bl	8000b58 <__aeabi_d2iz>
 800a98e:	4680      	mov	r8, r0
 800a990:	f7f5 fdc8 	bl	8000524 <__aeabi_i2d>
 800a994:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a998:	f7f5 fe2e 	bl	80005f8 <__aeabi_dmul>
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	4639      	mov	r1, r7
 800a9a4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a9a8:	f7f5 fc6e 	bl	8000288 <__aeabi_dsub>
 800a9ac:	f805 6b01 	strb.w	r6, [r5], #1
 800a9b0:	eba5 060b 	sub.w	r6, r5, fp
 800a9b4:	45b1      	cmp	r9, r6
 800a9b6:	4602      	mov	r2, r0
 800a9b8:	460b      	mov	r3, r1
 800a9ba:	d139      	bne.n	800aa30 <_dtoa_r+0x6c8>
 800a9bc:	f7f5 fc66 	bl	800028c <__adddf3>
 800a9c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	460f      	mov	r7, r1
 800a9c8:	f7f6 f8a6 	bl	8000b18 <__aeabi_dcmpgt>
 800a9cc:	b9c8      	cbnz	r0, 800aa02 <_dtoa_r+0x69a>
 800a9ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	4639      	mov	r1, r7
 800a9d6:	f7f6 f877 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9da:	b110      	cbz	r0, 800a9e2 <_dtoa_r+0x67a>
 800a9dc:	f018 0f01 	tst.w	r8, #1
 800a9e0:	d10f      	bne.n	800aa02 <_dtoa_r+0x69a>
 800a9e2:	9904      	ldr	r1, [sp, #16]
 800a9e4:	4620      	mov	r0, r4
 800a9e6:	f000 fc9f 	bl	800b328 <_Bfree>
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a9ee:	702b      	strb	r3, [r5, #0]
 800a9f0:	f10a 0301 	add.w	r3, sl, #1
 800a9f4:	6013      	str	r3, [r2, #0]
 800a9f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 8241 	beq.w	800ae80 <_dtoa_r+0xb18>
 800a9fe:	601d      	str	r5, [r3, #0]
 800aa00:	e23e      	b.n	800ae80 <_dtoa_r+0xb18>
 800aa02:	f8cd a020 	str.w	sl, [sp, #32]
 800aa06:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800aa0a:	2a39      	cmp	r2, #57	; 0x39
 800aa0c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800aa10:	d108      	bne.n	800aa24 <_dtoa_r+0x6bc>
 800aa12:	459b      	cmp	fp, r3
 800aa14:	d10a      	bne.n	800aa2c <_dtoa_r+0x6c4>
 800aa16:	9b08      	ldr	r3, [sp, #32]
 800aa18:	3301      	adds	r3, #1
 800aa1a:	9308      	str	r3, [sp, #32]
 800aa1c:	2330      	movs	r3, #48	; 0x30
 800aa1e:	f88b 3000 	strb.w	r3, [fp]
 800aa22:	465b      	mov	r3, fp
 800aa24:	781a      	ldrb	r2, [r3, #0]
 800aa26:	3201      	adds	r2, #1
 800aa28:	701a      	strb	r2, [r3, #0]
 800aa2a:	e78c      	b.n	800a946 <_dtoa_r+0x5de>
 800aa2c:	461d      	mov	r5, r3
 800aa2e:	e7ea      	b.n	800aa06 <_dtoa_r+0x69e>
 800aa30:	2200      	movs	r2, #0
 800aa32:	4b9b      	ldr	r3, [pc, #620]	; (800aca0 <_dtoa_r+0x938>)
 800aa34:	f7f5 fde0 	bl	80005f8 <__aeabi_dmul>
 800aa38:	2200      	movs	r2, #0
 800aa3a:	2300      	movs	r3, #0
 800aa3c:	4606      	mov	r6, r0
 800aa3e:	460f      	mov	r7, r1
 800aa40:	f7f6 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d09a      	beq.n	800a97e <_dtoa_r+0x616>
 800aa48:	e7cb      	b.n	800a9e2 <_dtoa_r+0x67a>
 800aa4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa4c:	2a00      	cmp	r2, #0
 800aa4e:	f000 808b 	beq.w	800ab68 <_dtoa_r+0x800>
 800aa52:	9a06      	ldr	r2, [sp, #24]
 800aa54:	2a01      	cmp	r2, #1
 800aa56:	dc6e      	bgt.n	800ab36 <_dtoa_r+0x7ce>
 800aa58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aa5a:	2a00      	cmp	r2, #0
 800aa5c:	d067      	beq.n	800ab2e <_dtoa_r+0x7c6>
 800aa5e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aa62:	9f07      	ldr	r7, [sp, #28]
 800aa64:	9d05      	ldr	r5, [sp, #20]
 800aa66:	9a05      	ldr	r2, [sp, #20]
 800aa68:	2101      	movs	r1, #1
 800aa6a:	441a      	add	r2, r3
 800aa6c:	4620      	mov	r0, r4
 800aa6e:	9205      	str	r2, [sp, #20]
 800aa70:	4498      	add	r8, r3
 800aa72:	f000 fcf9 	bl	800b468 <__i2b>
 800aa76:	4606      	mov	r6, r0
 800aa78:	2d00      	cmp	r5, #0
 800aa7a:	dd0c      	ble.n	800aa96 <_dtoa_r+0x72e>
 800aa7c:	f1b8 0f00 	cmp.w	r8, #0
 800aa80:	dd09      	ble.n	800aa96 <_dtoa_r+0x72e>
 800aa82:	4545      	cmp	r5, r8
 800aa84:	9a05      	ldr	r2, [sp, #20]
 800aa86:	462b      	mov	r3, r5
 800aa88:	bfa8      	it	ge
 800aa8a:	4643      	movge	r3, r8
 800aa8c:	1ad2      	subs	r2, r2, r3
 800aa8e:	9205      	str	r2, [sp, #20]
 800aa90:	1aed      	subs	r5, r5, r3
 800aa92:	eba8 0803 	sub.w	r8, r8, r3
 800aa96:	9b07      	ldr	r3, [sp, #28]
 800aa98:	b1eb      	cbz	r3, 800aad6 <_dtoa_r+0x76e>
 800aa9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d067      	beq.n	800ab70 <_dtoa_r+0x808>
 800aaa0:	b18f      	cbz	r7, 800aac6 <_dtoa_r+0x75e>
 800aaa2:	4631      	mov	r1, r6
 800aaa4:	463a      	mov	r2, r7
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f000 fd7e 	bl	800b5a8 <__pow5mult>
 800aaac:	9a04      	ldr	r2, [sp, #16]
 800aaae:	4601      	mov	r1, r0
 800aab0:	4606      	mov	r6, r0
 800aab2:	4620      	mov	r0, r4
 800aab4:	f000 fce1 	bl	800b47a <__multiply>
 800aab8:	9904      	ldr	r1, [sp, #16]
 800aaba:	9008      	str	r0, [sp, #32]
 800aabc:	4620      	mov	r0, r4
 800aabe:	f000 fc33 	bl	800b328 <_Bfree>
 800aac2:	9b08      	ldr	r3, [sp, #32]
 800aac4:	9304      	str	r3, [sp, #16]
 800aac6:	9b07      	ldr	r3, [sp, #28]
 800aac8:	1bda      	subs	r2, r3, r7
 800aaca:	d004      	beq.n	800aad6 <_dtoa_r+0x76e>
 800aacc:	9904      	ldr	r1, [sp, #16]
 800aace:	4620      	mov	r0, r4
 800aad0:	f000 fd6a 	bl	800b5a8 <__pow5mult>
 800aad4:	9004      	str	r0, [sp, #16]
 800aad6:	2101      	movs	r1, #1
 800aad8:	4620      	mov	r0, r4
 800aada:	f000 fcc5 	bl	800b468 <__i2b>
 800aade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aae0:	4607      	mov	r7, r0
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	f000 81d0 	beq.w	800ae88 <_dtoa_r+0xb20>
 800aae8:	461a      	mov	r2, r3
 800aaea:	4601      	mov	r1, r0
 800aaec:	4620      	mov	r0, r4
 800aaee:	f000 fd5b 	bl	800b5a8 <__pow5mult>
 800aaf2:	9b06      	ldr	r3, [sp, #24]
 800aaf4:	2b01      	cmp	r3, #1
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	dc40      	bgt.n	800ab7c <_dtoa_r+0x814>
 800aafa:	9b00      	ldr	r3, [sp, #0]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d139      	bne.n	800ab74 <_dtoa_r+0x80c>
 800ab00:	9b01      	ldr	r3, [sp, #4]
 800ab02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d136      	bne.n	800ab78 <_dtoa_r+0x810>
 800ab0a:	9b01      	ldr	r3, [sp, #4]
 800ab0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ab10:	0d1b      	lsrs	r3, r3, #20
 800ab12:	051b      	lsls	r3, r3, #20
 800ab14:	b12b      	cbz	r3, 800ab22 <_dtoa_r+0x7ba>
 800ab16:	9b05      	ldr	r3, [sp, #20]
 800ab18:	3301      	adds	r3, #1
 800ab1a:	9305      	str	r3, [sp, #20]
 800ab1c:	f108 0801 	add.w	r8, r8, #1
 800ab20:	2301      	movs	r3, #1
 800ab22:	9307      	str	r3, [sp, #28]
 800ab24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d12a      	bne.n	800ab80 <_dtoa_r+0x818>
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	e030      	b.n	800ab90 <_dtoa_r+0x828>
 800ab2e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab30:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ab34:	e795      	b.n	800aa62 <_dtoa_r+0x6fa>
 800ab36:	9b07      	ldr	r3, [sp, #28]
 800ab38:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800ab3c:	42bb      	cmp	r3, r7
 800ab3e:	bfbf      	itttt	lt
 800ab40:	9b07      	ldrlt	r3, [sp, #28]
 800ab42:	9707      	strlt	r7, [sp, #28]
 800ab44:	1afa      	sublt	r2, r7, r3
 800ab46:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ab48:	bfbb      	ittet	lt
 800ab4a:	189b      	addlt	r3, r3, r2
 800ab4c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ab4e:	1bdf      	subge	r7, r3, r7
 800ab50:	2700      	movlt	r7, #0
 800ab52:	f1b9 0f00 	cmp.w	r9, #0
 800ab56:	bfb5      	itete	lt
 800ab58:	9b05      	ldrlt	r3, [sp, #20]
 800ab5a:	9d05      	ldrge	r5, [sp, #20]
 800ab5c:	eba3 0509 	sublt.w	r5, r3, r9
 800ab60:	464b      	movge	r3, r9
 800ab62:	bfb8      	it	lt
 800ab64:	2300      	movlt	r3, #0
 800ab66:	e77e      	b.n	800aa66 <_dtoa_r+0x6fe>
 800ab68:	9f07      	ldr	r7, [sp, #28]
 800ab6a:	9d05      	ldr	r5, [sp, #20]
 800ab6c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800ab6e:	e783      	b.n	800aa78 <_dtoa_r+0x710>
 800ab70:	9a07      	ldr	r2, [sp, #28]
 800ab72:	e7ab      	b.n	800aacc <_dtoa_r+0x764>
 800ab74:	2300      	movs	r3, #0
 800ab76:	e7d4      	b.n	800ab22 <_dtoa_r+0x7ba>
 800ab78:	9b00      	ldr	r3, [sp, #0]
 800ab7a:	e7d2      	b.n	800ab22 <_dtoa_r+0x7ba>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	9307      	str	r3, [sp, #28]
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800ab86:	6918      	ldr	r0, [r3, #16]
 800ab88:	f000 fc20 	bl	800b3cc <__hi0bits>
 800ab8c:	f1c0 0020 	rsb	r0, r0, #32
 800ab90:	4440      	add	r0, r8
 800ab92:	f010 001f 	ands.w	r0, r0, #31
 800ab96:	d047      	beq.n	800ac28 <_dtoa_r+0x8c0>
 800ab98:	f1c0 0320 	rsb	r3, r0, #32
 800ab9c:	2b04      	cmp	r3, #4
 800ab9e:	dd3b      	ble.n	800ac18 <_dtoa_r+0x8b0>
 800aba0:	9b05      	ldr	r3, [sp, #20]
 800aba2:	f1c0 001c 	rsb	r0, r0, #28
 800aba6:	4403      	add	r3, r0
 800aba8:	9305      	str	r3, [sp, #20]
 800abaa:	4405      	add	r5, r0
 800abac:	4480      	add	r8, r0
 800abae:	9b05      	ldr	r3, [sp, #20]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	dd05      	ble.n	800abc0 <_dtoa_r+0x858>
 800abb4:	461a      	mov	r2, r3
 800abb6:	9904      	ldr	r1, [sp, #16]
 800abb8:	4620      	mov	r0, r4
 800abba:	f000 fd43 	bl	800b644 <__lshift>
 800abbe:	9004      	str	r0, [sp, #16]
 800abc0:	f1b8 0f00 	cmp.w	r8, #0
 800abc4:	dd05      	ble.n	800abd2 <_dtoa_r+0x86a>
 800abc6:	4639      	mov	r1, r7
 800abc8:	4642      	mov	r2, r8
 800abca:	4620      	mov	r0, r4
 800abcc:	f000 fd3a 	bl	800b644 <__lshift>
 800abd0:	4607      	mov	r7, r0
 800abd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abd4:	b353      	cbz	r3, 800ac2c <_dtoa_r+0x8c4>
 800abd6:	4639      	mov	r1, r7
 800abd8:	9804      	ldr	r0, [sp, #16]
 800abda:	f000 fd87 	bl	800b6ec <__mcmp>
 800abde:	2800      	cmp	r0, #0
 800abe0:	da24      	bge.n	800ac2c <_dtoa_r+0x8c4>
 800abe2:	2300      	movs	r3, #0
 800abe4:	220a      	movs	r2, #10
 800abe6:	9904      	ldr	r1, [sp, #16]
 800abe8:	4620      	mov	r0, r4
 800abea:	f000 fbb4 	bl	800b356 <__multadd>
 800abee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abf0:	9004      	str	r0, [sp, #16]
 800abf2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	f000 814d 	beq.w	800ae96 <_dtoa_r+0xb2e>
 800abfc:	2300      	movs	r3, #0
 800abfe:	4631      	mov	r1, r6
 800ac00:	220a      	movs	r2, #10
 800ac02:	4620      	mov	r0, r4
 800ac04:	f000 fba7 	bl	800b356 <__multadd>
 800ac08:	9b02      	ldr	r3, [sp, #8]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	4606      	mov	r6, r0
 800ac0e:	dc4f      	bgt.n	800acb0 <_dtoa_r+0x948>
 800ac10:	9b06      	ldr	r3, [sp, #24]
 800ac12:	2b02      	cmp	r3, #2
 800ac14:	dd4c      	ble.n	800acb0 <_dtoa_r+0x948>
 800ac16:	e011      	b.n	800ac3c <_dtoa_r+0x8d4>
 800ac18:	d0c9      	beq.n	800abae <_dtoa_r+0x846>
 800ac1a:	9a05      	ldr	r2, [sp, #20]
 800ac1c:	331c      	adds	r3, #28
 800ac1e:	441a      	add	r2, r3
 800ac20:	9205      	str	r2, [sp, #20]
 800ac22:	441d      	add	r5, r3
 800ac24:	4498      	add	r8, r3
 800ac26:	e7c2      	b.n	800abae <_dtoa_r+0x846>
 800ac28:	4603      	mov	r3, r0
 800ac2a:	e7f6      	b.n	800ac1a <_dtoa_r+0x8b2>
 800ac2c:	f1b9 0f00 	cmp.w	r9, #0
 800ac30:	dc38      	bgt.n	800aca4 <_dtoa_r+0x93c>
 800ac32:	9b06      	ldr	r3, [sp, #24]
 800ac34:	2b02      	cmp	r3, #2
 800ac36:	dd35      	ble.n	800aca4 <_dtoa_r+0x93c>
 800ac38:	f8cd 9008 	str.w	r9, [sp, #8]
 800ac3c:	9b02      	ldr	r3, [sp, #8]
 800ac3e:	b963      	cbnz	r3, 800ac5a <_dtoa_r+0x8f2>
 800ac40:	4639      	mov	r1, r7
 800ac42:	2205      	movs	r2, #5
 800ac44:	4620      	mov	r0, r4
 800ac46:	f000 fb86 	bl	800b356 <__multadd>
 800ac4a:	4601      	mov	r1, r0
 800ac4c:	4607      	mov	r7, r0
 800ac4e:	9804      	ldr	r0, [sp, #16]
 800ac50:	f000 fd4c 	bl	800b6ec <__mcmp>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	f73f adcc 	bgt.w	800a7f2 <_dtoa_r+0x48a>
 800ac5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac5c:	465d      	mov	r5, fp
 800ac5e:	ea6f 0a03 	mvn.w	sl, r3
 800ac62:	f04f 0900 	mov.w	r9, #0
 800ac66:	4639      	mov	r1, r7
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f000 fb5d 	bl	800b328 <_Bfree>
 800ac6e:	2e00      	cmp	r6, #0
 800ac70:	f43f aeb7 	beq.w	800a9e2 <_dtoa_r+0x67a>
 800ac74:	f1b9 0f00 	cmp.w	r9, #0
 800ac78:	d005      	beq.n	800ac86 <_dtoa_r+0x91e>
 800ac7a:	45b1      	cmp	r9, r6
 800ac7c:	d003      	beq.n	800ac86 <_dtoa_r+0x91e>
 800ac7e:	4649      	mov	r1, r9
 800ac80:	4620      	mov	r0, r4
 800ac82:	f000 fb51 	bl	800b328 <_Bfree>
 800ac86:	4631      	mov	r1, r6
 800ac88:	4620      	mov	r0, r4
 800ac8a:	f000 fb4d 	bl	800b328 <_Bfree>
 800ac8e:	e6a8      	b.n	800a9e2 <_dtoa_r+0x67a>
 800ac90:	2700      	movs	r7, #0
 800ac92:	463e      	mov	r6, r7
 800ac94:	e7e1      	b.n	800ac5a <_dtoa_r+0x8f2>
 800ac96:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ac9a:	463e      	mov	r6, r7
 800ac9c:	e5a9      	b.n	800a7f2 <_dtoa_r+0x48a>
 800ac9e:	bf00      	nop
 800aca0:	40240000 	.word	0x40240000
 800aca4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aca6:	f8cd 9008 	str.w	r9, [sp, #8]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	f000 80fa 	beq.w	800aea4 <_dtoa_r+0xb3c>
 800acb0:	2d00      	cmp	r5, #0
 800acb2:	dd05      	ble.n	800acc0 <_dtoa_r+0x958>
 800acb4:	4631      	mov	r1, r6
 800acb6:	462a      	mov	r2, r5
 800acb8:	4620      	mov	r0, r4
 800acba:	f000 fcc3 	bl	800b644 <__lshift>
 800acbe:	4606      	mov	r6, r0
 800acc0:	9b07      	ldr	r3, [sp, #28]
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d04c      	beq.n	800ad60 <_dtoa_r+0x9f8>
 800acc6:	6871      	ldr	r1, [r6, #4]
 800acc8:	4620      	mov	r0, r4
 800acca:	f000 faf9 	bl	800b2c0 <_Balloc>
 800acce:	6932      	ldr	r2, [r6, #16]
 800acd0:	3202      	adds	r2, #2
 800acd2:	4605      	mov	r5, r0
 800acd4:	0092      	lsls	r2, r2, #2
 800acd6:	f106 010c 	add.w	r1, r6, #12
 800acda:	300c      	adds	r0, #12
 800acdc:	f7fe fd0c 	bl	80096f8 <memcpy>
 800ace0:	2201      	movs	r2, #1
 800ace2:	4629      	mov	r1, r5
 800ace4:	4620      	mov	r0, r4
 800ace6:	f000 fcad 	bl	800b644 <__lshift>
 800acea:	9b00      	ldr	r3, [sp, #0]
 800acec:	f8cd b014 	str.w	fp, [sp, #20]
 800acf0:	f003 0301 	and.w	r3, r3, #1
 800acf4:	46b1      	mov	r9, r6
 800acf6:	9307      	str	r3, [sp, #28]
 800acf8:	4606      	mov	r6, r0
 800acfa:	4639      	mov	r1, r7
 800acfc:	9804      	ldr	r0, [sp, #16]
 800acfe:	f7ff faa7 	bl	800a250 <quorem>
 800ad02:	4649      	mov	r1, r9
 800ad04:	4605      	mov	r5, r0
 800ad06:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ad0a:	9804      	ldr	r0, [sp, #16]
 800ad0c:	f000 fcee 	bl	800b6ec <__mcmp>
 800ad10:	4632      	mov	r2, r6
 800ad12:	9000      	str	r0, [sp, #0]
 800ad14:	4639      	mov	r1, r7
 800ad16:	4620      	mov	r0, r4
 800ad18:	f000 fd02 	bl	800b720 <__mdiff>
 800ad1c:	68c3      	ldr	r3, [r0, #12]
 800ad1e:	4602      	mov	r2, r0
 800ad20:	bb03      	cbnz	r3, 800ad64 <_dtoa_r+0x9fc>
 800ad22:	4601      	mov	r1, r0
 800ad24:	9008      	str	r0, [sp, #32]
 800ad26:	9804      	ldr	r0, [sp, #16]
 800ad28:	f000 fce0 	bl	800b6ec <__mcmp>
 800ad2c:	9a08      	ldr	r2, [sp, #32]
 800ad2e:	4603      	mov	r3, r0
 800ad30:	4611      	mov	r1, r2
 800ad32:	4620      	mov	r0, r4
 800ad34:	9308      	str	r3, [sp, #32]
 800ad36:	f000 faf7 	bl	800b328 <_Bfree>
 800ad3a:	9b08      	ldr	r3, [sp, #32]
 800ad3c:	b9a3      	cbnz	r3, 800ad68 <_dtoa_r+0xa00>
 800ad3e:	9a06      	ldr	r2, [sp, #24]
 800ad40:	b992      	cbnz	r2, 800ad68 <_dtoa_r+0xa00>
 800ad42:	9a07      	ldr	r2, [sp, #28]
 800ad44:	b982      	cbnz	r2, 800ad68 <_dtoa_r+0xa00>
 800ad46:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ad4a:	d029      	beq.n	800ada0 <_dtoa_r+0xa38>
 800ad4c:	9b00      	ldr	r3, [sp, #0]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	dd01      	ble.n	800ad56 <_dtoa_r+0x9ee>
 800ad52:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ad56:	9b05      	ldr	r3, [sp, #20]
 800ad58:	1c5d      	adds	r5, r3, #1
 800ad5a:	f883 8000 	strb.w	r8, [r3]
 800ad5e:	e782      	b.n	800ac66 <_dtoa_r+0x8fe>
 800ad60:	4630      	mov	r0, r6
 800ad62:	e7c2      	b.n	800acea <_dtoa_r+0x982>
 800ad64:	2301      	movs	r3, #1
 800ad66:	e7e3      	b.n	800ad30 <_dtoa_r+0x9c8>
 800ad68:	9a00      	ldr	r2, [sp, #0]
 800ad6a:	2a00      	cmp	r2, #0
 800ad6c:	db04      	blt.n	800ad78 <_dtoa_r+0xa10>
 800ad6e:	d125      	bne.n	800adbc <_dtoa_r+0xa54>
 800ad70:	9a06      	ldr	r2, [sp, #24]
 800ad72:	bb1a      	cbnz	r2, 800adbc <_dtoa_r+0xa54>
 800ad74:	9a07      	ldr	r2, [sp, #28]
 800ad76:	bb0a      	cbnz	r2, 800adbc <_dtoa_r+0xa54>
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	ddec      	ble.n	800ad56 <_dtoa_r+0x9ee>
 800ad7c:	2201      	movs	r2, #1
 800ad7e:	9904      	ldr	r1, [sp, #16]
 800ad80:	4620      	mov	r0, r4
 800ad82:	f000 fc5f 	bl	800b644 <__lshift>
 800ad86:	4639      	mov	r1, r7
 800ad88:	9004      	str	r0, [sp, #16]
 800ad8a:	f000 fcaf 	bl	800b6ec <__mcmp>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	dc03      	bgt.n	800ad9a <_dtoa_r+0xa32>
 800ad92:	d1e0      	bne.n	800ad56 <_dtoa_r+0x9ee>
 800ad94:	f018 0f01 	tst.w	r8, #1
 800ad98:	d0dd      	beq.n	800ad56 <_dtoa_r+0x9ee>
 800ad9a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ad9e:	d1d8      	bne.n	800ad52 <_dtoa_r+0x9ea>
 800ada0:	9b05      	ldr	r3, [sp, #20]
 800ada2:	9a05      	ldr	r2, [sp, #20]
 800ada4:	1c5d      	adds	r5, r3, #1
 800ada6:	2339      	movs	r3, #57	; 0x39
 800ada8:	7013      	strb	r3, [r2, #0]
 800adaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800adae:	2b39      	cmp	r3, #57	; 0x39
 800adb0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800adb4:	d04f      	beq.n	800ae56 <_dtoa_r+0xaee>
 800adb6:	3301      	adds	r3, #1
 800adb8:	7013      	strb	r3, [r2, #0]
 800adba:	e754      	b.n	800ac66 <_dtoa_r+0x8fe>
 800adbc:	9a05      	ldr	r2, [sp, #20]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	f102 0501 	add.w	r5, r2, #1
 800adc4:	dd06      	ble.n	800add4 <_dtoa_r+0xa6c>
 800adc6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800adca:	d0e9      	beq.n	800ada0 <_dtoa_r+0xa38>
 800adcc:	f108 0801 	add.w	r8, r8, #1
 800add0:	9b05      	ldr	r3, [sp, #20]
 800add2:	e7c2      	b.n	800ad5a <_dtoa_r+0x9f2>
 800add4:	9a02      	ldr	r2, [sp, #8]
 800add6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800adda:	eba5 030b 	sub.w	r3, r5, fp
 800adde:	4293      	cmp	r3, r2
 800ade0:	d021      	beq.n	800ae26 <_dtoa_r+0xabe>
 800ade2:	2300      	movs	r3, #0
 800ade4:	220a      	movs	r2, #10
 800ade6:	9904      	ldr	r1, [sp, #16]
 800ade8:	4620      	mov	r0, r4
 800adea:	f000 fab4 	bl	800b356 <__multadd>
 800adee:	45b1      	cmp	r9, r6
 800adf0:	9004      	str	r0, [sp, #16]
 800adf2:	f04f 0300 	mov.w	r3, #0
 800adf6:	f04f 020a 	mov.w	r2, #10
 800adfa:	4649      	mov	r1, r9
 800adfc:	4620      	mov	r0, r4
 800adfe:	d105      	bne.n	800ae0c <_dtoa_r+0xaa4>
 800ae00:	f000 faa9 	bl	800b356 <__multadd>
 800ae04:	4681      	mov	r9, r0
 800ae06:	4606      	mov	r6, r0
 800ae08:	9505      	str	r5, [sp, #20]
 800ae0a:	e776      	b.n	800acfa <_dtoa_r+0x992>
 800ae0c:	f000 faa3 	bl	800b356 <__multadd>
 800ae10:	4631      	mov	r1, r6
 800ae12:	4681      	mov	r9, r0
 800ae14:	2300      	movs	r3, #0
 800ae16:	220a      	movs	r2, #10
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f000 fa9c 	bl	800b356 <__multadd>
 800ae1e:	4606      	mov	r6, r0
 800ae20:	e7f2      	b.n	800ae08 <_dtoa_r+0xaa0>
 800ae22:	f04f 0900 	mov.w	r9, #0
 800ae26:	2201      	movs	r2, #1
 800ae28:	9904      	ldr	r1, [sp, #16]
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f000 fc0a 	bl	800b644 <__lshift>
 800ae30:	4639      	mov	r1, r7
 800ae32:	9004      	str	r0, [sp, #16]
 800ae34:	f000 fc5a 	bl	800b6ec <__mcmp>
 800ae38:	2800      	cmp	r0, #0
 800ae3a:	dcb6      	bgt.n	800adaa <_dtoa_r+0xa42>
 800ae3c:	d102      	bne.n	800ae44 <_dtoa_r+0xadc>
 800ae3e:	f018 0f01 	tst.w	r8, #1
 800ae42:	d1b2      	bne.n	800adaa <_dtoa_r+0xa42>
 800ae44:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ae48:	2b30      	cmp	r3, #48	; 0x30
 800ae4a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800ae4e:	f47f af0a 	bne.w	800ac66 <_dtoa_r+0x8fe>
 800ae52:	4615      	mov	r5, r2
 800ae54:	e7f6      	b.n	800ae44 <_dtoa_r+0xadc>
 800ae56:	4593      	cmp	fp, r2
 800ae58:	d105      	bne.n	800ae66 <_dtoa_r+0xafe>
 800ae5a:	2331      	movs	r3, #49	; 0x31
 800ae5c:	f10a 0a01 	add.w	sl, sl, #1
 800ae60:	f88b 3000 	strb.w	r3, [fp]
 800ae64:	e6ff      	b.n	800ac66 <_dtoa_r+0x8fe>
 800ae66:	4615      	mov	r5, r2
 800ae68:	e79f      	b.n	800adaa <_dtoa_r+0xa42>
 800ae6a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800aed0 <_dtoa_r+0xb68>
 800ae6e:	e007      	b.n	800ae80 <_dtoa_r+0xb18>
 800ae70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae72:	f8df b060 	ldr.w	fp, [pc, #96]	; 800aed4 <_dtoa_r+0xb6c>
 800ae76:	b11b      	cbz	r3, 800ae80 <_dtoa_r+0xb18>
 800ae78:	f10b 0308 	add.w	r3, fp, #8
 800ae7c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae7e:	6013      	str	r3, [r2, #0]
 800ae80:	4658      	mov	r0, fp
 800ae82:	b017      	add	sp, #92	; 0x5c
 800ae84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae88:	9b06      	ldr	r3, [sp, #24]
 800ae8a:	2b01      	cmp	r3, #1
 800ae8c:	f77f ae35 	ble.w	800aafa <_dtoa_r+0x792>
 800ae90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae92:	9307      	str	r3, [sp, #28]
 800ae94:	e649      	b.n	800ab2a <_dtoa_r+0x7c2>
 800ae96:	9b02      	ldr	r3, [sp, #8]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	dc03      	bgt.n	800aea4 <_dtoa_r+0xb3c>
 800ae9c:	9b06      	ldr	r3, [sp, #24]
 800ae9e:	2b02      	cmp	r3, #2
 800aea0:	f73f aecc 	bgt.w	800ac3c <_dtoa_r+0x8d4>
 800aea4:	465d      	mov	r5, fp
 800aea6:	4639      	mov	r1, r7
 800aea8:	9804      	ldr	r0, [sp, #16]
 800aeaa:	f7ff f9d1 	bl	800a250 <quorem>
 800aeae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800aeb2:	f805 8b01 	strb.w	r8, [r5], #1
 800aeb6:	9a02      	ldr	r2, [sp, #8]
 800aeb8:	eba5 030b 	sub.w	r3, r5, fp
 800aebc:	429a      	cmp	r2, r3
 800aebe:	ddb0      	ble.n	800ae22 <_dtoa_r+0xaba>
 800aec0:	2300      	movs	r3, #0
 800aec2:	220a      	movs	r2, #10
 800aec4:	9904      	ldr	r1, [sp, #16]
 800aec6:	4620      	mov	r0, r4
 800aec8:	f000 fa45 	bl	800b356 <__multadd>
 800aecc:	9004      	str	r0, [sp, #16]
 800aece:	e7ea      	b.n	800aea6 <_dtoa_r+0xb3e>
 800aed0:	0800c0fc 	.word	0x0800c0fc
 800aed4:	0800c120 	.word	0x0800c120

0800aed8 <__sflush_r>:
 800aed8:	898a      	ldrh	r2, [r1, #12]
 800aeda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aede:	4605      	mov	r5, r0
 800aee0:	0710      	lsls	r0, r2, #28
 800aee2:	460c      	mov	r4, r1
 800aee4:	d458      	bmi.n	800af98 <__sflush_r+0xc0>
 800aee6:	684b      	ldr	r3, [r1, #4]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	dc05      	bgt.n	800aef8 <__sflush_r+0x20>
 800aeec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	dc02      	bgt.n	800aef8 <__sflush_r+0x20>
 800aef2:	2000      	movs	r0, #0
 800aef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aef8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aefa:	2e00      	cmp	r6, #0
 800aefc:	d0f9      	beq.n	800aef2 <__sflush_r+0x1a>
 800aefe:	2300      	movs	r3, #0
 800af00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800af04:	682f      	ldr	r7, [r5, #0]
 800af06:	6a21      	ldr	r1, [r4, #32]
 800af08:	602b      	str	r3, [r5, #0]
 800af0a:	d032      	beq.n	800af72 <__sflush_r+0x9a>
 800af0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800af0e:	89a3      	ldrh	r3, [r4, #12]
 800af10:	075a      	lsls	r2, r3, #29
 800af12:	d505      	bpl.n	800af20 <__sflush_r+0x48>
 800af14:	6863      	ldr	r3, [r4, #4]
 800af16:	1ac0      	subs	r0, r0, r3
 800af18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800af1a:	b10b      	cbz	r3, 800af20 <__sflush_r+0x48>
 800af1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800af1e:	1ac0      	subs	r0, r0, r3
 800af20:	2300      	movs	r3, #0
 800af22:	4602      	mov	r2, r0
 800af24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800af26:	6a21      	ldr	r1, [r4, #32]
 800af28:	4628      	mov	r0, r5
 800af2a:	47b0      	blx	r6
 800af2c:	1c43      	adds	r3, r0, #1
 800af2e:	89a3      	ldrh	r3, [r4, #12]
 800af30:	d106      	bne.n	800af40 <__sflush_r+0x68>
 800af32:	6829      	ldr	r1, [r5, #0]
 800af34:	291d      	cmp	r1, #29
 800af36:	d848      	bhi.n	800afca <__sflush_r+0xf2>
 800af38:	4a29      	ldr	r2, [pc, #164]	; (800afe0 <__sflush_r+0x108>)
 800af3a:	40ca      	lsrs	r2, r1
 800af3c:	07d6      	lsls	r6, r2, #31
 800af3e:	d544      	bpl.n	800afca <__sflush_r+0xf2>
 800af40:	2200      	movs	r2, #0
 800af42:	6062      	str	r2, [r4, #4]
 800af44:	04d9      	lsls	r1, r3, #19
 800af46:	6922      	ldr	r2, [r4, #16]
 800af48:	6022      	str	r2, [r4, #0]
 800af4a:	d504      	bpl.n	800af56 <__sflush_r+0x7e>
 800af4c:	1c42      	adds	r2, r0, #1
 800af4e:	d101      	bne.n	800af54 <__sflush_r+0x7c>
 800af50:	682b      	ldr	r3, [r5, #0]
 800af52:	b903      	cbnz	r3, 800af56 <__sflush_r+0x7e>
 800af54:	6560      	str	r0, [r4, #84]	; 0x54
 800af56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af58:	602f      	str	r7, [r5, #0]
 800af5a:	2900      	cmp	r1, #0
 800af5c:	d0c9      	beq.n	800aef2 <__sflush_r+0x1a>
 800af5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af62:	4299      	cmp	r1, r3
 800af64:	d002      	beq.n	800af6c <__sflush_r+0x94>
 800af66:	4628      	mov	r0, r5
 800af68:	f000 fc94 	bl	800b894 <_free_r>
 800af6c:	2000      	movs	r0, #0
 800af6e:	6360      	str	r0, [r4, #52]	; 0x34
 800af70:	e7c0      	b.n	800aef4 <__sflush_r+0x1c>
 800af72:	2301      	movs	r3, #1
 800af74:	4628      	mov	r0, r5
 800af76:	47b0      	blx	r6
 800af78:	1c41      	adds	r1, r0, #1
 800af7a:	d1c8      	bne.n	800af0e <__sflush_r+0x36>
 800af7c:	682b      	ldr	r3, [r5, #0]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	d0c5      	beq.n	800af0e <__sflush_r+0x36>
 800af82:	2b1d      	cmp	r3, #29
 800af84:	d001      	beq.n	800af8a <__sflush_r+0xb2>
 800af86:	2b16      	cmp	r3, #22
 800af88:	d101      	bne.n	800af8e <__sflush_r+0xb6>
 800af8a:	602f      	str	r7, [r5, #0]
 800af8c:	e7b1      	b.n	800aef2 <__sflush_r+0x1a>
 800af8e:	89a3      	ldrh	r3, [r4, #12]
 800af90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af94:	81a3      	strh	r3, [r4, #12]
 800af96:	e7ad      	b.n	800aef4 <__sflush_r+0x1c>
 800af98:	690f      	ldr	r7, [r1, #16]
 800af9a:	2f00      	cmp	r7, #0
 800af9c:	d0a9      	beq.n	800aef2 <__sflush_r+0x1a>
 800af9e:	0793      	lsls	r3, r2, #30
 800afa0:	680e      	ldr	r6, [r1, #0]
 800afa2:	bf08      	it	eq
 800afa4:	694b      	ldreq	r3, [r1, #20]
 800afa6:	600f      	str	r7, [r1, #0]
 800afa8:	bf18      	it	ne
 800afaa:	2300      	movne	r3, #0
 800afac:	eba6 0807 	sub.w	r8, r6, r7
 800afb0:	608b      	str	r3, [r1, #8]
 800afb2:	f1b8 0f00 	cmp.w	r8, #0
 800afb6:	dd9c      	ble.n	800aef2 <__sflush_r+0x1a>
 800afb8:	4643      	mov	r3, r8
 800afba:	463a      	mov	r2, r7
 800afbc:	6a21      	ldr	r1, [r4, #32]
 800afbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800afc0:	4628      	mov	r0, r5
 800afc2:	47b0      	blx	r6
 800afc4:	2800      	cmp	r0, #0
 800afc6:	dc06      	bgt.n	800afd6 <__sflush_r+0xfe>
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afce:	81a3      	strh	r3, [r4, #12]
 800afd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800afd4:	e78e      	b.n	800aef4 <__sflush_r+0x1c>
 800afd6:	4407      	add	r7, r0
 800afd8:	eba8 0800 	sub.w	r8, r8, r0
 800afdc:	e7e9      	b.n	800afb2 <__sflush_r+0xda>
 800afde:	bf00      	nop
 800afe0:	20400001 	.word	0x20400001

0800afe4 <_fflush_r>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	690b      	ldr	r3, [r1, #16]
 800afe8:	4605      	mov	r5, r0
 800afea:	460c      	mov	r4, r1
 800afec:	b1db      	cbz	r3, 800b026 <_fflush_r+0x42>
 800afee:	b118      	cbz	r0, 800aff8 <_fflush_r+0x14>
 800aff0:	6983      	ldr	r3, [r0, #24]
 800aff2:	b90b      	cbnz	r3, 800aff8 <_fflush_r+0x14>
 800aff4:	f000 f860 	bl	800b0b8 <__sinit>
 800aff8:	4b0c      	ldr	r3, [pc, #48]	; (800b02c <_fflush_r+0x48>)
 800affa:	429c      	cmp	r4, r3
 800affc:	d109      	bne.n	800b012 <_fflush_r+0x2e>
 800affe:	686c      	ldr	r4, [r5, #4]
 800b000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b004:	b17b      	cbz	r3, 800b026 <_fflush_r+0x42>
 800b006:	4621      	mov	r1, r4
 800b008:	4628      	mov	r0, r5
 800b00a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b00e:	f7ff bf63 	b.w	800aed8 <__sflush_r>
 800b012:	4b07      	ldr	r3, [pc, #28]	; (800b030 <_fflush_r+0x4c>)
 800b014:	429c      	cmp	r4, r3
 800b016:	d101      	bne.n	800b01c <_fflush_r+0x38>
 800b018:	68ac      	ldr	r4, [r5, #8]
 800b01a:	e7f1      	b.n	800b000 <_fflush_r+0x1c>
 800b01c:	4b05      	ldr	r3, [pc, #20]	; (800b034 <_fflush_r+0x50>)
 800b01e:	429c      	cmp	r4, r3
 800b020:	bf08      	it	eq
 800b022:	68ec      	ldreq	r4, [r5, #12]
 800b024:	e7ec      	b.n	800b000 <_fflush_r+0x1c>
 800b026:	2000      	movs	r0, #0
 800b028:	bd38      	pop	{r3, r4, r5, pc}
 800b02a:	bf00      	nop
 800b02c:	0800c150 	.word	0x0800c150
 800b030:	0800c170 	.word	0x0800c170
 800b034:	0800c130 	.word	0x0800c130

0800b038 <std>:
 800b038:	2300      	movs	r3, #0
 800b03a:	b510      	push	{r4, lr}
 800b03c:	4604      	mov	r4, r0
 800b03e:	e9c0 3300 	strd	r3, r3, [r0]
 800b042:	6083      	str	r3, [r0, #8]
 800b044:	8181      	strh	r1, [r0, #12]
 800b046:	6643      	str	r3, [r0, #100]	; 0x64
 800b048:	81c2      	strh	r2, [r0, #14]
 800b04a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b04e:	6183      	str	r3, [r0, #24]
 800b050:	4619      	mov	r1, r3
 800b052:	2208      	movs	r2, #8
 800b054:	305c      	adds	r0, #92	; 0x5c
 800b056:	f7fe fb5a 	bl	800970e <memset>
 800b05a:	4b05      	ldr	r3, [pc, #20]	; (800b070 <std+0x38>)
 800b05c:	6263      	str	r3, [r4, #36]	; 0x24
 800b05e:	4b05      	ldr	r3, [pc, #20]	; (800b074 <std+0x3c>)
 800b060:	62a3      	str	r3, [r4, #40]	; 0x28
 800b062:	4b05      	ldr	r3, [pc, #20]	; (800b078 <std+0x40>)
 800b064:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b066:	4b05      	ldr	r3, [pc, #20]	; (800b07c <std+0x44>)
 800b068:	6224      	str	r4, [r4, #32]
 800b06a:	6323      	str	r3, [r4, #48]	; 0x30
 800b06c:	bd10      	pop	{r4, pc}
 800b06e:	bf00      	nop
 800b070:	0800bc85 	.word	0x0800bc85
 800b074:	0800bca7 	.word	0x0800bca7
 800b078:	0800bcdf 	.word	0x0800bcdf
 800b07c:	0800bd03 	.word	0x0800bd03

0800b080 <_cleanup_r>:
 800b080:	4901      	ldr	r1, [pc, #4]	; (800b088 <_cleanup_r+0x8>)
 800b082:	f000 b885 	b.w	800b190 <_fwalk_reent>
 800b086:	bf00      	nop
 800b088:	0800afe5 	.word	0x0800afe5

0800b08c <__sfmoreglue>:
 800b08c:	b570      	push	{r4, r5, r6, lr}
 800b08e:	1e4a      	subs	r2, r1, #1
 800b090:	2568      	movs	r5, #104	; 0x68
 800b092:	4355      	muls	r5, r2
 800b094:	460e      	mov	r6, r1
 800b096:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b09a:	f000 fc49 	bl	800b930 <_malloc_r>
 800b09e:	4604      	mov	r4, r0
 800b0a0:	b140      	cbz	r0, 800b0b4 <__sfmoreglue+0x28>
 800b0a2:	2100      	movs	r1, #0
 800b0a4:	e9c0 1600 	strd	r1, r6, [r0]
 800b0a8:	300c      	adds	r0, #12
 800b0aa:	60a0      	str	r0, [r4, #8]
 800b0ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b0b0:	f7fe fb2d 	bl	800970e <memset>
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	bd70      	pop	{r4, r5, r6, pc}

0800b0b8 <__sinit>:
 800b0b8:	6983      	ldr	r3, [r0, #24]
 800b0ba:	b510      	push	{r4, lr}
 800b0bc:	4604      	mov	r4, r0
 800b0be:	bb33      	cbnz	r3, 800b10e <__sinit+0x56>
 800b0c0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b0c4:	6503      	str	r3, [r0, #80]	; 0x50
 800b0c6:	4b12      	ldr	r3, [pc, #72]	; (800b110 <__sinit+0x58>)
 800b0c8:	4a12      	ldr	r2, [pc, #72]	; (800b114 <__sinit+0x5c>)
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	6282      	str	r2, [r0, #40]	; 0x28
 800b0ce:	4298      	cmp	r0, r3
 800b0d0:	bf04      	itt	eq
 800b0d2:	2301      	moveq	r3, #1
 800b0d4:	6183      	streq	r3, [r0, #24]
 800b0d6:	f000 f81f 	bl	800b118 <__sfp>
 800b0da:	6060      	str	r0, [r4, #4]
 800b0dc:	4620      	mov	r0, r4
 800b0de:	f000 f81b 	bl	800b118 <__sfp>
 800b0e2:	60a0      	str	r0, [r4, #8]
 800b0e4:	4620      	mov	r0, r4
 800b0e6:	f000 f817 	bl	800b118 <__sfp>
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	60e0      	str	r0, [r4, #12]
 800b0ee:	2104      	movs	r1, #4
 800b0f0:	6860      	ldr	r0, [r4, #4]
 800b0f2:	f7ff ffa1 	bl	800b038 <std>
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	2109      	movs	r1, #9
 800b0fa:	68a0      	ldr	r0, [r4, #8]
 800b0fc:	f7ff ff9c 	bl	800b038 <std>
 800b100:	2202      	movs	r2, #2
 800b102:	2112      	movs	r1, #18
 800b104:	68e0      	ldr	r0, [r4, #12]
 800b106:	f7ff ff97 	bl	800b038 <std>
 800b10a:	2301      	movs	r3, #1
 800b10c:	61a3      	str	r3, [r4, #24]
 800b10e:	bd10      	pop	{r4, pc}
 800b110:	0800c0e8 	.word	0x0800c0e8
 800b114:	0800b081 	.word	0x0800b081

0800b118 <__sfp>:
 800b118:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b11a:	4b1b      	ldr	r3, [pc, #108]	; (800b188 <__sfp+0x70>)
 800b11c:	681e      	ldr	r6, [r3, #0]
 800b11e:	69b3      	ldr	r3, [r6, #24]
 800b120:	4607      	mov	r7, r0
 800b122:	b913      	cbnz	r3, 800b12a <__sfp+0x12>
 800b124:	4630      	mov	r0, r6
 800b126:	f7ff ffc7 	bl	800b0b8 <__sinit>
 800b12a:	3648      	adds	r6, #72	; 0x48
 800b12c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b130:	3b01      	subs	r3, #1
 800b132:	d503      	bpl.n	800b13c <__sfp+0x24>
 800b134:	6833      	ldr	r3, [r6, #0]
 800b136:	b133      	cbz	r3, 800b146 <__sfp+0x2e>
 800b138:	6836      	ldr	r6, [r6, #0]
 800b13a:	e7f7      	b.n	800b12c <__sfp+0x14>
 800b13c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b140:	b16d      	cbz	r5, 800b15e <__sfp+0x46>
 800b142:	3468      	adds	r4, #104	; 0x68
 800b144:	e7f4      	b.n	800b130 <__sfp+0x18>
 800b146:	2104      	movs	r1, #4
 800b148:	4638      	mov	r0, r7
 800b14a:	f7ff ff9f 	bl	800b08c <__sfmoreglue>
 800b14e:	6030      	str	r0, [r6, #0]
 800b150:	2800      	cmp	r0, #0
 800b152:	d1f1      	bne.n	800b138 <__sfp+0x20>
 800b154:	230c      	movs	r3, #12
 800b156:	603b      	str	r3, [r7, #0]
 800b158:	4604      	mov	r4, r0
 800b15a:	4620      	mov	r0, r4
 800b15c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b15e:	4b0b      	ldr	r3, [pc, #44]	; (800b18c <__sfp+0x74>)
 800b160:	6665      	str	r5, [r4, #100]	; 0x64
 800b162:	e9c4 5500 	strd	r5, r5, [r4]
 800b166:	60a5      	str	r5, [r4, #8]
 800b168:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b16c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b170:	2208      	movs	r2, #8
 800b172:	4629      	mov	r1, r5
 800b174:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b178:	f7fe fac9 	bl	800970e <memset>
 800b17c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b180:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b184:	e7e9      	b.n	800b15a <__sfp+0x42>
 800b186:	bf00      	nop
 800b188:	0800c0e8 	.word	0x0800c0e8
 800b18c:	ffff0001 	.word	0xffff0001

0800b190 <_fwalk_reent>:
 800b190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b194:	4680      	mov	r8, r0
 800b196:	4689      	mov	r9, r1
 800b198:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b19c:	2600      	movs	r6, #0
 800b19e:	b914      	cbnz	r4, 800b1a6 <_fwalk_reent+0x16>
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1a6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b1aa:	3f01      	subs	r7, #1
 800b1ac:	d501      	bpl.n	800b1b2 <_fwalk_reent+0x22>
 800b1ae:	6824      	ldr	r4, [r4, #0]
 800b1b0:	e7f5      	b.n	800b19e <_fwalk_reent+0xe>
 800b1b2:	89ab      	ldrh	r3, [r5, #12]
 800b1b4:	2b01      	cmp	r3, #1
 800b1b6:	d907      	bls.n	800b1c8 <_fwalk_reent+0x38>
 800b1b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b1bc:	3301      	adds	r3, #1
 800b1be:	d003      	beq.n	800b1c8 <_fwalk_reent+0x38>
 800b1c0:	4629      	mov	r1, r5
 800b1c2:	4640      	mov	r0, r8
 800b1c4:	47c8      	blx	r9
 800b1c6:	4306      	orrs	r6, r0
 800b1c8:	3568      	adds	r5, #104	; 0x68
 800b1ca:	e7ee      	b.n	800b1aa <_fwalk_reent+0x1a>

0800b1cc <_localeconv_r>:
 800b1cc:	4b04      	ldr	r3, [pc, #16]	; (800b1e0 <_localeconv_r+0x14>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	6a18      	ldr	r0, [r3, #32]
 800b1d2:	4b04      	ldr	r3, [pc, #16]	; (800b1e4 <_localeconv_r+0x18>)
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	bf08      	it	eq
 800b1d8:	4618      	moveq	r0, r3
 800b1da:	30f0      	adds	r0, #240	; 0xf0
 800b1dc:	4770      	bx	lr
 800b1de:	bf00      	nop
 800b1e0:	20000120 	.word	0x20000120
 800b1e4:	20000184 	.word	0x20000184

0800b1e8 <__swhatbuf_r>:
 800b1e8:	b570      	push	{r4, r5, r6, lr}
 800b1ea:	460e      	mov	r6, r1
 800b1ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1f0:	2900      	cmp	r1, #0
 800b1f2:	b096      	sub	sp, #88	; 0x58
 800b1f4:	4614      	mov	r4, r2
 800b1f6:	461d      	mov	r5, r3
 800b1f8:	da07      	bge.n	800b20a <__swhatbuf_r+0x22>
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	602b      	str	r3, [r5, #0]
 800b1fe:	89b3      	ldrh	r3, [r6, #12]
 800b200:	061a      	lsls	r2, r3, #24
 800b202:	d410      	bmi.n	800b226 <__swhatbuf_r+0x3e>
 800b204:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b208:	e00e      	b.n	800b228 <__swhatbuf_r+0x40>
 800b20a:	466a      	mov	r2, sp
 800b20c:	f000 fda0 	bl	800bd50 <_fstat_r>
 800b210:	2800      	cmp	r0, #0
 800b212:	dbf2      	blt.n	800b1fa <__swhatbuf_r+0x12>
 800b214:	9a01      	ldr	r2, [sp, #4]
 800b216:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b21a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b21e:	425a      	negs	r2, r3
 800b220:	415a      	adcs	r2, r3
 800b222:	602a      	str	r2, [r5, #0]
 800b224:	e7ee      	b.n	800b204 <__swhatbuf_r+0x1c>
 800b226:	2340      	movs	r3, #64	; 0x40
 800b228:	2000      	movs	r0, #0
 800b22a:	6023      	str	r3, [r4, #0]
 800b22c:	b016      	add	sp, #88	; 0x58
 800b22e:	bd70      	pop	{r4, r5, r6, pc}

0800b230 <__smakebuf_r>:
 800b230:	898b      	ldrh	r3, [r1, #12]
 800b232:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b234:	079d      	lsls	r5, r3, #30
 800b236:	4606      	mov	r6, r0
 800b238:	460c      	mov	r4, r1
 800b23a:	d507      	bpl.n	800b24c <__smakebuf_r+0x1c>
 800b23c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	6123      	str	r3, [r4, #16]
 800b244:	2301      	movs	r3, #1
 800b246:	6163      	str	r3, [r4, #20]
 800b248:	b002      	add	sp, #8
 800b24a:	bd70      	pop	{r4, r5, r6, pc}
 800b24c:	ab01      	add	r3, sp, #4
 800b24e:	466a      	mov	r2, sp
 800b250:	f7ff ffca 	bl	800b1e8 <__swhatbuf_r>
 800b254:	9900      	ldr	r1, [sp, #0]
 800b256:	4605      	mov	r5, r0
 800b258:	4630      	mov	r0, r6
 800b25a:	f000 fb69 	bl	800b930 <_malloc_r>
 800b25e:	b948      	cbnz	r0, 800b274 <__smakebuf_r+0x44>
 800b260:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b264:	059a      	lsls	r2, r3, #22
 800b266:	d4ef      	bmi.n	800b248 <__smakebuf_r+0x18>
 800b268:	f023 0303 	bic.w	r3, r3, #3
 800b26c:	f043 0302 	orr.w	r3, r3, #2
 800b270:	81a3      	strh	r3, [r4, #12]
 800b272:	e7e3      	b.n	800b23c <__smakebuf_r+0xc>
 800b274:	4b0d      	ldr	r3, [pc, #52]	; (800b2ac <__smakebuf_r+0x7c>)
 800b276:	62b3      	str	r3, [r6, #40]	; 0x28
 800b278:	89a3      	ldrh	r3, [r4, #12]
 800b27a:	6020      	str	r0, [r4, #0]
 800b27c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b280:	81a3      	strh	r3, [r4, #12]
 800b282:	9b00      	ldr	r3, [sp, #0]
 800b284:	6163      	str	r3, [r4, #20]
 800b286:	9b01      	ldr	r3, [sp, #4]
 800b288:	6120      	str	r0, [r4, #16]
 800b28a:	b15b      	cbz	r3, 800b2a4 <__smakebuf_r+0x74>
 800b28c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b290:	4630      	mov	r0, r6
 800b292:	f000 fd6f 	bl	800bd74 <_isatty_r>
 800b296:	b128      	cbz	r0, 800b2a4 <__smakebuf_r+0x74>
 800b298:	89a3      	ldrh	r3, [r4, #12]
 800b29a:	f023 0303 	bic.w	r3, r3, #3
 800b29e:	f043 0301 	orr.w	r3, r3, #1
 800b2a2:	81a3      	strh	r3, [r4, #12]
 800b2a4:	89a3      	ldrh	r3, [r4, #12]
 800b2a6:	431d      	orrs	r5, r3
 800b2a8:	81a5      	strh	r5, [r4, #12]
 800b2aa:	e7cd      	b.n	800b248 <__smakebuf_r+0x18>
 800b2ac:	0800b081 	.word	0x0800b081

0800b2b0 <malloc>:
 800b2b0:	4b02      	ldr	r3, [pc, #8]	; (800b2bc <malloc+0xc>)
 800b2b2:	4601      	mov	r1, r0
 800b2b4:	6818      	ldr	r0, [r3, #0]
 800b2b6:	f000 bb3b 	b.w	800b930 <_malloc_r>
 800b2ba:	bf00      	nop
 800b2bc:	20000120 	.word	0x20000120

0800b2c0 <_Balloc>:
 800b2c0:	b570      	push	{r4, r5, r6, lr}
 800b2c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b2c4:	4604      	mov	r4, r0
 800b2c6:	460e      	mov	r6, r1
 800b2c8:	b93d      	cbnz	r5, 800b2da <_Balloc+0x1a>
 800b2ca:	2010      	movs	r0, #16
 800b2cc:	f7ff fff0 	bl	800b2b0 <malloc>
 800b2d0:	6260      	str	r0, [r4, #36]	; 0x24
 800b2d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b2d6:	6005      	str	r5, [r0, #0]
 800b2d8:	60c5      	str	r5, [r0, #12]
 800b2da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b2dc:	68eb      	ldr	r3, [r5, #12]
 800b2de:	b183      	cbz	r3, 800b302 <_Balloc+0x42>
 800b2e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b2e2:	68db      	ldr	r3, [r3, #12]
 800b2e4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b2e8:	b9b8      	cbnz	r0, 800b31a <_Balloc+0x5a>
 800b2ea:	2101      	movs	r1, #1
 800b2ec:	fa01 f506 	lsl.w	r5, r1, r6
 800b2f0:	1d6a      	adds	r2, r5, #5
 800b2f2:	0092      	lsls	r2, r2, #2
 800b2f4:	4620      	mov	r0, r4
 800b2f6:	f000 fabf 	bl	800b878 <_calloc_r>
 800b2fa:	b160      	cbz	r0, 800b316 <_Balloc+0x56>
 800b2fc:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b300:	e00e      	b.n	800b320 <_Balloc+0x60>
 800b302:	2221      	movs	r2, #33	; 0x21
 800b304:	2104      	movs	r1, #4
 800b306:	4620      	mov	r0, r4
 800b308:	f000 fab6 	bl	800b878 <_calloc_r>
 800b30c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b30e:	60e8      	str	r0, [r5, #12]
 800b310:	68db      	ldr	r3, [r3, #12]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d1e4      	bne.n	800b2e0 <_Balloc+0x20>
 800b316:	2000      	movs	r0, #0
 800b318:	bd70      	pop	{r4, r5, r6, pc}
 800b31a:	6802      	ldr	r2, [r0, #0]
 800b31c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b320:	2300      	movs	r3, #0
 800b322:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b326:	e7f7      	b.n	800b318 <_Balloc+0x58>

0800b328 <_Bfree>:
 800b328:	b570      	push	{r4, r5, r6, lr}
 800b32a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b32c:	4606      	mov	r6, r0
 800b32e:	460d      	mov	r5, r1
 800b330:	b93c      	cbnz	r4, 800b342 <_Bfree+0x1a>
 800b332:	2010      	movs	r0, #16
 800b334:	f7ff ffbc 	bl	800b2b0 <malloc>
 800b338:	6270      	str	r0, [r6, #36]	; 0x24
 800b33a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b33e:	6004      	str	r4, [r0, #0]
 800b340:	60c4      	str	r4, [r0, #12]
 800b342:	b13d      	cbz	r5, 800b354 <_Bfree+0x2c>
 800b344:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b346:	686a      	ldr	r2, [r5, #4]
 800b348:	68db      	ldr	r3, [r3, #12]
 800b34a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b34e:	6029      	str	r1, [r5, #0]
 800b350:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b354:	bd70      	pop	{r4, r5, r6, pc}

0800b356 <__multadd>:
 800b356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b35a:	690d      	ldr	r5, [r1, #16]
 800b35c:	461f      	mov	r7, r3
 800b35e:	4606      	mov	r6, r0
 800b360:	460c      	mov	r4, r1
 800b362:	f101 0c14 	add.w	ip, r1, #20
 800b366:	2300      	movs	r3, #0
 800b368:	f8dc 0000 	ldr.w	r0, [ip]
 800b36c:	b281      	uxth	r1, r0
 800b36e:	fb02 7101 	mla	r1, r2, r1, r7
 800b372:	0c0f      	lsrs	r7, r1, #16
 800b374:	0c00      	lsrs	r0, r0, #16
 800b376:	fb02 7000 	mla	r0, r2, r0, r7
 800b37a:	b289      	uxth	r1, r1
 800b37c:	3301      	adds	r3, #1
 800b37e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b382:	429d      	cmp	r5, r3
 800b384:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b388:	f84c 1b04 	str.w	r1, [ip], #4
 800b38c:	dcec      	bgt.n	800b368 <__multadd+0x12>
 800b38e:	b1d7      	cbz	r7, 800b3c6 <__multadd+0x70>
 800b390:	68a3      	ldr	r3, [r4, #8]
 800b392:	42ab      	cmp	r3, r5
 800b394:	dc12      	bgt.n	800b3bc <__multadd+0x66>
 800b396:	6861      	ldr	r1, [r4, #4]
 800b398:	4630      	mov	r0, r6
 800b39a:	3101      	adds	r1, #1
 800b39c:	f7ff ff90 	bl	800b2c0 <_Balloc>
 800b3a0:	6922      	ldr	r2, [r4, #16]
 800b3a2:	3202      	adds	r2, #2
 800b3a4:	f104 010c 	add.w	r1, r4, #12
 800b3a8:	4680      	mov	r8, r0
 800b3aa:	0092      	lsls	r2, r2, #2
 800b3ac:	300c      	adds	r0, #12
 800b3ae:	f7fe f9a3 	bl	80096f8 <memcpy>
 800b3b2:	4621      	mov	r1, r4
 800b3b4:	4630      	mov	r0, r6
 800b3b6:	f7ff ffb7 	bl	800b328 <_Bfree>
 800b3ba:	4644      	mov	r4, r8
 800b3bc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b3c0:	3501      	adds	r5, #1
 800b3c2:	615f      	str	r7, [r3, #20]
 800b3c4:	6125      	str	r5, [r4, #16]
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b3cc <__hi0bits>:
 800b3cc:	0c02      	lsrs	r2, r0, #16
 800b3ce:	0412      	lsls	r2, r2, #16
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	b9b2      	cbnz	r2, 800b402 <__hi0bits+0x36>
 800b3d4:	0403      	lsls	r3, r0, #16
 800b3d6:	2010      	movs	r0, #16
 800b3d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b3dc:	bf04      	itt	eq
 800b3de:	021b      	lsleq	r3, r3, #8
 800b3e0:	3008      	addeq	r0, #8
 800b3e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b3e6:	bf04      	itt	eq
 800b3e8:	011b      	lsleq	r3, r3, #4
 800b3ea:	3004      	addeq	r0, #4
 800b3ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b3f0:	bf04      	itt	eq
 800b3f2:	009b      	lsleq	r3, r3, #2
 800b3f4:	3002      	addeq	r0, #2
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	db06      	blt.n	800b408 <__hi0bits+0x3c>
 800b3fa:	005b      	lsls	r3, r3, #1
 800b3fc:	d503      	bpl.n	800b406 <__hi0bits+0x3a>
 800b3fe:	3001      	adds	r0, #1
 800b400:	4770      	bx	lr
 800b402:	2000      	movs	r0, #0
 800b404:	e7e8      	b.n	800b3d8 <__hi0bits+0xc>
 800b406:	2020      	movs	r0, #32
 800b408:	4770      	bx	lr

0800b40a <__lo0bits>:
 800b40a:	6803      	ldr	r3, [r0, #0]
 800b40c:	f013 0207 	ands.w	r2, r3, #7
 800b410:	4601      	mov	r1, r0
 800b412:	d00b      	beq.n	800b42c <__lo0bits+0x22>
 800b414:	07da      	lsls	r2, r3, #31
 800b416:	d423      	bmi.n	800b460 <__lo0bits+0x56>
 800b418:	0798      	lsls	r0, r3, #30
 800b41a:	bf49      	itett	mi
 800b41c:	085b      	lsrmi	r3, r3, #1
 800b41e:	089b      	lsrpl	r3, r3, #2
 800b420:	2001      	movmi	r0, #1
 800b422:	600b      	strmi	r3, [r1, #0]
 800b424:	bf5c      	itt	pl
 800b426:	600b      	strpl	r3, [r1, #0]
 800b428:	2002      	movpl	r0, #2
 800b42a:	4770      	bx	lr
 800b42c:	b298      	uxth	r0, r3
 800b42e:	b9a8      	cbnz	r0, 800b45c <__lo0bits+0x52>
 800b430:	0c1b      	lsrs	r3, r3, #16
 800b432:	2010      	movs	r0, #16
 800b434:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b438:	bf04      	itt	eq
 800b43a:	0a1b      	lsreq	r3, r3, #8
 800b43c:	3008      	addeq	r0, #8
 800b43e:	071a      	lsls	r2, r3, #28
 800b440:	bf04      	itt	eq
 800b442:	091b      	lsreq	r3, r3, #4
 800b444:	3004      	addeq	r0, #4
 800b446:	079a      	lsls	r2, r3, #30
 800b448:	bf04      	itt	eq
 800b44a:	089b      	lsreq	r3, r3, #2
 800b44c:	3002      	addeq	r0, #2
 800b44e:	07da      	lsls	r2, r3, #31
 800b450:	d402      	bmi.n	800b458 <__lo0bits+0x4e>
 800b452:	085b      	lsrs	r3, r3, #1
 800b454:	d006      	beq.n	800b464 <__lo0bits+0x5a>
 800b456:	3001      	adds	r0, #1
 800b458:	600b      	str	r3, [r1, #0]
 800b45a:	4770      	bx	lr
 800b45c:	4610      	mov	r0, r2
 800b45e:	e7e9      	b.n	800b434 <__lo0bits+0x2a>
 800b460:	2000      	movs	r0, #0
 800b462:	4770      	bx	lr
 800b464:	2020      	movs	r0, #32
 800b466:	4770      	bx	lr

0800b468 <__i2b>:
 800b468:	b510      	push	{r4, lr}
 800b46a:	460c      	mov	r4, r1
 800b46c:	2101      	movs	r1, #1
 800b46e:	f7ff ff27 	bl	800b2c0 <_Balloc>
 800b472:	2201      	movs	r2, #1
 800b474:	6144      	str	r4, [r0, #20]
 800b476:	6102      	str	r2, [r0, #16]
 800b478:	bd10      	pop	{r4, pc}

0800b47a <__multiply>:
 800b47a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b47e:	4614      	mov	r4, r2
 800b480:	690a      	ldr	r2, [r1, #16]
 800b482:	6923      	ldr	r3, [r4, #16]
 800b484:	429a      	cmp	r2, r3
 800b486:	bfb8      	it	lt
 800b488:	460b      	movlt	r3, r1
 800b48a:	4688      	mov	r8, r1
 800b48c:	bfbc      	itt	lt
 800b48e:	46a0      	movlt	r8, r4
 800b490:	461c      	movlt	r4, r3
 800b492:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b496:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b49a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b49e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b4a2:	eb07 0609 	add.w	r6, r7, r9
 800b4a6:	42b3      	cmp	r3, r6
 800b4a8:	bfb8      	it	lt
 800b4aa:	3101      	addlt	r1, #1
 800b4ac:	f7ff ff08 	bl	800b2c0 <_Balloc>
 800b4b0:	f100 0514 	add.w	r5, r0, #20
 800b4b4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b4b8:	462b      	mov	r3, r5
 800b4ba:	2200      	movs	r2, #0
 800b4bc:	4573      	cmp	r3, lr
 800b4be:	d316      	bcc.n	800b4ee <__multiply+0x74>
 800b4c0:	f104 0214 	add.w	r2, r4, #20
 800b4c4:	f108 0114 	add.w	r1, r8, #20
 800b4c8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b4cc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b4d0:	9300      	str	r3, [sp, #0]
 800b4d2:	9b00      	ldr	r3, [sp, #0]
 800b4d4:	9201      	str	r2, [sp, #4]
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d80c      	bhi.n	800b4f4 <__multiply+0x7a>
 800b4da:	2e00      	cmp	r6, #0
 800b4dc:	dd03      	ble.n	800b4e6 <__multiply+0x6c>
 800b4de:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d05d      	beq.n	800b5a2 <__multiply+0x128>
 800b4e6:	6106      	str	r6, [r0, #16]
 800b4e8:	b003      	add	sp, #12
 800b4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ee:	f843 2b04 	str.w	r2, [r3], #4
 800b4f2:	e7e3      	b.n	800b4bc <__multiply+0x42>
 800b4f4:	f8b2 b000 	ldrh.w	fp, [r2]
 800b4f8:	f1bb 0f00 	cmp.w	fp, #0
 800b4fc:	d023      	beq.n	800b546 <__multiply+0xcc>
 800b4fe:	4689      	mov	r9, r1
 800b500:	46ac      	mov	ip, r5
 800b502:	f04f 0800 	mov.w	r8, #0
 800b506:	f859 4b04 	ldr.w	r4, [r9], #4
 800b50a:	f8dc a000 	ldr.w	sl, [ip]
 800b50e:	b2a3      	uxth	r3, r4
 800b510:	fa1f fa8a 	uxth.w	sl, sl
 800b514:	fb0b a303 	mla	r3, fp, r3, sl
 800b518:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b51c:	f8dc 4000 	ldr.w	r4, [ip]
 800b520:	4443      	add	r3, r8
 800b522:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b526:	fb0b 840a 	mla	r4, fp, sl, r8
 800b52a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b52e:	46e2      	mov	sl, ip
 800b530:	b29b      	uxth	r3, r3
 800b532:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b536:	454f      	cmp	r7, r9
 800b538:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b53c:	f84a 3b04 	str.w	r3, [sl], #4
 800b540:	d82b      	bhi.n	800b59a <__multiply+0x120>
 800b542:	f8cc 8004 	str.w	r8, [ip, #4]
 800b546:	9b01      	ldr	r3, [sp, #4]
 800b548:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b54c:	3204      	adds	r2, #4
 800b54e:	f1ba 0f00 	cmp.w	sl, #0
 800b552:	d020      	beq.n	800b596 <__multiply+0x11c>
 800b554:	682b      	ldr	r3, [r5, #0]
 800b556:	4689      	mov	r9, r1
 800b558:	46a8      	mov	r8, r5
 800b55a:	f04f 0b00 	mov.w	fp, #0
 800b55e:	f8b9 c000 	ldrh.w	ip, [r9]
 800b562:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b566:	fb0a 440c 	mla	r4, sl, ip, r4
 800b56a:	445c      	add	r4, fp
 800b56c:	46c4      	mov	ip, r8
 800b56e:	b29b      	uxth	r3, r3
 800b570:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b574:	f84c 3b04 	str.w	r3, [ip], #4
 800b578:	f859 3b04 	ldr.w	r3, [r9], #4
 800b57c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b580:	0c1b      	lsrs	r3, r3, #16
 800b582:	fb0a b303 	mla	r3, sl, r3, fp
 800b586:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b58a:	454f      	cmp	r7, r9
 800b58c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b590:	d805      	bhi.n	800b59e <__multiply+0x124>
 800b592:	f8c8 3004 	str.w	r3, [r8, #4]
 800b596:	3504      	adds	r5, #4
 800b598:	e79b      	b.n	800b4d2 <__multiply+0x58>
 800b59a:	46d4      	mov	ip, sl
 800b59c:	e7b3      	b.n	800b506 <__multiply+0x8c>
 800b59e:	46e0      	mov	r8, ip
 800b5a0:	e7dd      	b.n	800b55e <__multiply+0xe4>
 800b5a2:	3e01      	subs	r6, #1
 800b5a4:	e799      	b.n	800b4da <__multiply+0x60>
	...

0800b5a8 <__pow5mult>:
 800b5a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5ac:	4615      	mov	r5, r2
 800b5ae:	f012 0203 	ands.w	r2, r2, #3
 800b5b2:	4606      	mov	r6, r0
 800b5b4:	460f      	mov	r7, r1
 800b5b6:	d007      	beq.n	800b5c8 <__pow5mult+0x20>
 800b5b8:	3a01      	subs	r2, #1
 800b5ba:	4c21      	ldr	r4, [pc, #132]	; (800b640 <__pow5mult+0x98>)
 800b5bc:	2300      	movs	r3, #0
 800b5be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b5c2:	f7ff fec8 	bl	800b356 <__multadd>
 800b5c6:	4607      	mov	r7, r0
 800b5c8:	10ad      	asrs	r5, r5, #2
 800b5ca:	d035      	beq.n	800b638 <__pow5mult+0x90>
 800b5cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b5ce:	b93c      	cbnz	r4, 800b5e0 <__pow5mult+0x38>
 800b5d0:	2010      	movs	r0, #16
 800b5d2:	f7ff fe6d 	bl	800b2b0 <malloc>
 800b5d6:	6270      	str	r0, [r6, #36]	; 0x24
 800b5d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b5dc:	6004      	str	r4, [r0, #0]
 800b5de:	60c4      	str	r4, [r0, #12]
 800b5e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b5e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b5e8:	b94c      	cbnz	r4, 800b5fe <__pow5mult+0x56>
 800b5ea:	f240 2171 	movw	r1, #625	; 0x271
 800b5ee:	4630      	mov	r0, r6
 800b5f0:	f7ff ff3a 	bl	800b468 <__i2b>
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800b5fa:	4604      	mov	r4, r0
 800b5fc:	6003      	str	r3, [r0, #0]
 800b5fe:	f04f 0800 	mov.w	r8, #0
 800b602:	07eb      	lsls	r3, r5, #31
 800b604:	d50a      	bpl.n	800b61c <__pow5mult+0x74>
 800b606:	4639      	mov	r1, r7
 800b608:	4622      	mov	r2, r4
 800b60a:	4630      	mov	r0, r6
 800b60c:	f7ff ff35 	bl	800b47a <__multiply>
 800b610:	4639      	mov	r1, r7
 800b612:	4681      	mov	r9, r0
 800b614:	4630      	mov	r0, r6
 800b616:	f7ff fe87 	bl	800b328 <_Bfree>
 800b61a:	464f      	mov	r7, r9
 800b61c:	106d      	asrs	r5, r5, #1
 800b61e:	d00b      	beq.n	800b638 <__pow5mult+0x90>
 800b620:	6820      	ldr	r0, [r4, #0]
 800b622:	b938      	cbnz	r0, 800b634 <__pow5mult+0x8c>
 800b624:	4622      	mov	r2, r4
 800b626:	4621      	mov	r1, r4
 800b628:	4630      	mov	r0, r6
 800b62a:	f7ff ff26 	bl	800b47a <__multiply>
 800b62e:	6020      	str	r0, [r4, #0]
 800b630:	f8c0 8000 	str.w	r8, [r0]
 800b634:	4604      	mov	r4, r0
 800b636:	e7e4      	b.n	800b602 <__pow5mult+0x5a>
 800b638:	4638      	mov	r0, r7
 800b63a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b63e:	bf00      	nop
 800b640:	0800c280 	.word	0x0800c280

0800b644 <__lshift>:
 800b644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b648:	460c      	mov	r4, r1
 800b64a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b64e:	6923      	ldr	r3, [r4, #16]
 800b650:	6849      	ldr	r1, [r1, #4]
 800b652:	eb0a 0903 	add.w	r9, sl, r3
 800b656:	68a3      	ldr	r3, [r4, #8]
 800b658:	4607      	mov	r7, r0
 800b65a:	4616      	mov	r6, r2
 800b65c:	f109 0501 	add.w	r5, r9, #1
 800b660:	42ab      	cmp	r3, r5
 800b662:	db32      	blt.n	800b6ca <__lshift+0x86>
 800b664:	4638      	mov	r0, r7
 800b666:	f7ff fe2b 	bl	800b2c0 <_Balloc>
 800b66a:	2300      	movs	r3, #0
 800b66c:	4680      	mov	r8, r0
 800b66e:	f100 0114 	add.w	r1, r0, #20
 800b672:	461a      	mov	r2, r3
 800b674:	4553      	cmp	r3, sl
 800b676:	db2b      	blt.n	800b6d0 <__lshift+0x8c>
 800b678:	6920      	ldr	r0, [r4, #16]
 800b67a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b67e:	f104 0314 	add.w	r3, r4, #20
 800b682:	f016 021f 	ands.w	r2, r6, #31
 800b686:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b68a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b68e:	d025      	beq.n	800b6dc <__lshift+0x98>
 800b690:	f1c2 0e20 	rsb	lr, r2, #32
 800b694:	2000      	movs	r0, #0
 800b696:	681e      	ldr	r6, [r3, #0]
 800b698:	468a      	mov	sl, r1
 800b69a:	4096      	lsls	r6, r2
 800b69c:	4330      	orrs	r0, r6
 800b69e:	f84a 0b04 	str.w	r0, [sl], #4
 800b6a2:	f853 0b04 	ldr.w	r0, [r3], #4
 800b6a6:	459c      	cmp	ip, r3
 800b6a8:	fa20 f00e 	lsr.w	r0, r0, lr
 800b6ac:	d814      	bhi.n	800b6d8 <__lshift+0x94>
 800b6ae:	6048      	str	r0, [r1, #4]
 800b6b0:	b108      	cbz	r0, 800b6b6 <__lshift+0x72>
 800b6b2:	f109 0502 	add.w	r5, r9, #2
 800b6b6:	3d01      	subs	r5, #1
 800b6b8:	4638      	mov	r0, r7
 800b6ba:	f8c8 5010 	str.w	r5, [r8, #16]
 800b6be:	4621      	mov	r1, r4
 800b6c0:	f7ff fe32 	bl	800b328 <_Bfree>
 800b6c4:	4640      	mov	r0, r8
 800b6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6ca:	3101      	adds	r1, #1
 800b6cc:	005b      	lsls	r3, r3, #1
 800b6ce:	e7c7      	b.n	800b660 <__lshift+0x1c>
 800b6d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	e7cd      	b.n	800b674 <__lshift+0x30>
 800b6d8:	4651      	mov	r1, sl
 800b6da:	e7dc      	b.n	800b696 <__lshift+0x52>
 800b6dc:	3904      	subs	r1, #4
 800b6de:	f853 2b04 	ldr.w	r2, [r3], #4
 800b6e2:	f841 2f04 	str.w	r2, [r1, #4]!
 800b6e6:	459c      	cmp	ip, r3
 800b6e8:	d8f9      	bhi.n	800b6de <__lshift+0x9a>
 800b6ea:	e7e4      	b.n	800b6b6 <__lshift+0x72>

0800b6ec <__mcmp>:
 800b6ec:	6903      	ldr	r3, [r0, #16]
 800b6ee:	690a      	ldr	r2, [r1, #16]
 800b6f0:	1a9b      	subs	r3, r3, r2
 800b6f2:	b530      	push	{r4, r5, lr}
 800b6f4:	d10c      	bne.n	800b710 <__mcmp+0x24>
 800b6f6:	0092      	lsls	r2, r2, #2
 800b6f8:	3014      	adds	r0, #20
 800b6fa:	3114      	adds	r1, #20
 800b6fc:	1884      	adds	r4, r0, r2
 800b6fe:	4411      	add	r1, r2
 800b700:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b704:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b708:	4295      	cmp	r5, r2
 800b70a:	d003      	beq.n	800b714 <__mcmp+0x28>
 800b70c:	d305      	bcc.n	800b71a <__mcmp+0x2e>
 800b70e:	2301      	movs	r3, #1
 800b710:	4618      	mov	r0, r3
 800b712:	bd30      	pop	{r4, r5, pc}
 800b714:	42a0      	cmp	r0, r4
 800b716:	d3f3      	bcc.n	800b700 <__mcmp+0x14>
 800b718:	e7fa      	b.n	800b710 <__mcmp+0x24>
 800b71a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b71e:	e7f7      	b.n	800b710 <__mcmp+0x24>

0800b720 <__mdiff>:
 800b720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b724:	460d      	mov	r5, r1
 800b726:	4607      	mov	r7, r0
 800b728:	4611      	mov	r1, r2
 800b72a:	4628      	mov	r0, r5
 800b72c:	4614      	mov	r4, r2
 800b72e:	f7ff ffdd 	bl	800b6ec <__mcmp>
 800b732:	1e06      	subs	r6, r0, #0
 800b734:	d108      	bne.n	800b748 <__mdiff+0x28>
 800b736:	4631      	mov	r1, r6
 800b738:	4638      	mov	r0, r7
 800b73a:	f7ff fdc1 	bl	800b2c0 <_Balloc>
 800b73e:	2301      	movs	r3, #1
 800b740:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b748:	bfa4      	itt	ge
 800b74a:	4623      	movge	r3, r4
 800b74c:	462c      	movge	r4, r5
 800b74e:	4638      	mov	r0, r7
 800b750:	6861      	ldr	r1, [r4, #4]
 800b752:	bfa6      	itte	ge
 800b754:	461d      	movge	r5, r3
 800b756:	2600      	movge	r6, #0
 800b758:	2601      	movlt	r6, #1
 800b75a:	f7ff fdb1 	bl	800b2c0 <_Balloc>
 800b75e:	692b      	ldr	r3, [r5, #16]
 800b760:	60c6      	str	r6, [r0, #12]
 800b762:	6926      	ldr	r6, [r4, #16]
 800b764:	f105 0914 	add.w	r9, r5, #20
 800b768:	f104 0214 	add.w	r2, r4, #20
 800b76c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b770:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b774:	f100 0514 	add.w	r5, r0, #20
 800b778:	f04f 0e00 	mov.w	lr, #0
 800b77c:	f852 ab04 	ldr.w	sl, [r2], #4
 800b780:	f859 4b04 	ldr.w	r4, [r9], #4
 800b784:	fa1e f18a 	uxtah	r1, lr, sl
 800b788:	b2a3      	uxth	r3, r4
 800b78a:	1ac9      	subs	r1, r1, r3
 800b78c:	0c23      	lsrs	r3, r4, #16
 800b78e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b792:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b796:	b289      	uxth	r1, r1
 800b798:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b79c:	45c8      	cmp	r8, r9
 800b79e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b7a2:	4694      	mov	ip, r2
 800b7a4:	f845 3b04 	str.w	r3, [r5], #4
 800b7a8:	d8e8      	bhi.n	800b77c <__mdiff+0x5c>
 800b7aa:	45bc      	cmp	ip, r7
 800b7ac:	d304      	bcc.n	800b7b8 <__mdiff+0x98>
 800b7ae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b7b2:	b183      	cbz	r3, 800b7d6 <__mdiff+0xb6>
 800b7b4:	6106      	str	r6, [r0, #16]
 800b7b6:	e7c5      	b.n	800b744 <__mdiff+0x24>
 800b7b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b7bc:	fa1e f381 	uxtah	r3, lr, r1
 800b7c0:	141a      	asrs	r2, r3, #16
 800b7c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b7c6:	b29b      	uxth	r3, r3
 800b7c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7cc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b7d0:	f845 3b04 	str.w	r3, [r5], #4
 800b7d4:	e7e9      	b.n	800b7aa <__mdiff+0x8a>
 800b7d6:	3e01      	subs	r6, #1
 800b7d8:	e7e9      	b.n	800b7ae <__mdiff+0x8e>

0800b7da <__d2b>:
 800b7da:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7de:	460e      	mov	r6, r1
 800b7e0:	2101      	movs	r1, #1
 800b7e2:	ec59 8b10 	vmov	r8, r9, d0
 800b7e6:	4615      	mov	r5, r2
 800b7e8:	f7ff fd6a 	bl	800b2c0 <_Balloc>
 800b7ec:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b7f0:	4607      	mov	r7, r0
 800b7f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b7f6:	bb34      	cbnz	r4, 800b846 <__d2b+0x6c>
 800b7f8:	9301      	str	r3, [sp, #4]
 800b7fa:	f1b8 0300 	subs.w	r3, r8, #0
 800b7fe:	d027      	beq.n	800b850 <__d2b+0x76>
 800b800:	a802      	add	r0, sp, #8
 800b802:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b806:	f7ff fe00 	bl	800b40a <__lo0bits>
 800b80a:	9900      	ldr	r1, [sp, #0]
 800b80c:	b1f0      	cbz	r0, 800b84c <__d2b+0x72>
 800b80e:	9a01      	ldr	r2, [sp, #4]
 800b810:	f1c0 0320 	rsb	r3, r0, #32
 800b814:	fa02 f303 	lsl.w	r3, r2, r3
 800b818:	430b      	orrs	r3, r1
 800b81a:	40c2      	lsrs	r2, r0
 800b81c:	617b      	str	r3, [r7, #20]
 800b81e:	9201      	str	r2, [sp, #4]
 800b820:	9b01      	ldr	r3, [sp, #4]
 800b822:	61bb      	str	r3, [r7, #24]
 800b824:	2b00      	cmp	r3, #0
 800b826:	bf14      	ite	ne
 800b828:	2102      	movne	r1, #2
 800b82a:	2101      	moveq	r1, #1
 800b82c:	6139      	str	r1, [r7, #16]
 800b82e:	b1c4      	cbz	r4, 800b862 <__d2b+0x88>
 800b830:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b834:	4404      	add	r4, r0
 800b836:	6034      	str	r4, [r6, #0]
 800b838:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b83c:	6028      	str	r0, [r5, #0]
 800b83e:	4638      	mov	r0, r7
 800b840:	b003      	add	sp, #12
 800b842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b846:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b84a:	e7d5      	b.n	800b7f8 <__d2b+0x1e>
 800b84c:	6179      	str	r1, [r7, #20]
 800b84e:	e7e7      	b.n	800b820 <__d2b+0x46>
 800b850:	a801      	add	r0, sp, #4
 800b852:	f7ff fdda 	bl	800b40a <__lo0bits>
 800b856:	9b01      	ldr	r3, [sp, #4]
 800b858:	617b      	str	r3, [r7, #20]
 800b85a:	2101      	movs	r1, #1
 800b85c:	6139      	str	r1, [r7, #16]
 800b85e:	3020      	adds	r0, #32
 800b860:	e7e5      	b.n	800b82e <__d2b+0x54>
 800b862:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b866:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b86a:	6030      	str	r0, [r6, #0]
 800b86c:	6918      	ldr	r0, [r3, #16]
 800b86e:	f7ff fdad 	bl	800b3cc <__hi0bits>
 800b872:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b876:	e7e1      	b.n	800b83c <__d2b+0x62>

0800b878 <_calloc_r>:
 800b878:	b538      	push	{r3, r4, r5, lr}
 800b87a:	fb02 f401 	mul.w	r4, r2, r1
 800b87e:	4621      	mov	r1, r4
 800b880:	f000 f856 	bl	800b930 <_malloc_r>
 800b884:	4605      	mov	r5, r0
 800b886:	b118      	cbz	r0, 800b890 <_calloc_r+0x18>
 800b888:	4622      	mov	r2, r4
 800b88a:	2100      	movs	r1, #0
 800b88c:	f7fd ff3f 	bl	800970e <memset>
 800b890:	4628      	mov	r0, r5
 800b892:	bd38      	pop	{r3, r4, r5, pc}

0800b894 <_free_r>:
 800b894:	b538      	push	{r3, r4, r5, lr}
 800b896:	4605      	mov	r5, r0
 800b898:	2900      	cmp	r1, #0
 800b89a:	d045      	beq.n	800b928 <_free_r+0x94>
 800b89c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b8a0:	1f0c      	subs	r4, r1, #4
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	bfb8      	it	lt
 800b8a6:	18e4      	addlt	r4, r4, r3
 800b8a8:	f000 fa98 	bl	800bddc <__malloc_lock>
 800b8ac:	4a1f      	ldr	r2, [pc, #124]	; (800b92c <_free_r+0x98>)
 800b8ae:	6813      	ldr	r3, [r2, #0]
 800b8b0:	4610      	mov	r0, r2
 800b8b2:	b933      	cbnz	r3, 800b8c2 <_free_r+0x2e>
 800b8b4:	6063      	str	r3, [r4, #4]
 800b8b6:	6014      	str	r4, [r2, #0]
 800b8b8:	4628      	mov	r0, r5
 800b8ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8be:	f000 ba8e 	b.w	800bdde <__malloc_unlock>
 800b8c2:	42a3      	cmp	r3, r4
 800b8c4:	d90c      	bls.n	800b8e0 <_free_r+0x4c>
 800b8c6:	6821      	ldr	r1, [r4, #0]
 800b8c8:	1862      	adds	r2, r4, r1
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	bf04      	itt	eq
 800b8ce:	681a      	ldreq	r2, [r3, #0]
 800b8d0:	685b      	ldreq	r3, [r3, #4]
 800b8d2:	6063      	str	r3, [r4, #4]
 800b8d4:	bf04      	itt	eq
 800b8d6:	1852      	addeq	r2, r2, r1
 800b8d8:	6022      	streq	r2, [r4, #0]
 800b8da:	6004      	str	r4, [r0, #0]
 800b8dc:	e7ec      	b.n	800b8b8 <_free_r+0x24>
 800b8de:	4613      	mov	r3, r2
 800b8e0:	685a      	ldr	r2, [r3, #4]
 800b8e2:	b10a      	cbz	r2, 800b8e8 <_free_r+0x54>
 800b8e4:	42a2      	cmp	r2, r4
 800b8e6:	d9fa      	bls.n	800b8de <_free_r+0x4a>
 800b8e8:	6819      	ldr	r1, [r3, #0]
 800b8ea:	1858      	adds	r0, r3, r1
 800b8ec:	42a0      	cmp	r0, r4
 800b8ee:	d10b      	bne.n	800b908 <_free_r+0x74>
 800b8f0:	6820      	ldr	r0, [r4, #0]
 800b8f2:	4401      	add	r1, r0
 800b8f4:	1858      	adds	r0, r3, r1
 800b8f6:	4282      	cmp	r2, r0
 800b8f8:	6019      	str	r1, [r3, #0]
 800b8fa:	d1dd      	bne.n	800b8b8 <_free_r+0x24>
 800b8fc:	6810      	ldr	r0, [r2, #0]
 800b8fe:	6852      	ldr	r2, [r2, #4]
 800b900:	605a      	str	r2, [r3, #4]
 800b902:	4401      	add	r1, r0
 800b904:	6019      	str	r1, [r3, #0]
 800b906:	e7d7      	b.n	800b8b8 <_free_r+0x24>
 800b908:	d902      	bls.n	800b910 <_free_r+0x7c>
 800b90a:	230c      	movs	r3, #12
 800b90c:	602b      	str	r3, [r5, #0]
 800b90e:	e7d3      	b.n	800b8b8 <_free_r+0x24>
 800b910:	6820      	ldr	r0, [r4, #0]
 800b912:	1821      	adds	r1, r4, r0
 800b914:	428a      	cmp	r2, r1
 800b916:	bf04      	itt	eq
 800b918:	6811      	ldreq	r1, [r2, #0]
 800b91a:	6852      	ldreq	r2, [r2, #4]
 800b91c:	6062      	str	r2, [r4, #4]
 800b91e:	bf04      	itt	eq
 800b920:	1809      	addeq	r1, r1, r0
 800b922:	6021      	streq	r1, [r4, #0]
 800b924:	605c      	str	r4, [r3, #4]
 800b926:	e7c7      	b.n	800b8b8 <_free_r+0x24>
 800b928:	bd38      	pop	{r3, r4, r5, pc}
 800b92a:	bf00      	nop
 800b92c:	2000034c 	.word	0x2000034c

0800b930 <_malloc_r>:
 800b930:	b570      	push	{r4, r5, r6, lr}
 800b932:	1ccd      	adds	r5, r1, #3
 800b934:	f025 0503 	bic.w	r5, r5, #3
 800b938:	3508      	adds	r5, #8
 800b93a:	2d0c      	cmp	r5, #12
 800b93c:	bf38      	it	cc
 800b93e:	250c      	movcc	r5, #12
 800b940:	2d00      	cmp	r5, #0
 800b942:	4606      	mov	r6, r0
 800b944:	db01      	blt.n	800b94a <_malloc_r+0x1a>
 800b946:	42a9      	cmp	r1, r5
 800b948:	d903      	bls.n	800b952 <_malloc_r+0x22>
 800b94a:	230c      	movs	r3, #12
 800b94c:	6033      	str	r3, [r6, #0]
 800b94e:	2000      	movs	r0, #0
 800b950:	bd70      	pop	{r4, r5, r6, pc}
 800b952:	f000 fa43 	bl	800bddc <__malloc_lock>
 800b956:	4a21      	ldr	r2, [pc, #132]	; (800b9dc <_malloc_r+0xac>)
 800b958:	6814      	ldr	r4, [r2, #0]
 800b95a:	4621      	mov	r1, r4
 800b95c:	b991      	cbnz	r1, 800b984 <_malloc_r+0x54>
 800b95e:	4c20      	ldr	r4, [pc, #128]	; (800b9e0 <_malloc_r+0xb0>)
 800b960:	6823      	ldr	r3, [r4, #0]
 800b962:	b91b      	cbnz	r3, 800b96c <_malloc_r+0x3c>
 800b964:	4630      	mov	r0, r6
 800b966:	f000 f97d 	bl	800bc64 <_sbrk_r>
 800b96a:	6020      	str	r0, [r4, #0]
 800b96c:	4629      	mov	r1, r5
 800b96e:	4630      	mov	r0, r6
 800b970:	f000 f978 	bl	800bc64 <_sbrk_r>
 800b974:	1c43      	adds	r3, r0, #1
 800b976:	d124      	bne.n	800b9c2 <_malloc_r+0x92>
 800b978:	230c      	movs	r3, #12
 800b97a:	6033      	str	r3, [r6, #0]
 800b97c:	4630      	mov	r0, r6
 800b97e:	f000 fa2e 	bl	800bdde <__malloc_unlock>
 800b982:	e7e4      	b.n	800b94e <_malloc_r+0x1e>
 800b984:	680b      	ldr	r3, [r1, #0]
 800b986:	1b5b      	subs	r3, r3, r5
 800b988:	d418      	bmi.n	800b9bc <_malloc_r+0x8c>
 800b98a:	2b0b      	cmp	r3, #11
 800b98c:	d90f      	bls.n	800b9ae <_malloc_r+0x7e>
 800b98e:	600b      	str	r3, [r1, #0]
 800b990:	50cd      	str	r5, [r1, r3]
 800b992:	18cc      	adds	r4, r1, r3
 800b994:	4630      	mov	r0, r6
 800b996:	f000 fa22 	bl	800bdde <__malloc_unlock>
 800b99a:	f104 000b 	add.w	r0, r4, #11
 800b99e:	1d23      	adds	r3, r4, #4
 800b9a0:	f020 0007 	bic.w	r0, r0, #7
 800b9a4:	1ac3      	subs	r3, r0, r3
 800b9a6:	d0d3      	beq.n	800b950 <_malloc_r+0x20>
 800b9a8:	425a      	negs	r2, r3
 800b9aa:	50e2      	str	r2, [r4, r3]
 800b9ac:	e7d0      	b.n	800b950 <_malloc_r+0x20>
 800b9ae:	428c      	cmp	r4, r1
 800b9b0:	684b      	ldr	r3, [r1, #4]
 800b9b2:	bf16      	itet	ne
 800b9b4:	6063      	strne	r3, [r4, #4]
 800b9b6:	6013      	streq	r3, [r2, #0]
 800b9b8:	460c      	movne	r4, r1
 800b9ba:	e7eb      	b.n	800b994 <_malloc_r+0x64>
 800b9bc:	460c      	mov	r4, r1
 800b9be:	6849      	ldr	r1, [r1, #4]
 800b9c0:	e7cc      	b.n	800b95c <_malloc_r+0x2c>
 800b9c2:	1cc4      	adds	r4, r0, #3
 800b9c4:	f024 0403 	bic.w	r4, r4, #3
 800b9c8:	42a0      	cmp	r0, r4
 800b9ca:	d005      	beq.n	800b9d8 <_malloc_r+0xa8>
 800b9cc:	1a21      	subs	r1, r4, r0
 800b9ce:	4630      	mov	r0, r6
 800b9d0:	f000 f948 	bl	800bc64 <_sbrk_r>
 800b9d4:	3001      	adds	r0, #1
 800b9d6:	d0cf      	beq.n	800b978 <_malloc_r+0x48>
 800b9d8:	6025      	str	r5, [r4, #0]
 800b9da:	e7db      	b.n	800b994 <_malloc_r+0x64>
 800b9dc:	2000034c 	.word	0x2000034c
 800b9e0:	20000350 	.word	0x20000350

0800b9e4 <__sfputc_r>:
 800b9e4:	6893      	ldr	r3, [r2, #8]
 800b9e6:	3b01      	subs	r3, #1
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	b410      	push	{r4}
 800b9ec:	6093      	str	r3, [r2, #8]
 800b9ee:	da08      	bge.n	800ba02 <__sfputc_r+0x1e>
 800b9f0:	6994      	ldr	r4, [r2, #24]
 800b9f2:	42a3      	cmp	r3, r4
 800b9f4:	db01      	blt.n	800b9fa <__sfputc_r+0x16>
 800b9f6:	290a      	cmp	r1, #10
 800b9f8:	d103      	bne.n	800ba02 <__sfputc_r+0x1e>
 800b9fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9fe:	f7fe bb67 	b.w	800a0d0 <__swbuf_r>
 800ba02:	6813      	ldr	r3, [r2, #0]
 800ba04:	1c58      	adds	r0, r3, #1
 800ba06:	6010      	str	r0, [r2, #0]
 800ba08:	7019      	strb	r1, [r3, #0]
 800ba0a:	4608      	mov	r0, r1
 800ba0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba10:	4770      	bx	lr

0800ba12 <__sfputs_r>:
 800ba12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba14:	4606      	mov	r6, r0
 800ba16:	460f      	mov	r7, r1
 800ba18:	4614      	mov	r4, r2
 800ba1a:	18d5      	adds	r5, r2, r3
 800ba1c:	42ac      	cmp	r4, r5
 800ba1e:	d101      	bne.n	800ba24 <__sfputs_r+0x12>
 800ba20:	2000      	movs	r0, #0
 800ba22:	e007      	b.n	800ba34 <__sfputs_r+0x22>
 800ba24:	463a      	mov	r2, r7
 800ba26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba2a:	4630      	mov	r0, r6
 800ba2c:	f7ff ffda 	bl	800b9e4 <__sfputc_r>
 800ba30:	1c43      	adds	r3, r0, #1
 800ba32:	d1f3      	bne.n	800ba1c <__sfputs_r+0xa>
 800ba34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ba38 <_vfiprintf_r>:
 800ba38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba3c:	460c      	mov	r4, r1
 800ba3e:	b09d      	sub	sp, #116	; 0x74
 800ba40:	4617      	mov	r7, r2
 800ba42:	461d      	mov	r5, r3
 800ba44:	4606      	mov	r6, r0
 800ba46:	b118      	cbz	r0, 800ba50 <_vfiprintf_r+0x18>
 800ba48:	6983      	ldr	r3, [r0, #24]
 800ba4a:	b90b      	cbnz	r3, 800ba50 <_vfiprintf_r+0x18>
 800ba4c:	f7ff fb34 	bl	800b0b8 <__sinit>
 800ba50:	4b7c      	ldr	r3, [pc, #496]	; (800bc44 <_vfiprintf_r+0x20c>)
 800ba52:	429c      	cmp	r4, r3
 800ba54:	d158      	bne.n	800bb08 <_vfiprintf_r+0xd0>
 800ba56:	6874      	ldr	r4, [r6, #4]
 800ba58:	89a3      	ldrh	r3, [r4, #12]
 800ba5a:	0718      	lsls	r0, r3, #28
 800ba5c:	d55e      	bpl.n	800bb1c <_vfiprintf_r+0xe4>
 800ba5e:	6923      	ldr	r3, [r4, #16]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d05b      	beq.n	800bb1c <_vfiprintf_r+0xe4>
 800ba64:	2300      	movs	r3, #0
 800ba66:	9309      	str	r3, [sp, #36]	; 0x24
 800ba68:	2320      	movs	r3, #32
 800ba6a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ba6e:	2330      	movs	r3, #48	; 0x30
 800ba70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ba74:	9503      	str	r5, [sp, #12]
 800ba76:	f04f 0b01 	mov.w	fp, #1
 800ba7a:	46b8      	mov	r8, r7
 800ba7c:	4645      	mov	r5, r8
 800ba7e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ba82:	b10b      	cbz	r3, 800ba88 <_vfiprintf_r+0x50>
 800ba84:	2b25      	cmp	r3, #37	; 0x25
 800ba86:	d154      	bne.n	800bb32 <_vfiprintf_r+0xfa>
 800ba88:	ebb8 0a07 	subs.w	sl, r8, r7
 800ba8c:	d00b      	beq.n	800baa6 <_vfiprintf_r+0x6e>
 800ba8e:	4653      	mov	r3, sl
 800ba90:	463a      	mov	r2, r7
 800ba92:	4621      	mov	r1, r4
 800ba94:	4630      	mov	r0, r6
 800ba96:	f7ff ffbc 	bl	800ba12 <__sfputs_r>
 800ba9a:	3001      	adds	r0, #1
 800ba9c:	f000 80c2 	beq.w	800bc24 <_vfiprintf_r+0x1ec>
 800baa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800baa2:	4453      	add	r3, sl
 800baa4:	9309      	str	r3, [sp, #36]	; 0x24
 800baa6:	f898 3000 	ldrb.w	r3, [r8]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	f000 80ba 	beq.w	800bc24 <_vfiprintf_r+0x1ec>
 800bab0:	2300      	movs	r3, #0
 800bab2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bab6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800baba:	9304      	str	r3, [sp, #16]
 800babc:	9307      	str	r3, [sp, #28]
 800babe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bac2:	931a      	str	r3, [sp, #104]	; 0x68
 800bac4:	46a8      	mov	r8, r5
 800bac6:	2205      	movs	r2, #5
 800bac8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800bacc:	485e      	ldr	r0, [pc, #376]	; (800bc48 <_vfiprintf_r+0x210>)
 800bace:	f7f4 fb87 	bl	80001e0 <memchr>
 800bad2:	9b04      	ldr	r3, [sp, #16]
 800bad4:	bb78      	cbnz	r0, 800bb36 <_vfiprintf_r+0xfe>
 800bad6:	06d9      	lsls	r1, r3, #27
 800bad8:	bf44      	itt	mi
 800bada:	2220      	movmi	r2, #32
 800badc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bae0:	071a      	lsls	r2, r3, #28
 800bae2:	bf44      	itt	mi
 800bae4:	222b      	movmi	r2, #43	; 0x2b
 800bae6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800baea:	782a      	ldrb	r2, [r5, #0]
 800baec:	2a2a      	cmp	r2, #42	; 0x2a
 800baee:	d02a      	beq.n	800bb46 <_vfiprintf_r+0x10e>
 800baf0:	9a07      	ldr	r2, [sp, #28]
 800baf2:	46a8      	mov	r8, r5
 800baf4:	2000      	movs	r0, #0
 800baf6:	250a      	movs	r5, #10
 800baf8:	4641      	mov	r1, r8
 800bafa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bafe:	3b30      	subs	r3, #48	; 0x30
 800bb00:	2b09      	cmp	r3, #9
 800bb02:	d969      	bls.n	800bbd8 <_vfiprintf_r+0x1a0>
 800bb04:	b360      	cbz	r0, 800bb60 <_vfiprintf_r+0x128>
 800bb06:	e024      	b.n	800bb52 <_vfiprintf_r+0x11a>
 800bb08:	4b50      	ldr	r3, [pc, #320]	; (800bc4c <_vfiprintf_r+0x214>)
 800bb0a:	429c      	cmp	r4, r3
 800bb0c:	d101      	bne.n	800bb12 <_vfiprintf_r+0xda>
 800bb0e:	68b4      	ldr	r4, [r6, #8]
 800bb10:	e7a2      	b.n	800ba58 <_vfiprintf_r+0x20>
 800bb12:	4b4f      	ldr	r3, [pc, #316]	; (800bc50 <_vfiprintf_r+0x218>)
 800bb14:	429c      	cmp	r4, r3
 800bb16:	bf08      	it	eq
 800bb18:	68f4      	ldreq	r4, [r6, #12]
 800bb1a:	e79d      	b.n	800ba58 <_vfiprintf_r+0x20>
 800bb1c:	4621      	mov	r1, r4
 800bb1e:	4630      	mov	r0, r6
 800bb20:	f7fe fb28 	bl	800a174 <__swsetup_r>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	d09d      	beq.n	800ba64 <_vfiprintf_r+0x2c>
 800bb28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bb2c:	b01d      	add	sp, #116	; 0x74
 800bb2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb32:	46a8      	mov	r8, r5
 800bb34:	e7a2      	b.n	800ba7c <_vfiprintf_r+0x44>
 800bb36:	4a44      	ldr	r2, [pc, #272]	; (800bc48 <_vfiprintf_r+0x210>)
 800bb38:	1a80      	subs	r0, r0, r2
 800bb3a:	fa0b f000 	lsl.w	r0, fp, r0
 800bb3e:	4318      	orrs	r0, r3
 800bb40:	9004      	str	r0, [sp, #16]
 800bb42:	4645      	mov	r5, r8
 800bb44:	e7be      	b.n	800bac4 <_vfiprintf_r+0x8c>
 800bb46:	9a03      	ldr	r2, [sp, #12]
 800bb48:	1d11      	adds	r1, r2, #4
 800bb4a:	6812      	ldr	r2, [r2, #0]
 800bb4c:	9103      	str	r1, [sp, #12]
 800bb4e:	2a00      	cmp	r2, #0
 800bb50:	db01      	blt.n	800bb56 <_vfiprintf_r+0x11e>
 800bb52:	9207      	str	r2, [sp, #28]
 800bb54:	e004      	b.n	800bb60 <_vfiprintf_r+0x128>
 800bb56:	4252      	negs	r2, r2
 800bb58:	f043 0302 	orr.w	r3, r3, #2
 800bb5c:	9207      	str	r2, [sp, #28]
 800bb5e:	9304      	str	r3, [sp, #16]
 800bb60:	f898 3000 	ldrb.w	r3, [r8]
 800bb64:	2b2e      	cmp	r3, #46	; 0x2e
 800bb66:	d10e      	bne.n	800bb86 <_vfiprintf_r+0x14e>
 800bb68:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bb6c:	2b2a      	cmp	r3, #42	; 0x2a
 800bb6e:	d138      	bne.n	800bbe2 <_vfiprintf_r+0x1aa>
 800bb70:	9b03      	ldr	r3, [sp, #12]
 800bb72:	1d1a      	adds	r2, r3, #4
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	9203      	str	r2, [sp, #12]
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	bfb8      	it	lt
 800bb7c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bb80:	f108 0802 	add.w	r8, r8, #2
 800bb84:	9305      	str	r3, [sp, #20]
 800bb86:	4d33      	ldr	r5, [pc, #204]	; (800bc54 <_vfiprintf_r+0x21c>)
 800bb88:	f898 1000 	ldrb.w	r1, [r8]
 800bb8c:	2203      	movs	r2, #3
 800bb8e:	4628      	mov	r0, r5
 800bb90:	f7f4 fb26 	bl	80001e0 <memchr>
 800bb94:	b140      	cbz	r0, 800bba8 <_vfiprintf_r+0x170>
 800bb96:	2340      	movs	r3, #64	; 0x40
 800bb98:	1b40      	subs	r0, r0, r5
 800bb9a:	fa03 f000 	lsl.w	r0, r3, r0
 800bb9e:	9b04      	ldr	r3, [sp, #16]
 800bba0:	4303      	orrs	r3, r0
 800bba2:	f108 0801 	add.w	r8, r8, #1
 800bba6:	9304      	str	r3, [sp, #16]
 800bba8:	f898 1000 	ldrb.w	r1, [r8]
 800bbac:	482a      	ldr	r0, [pc, #168]	; (800bc58 <_vfiprintf_r+0x220>)
 800bbae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbb2:	2206      	movs	r2, #6
 800bbb4:	f108 0701 	add.w	r7, r8, #1
 800bbb8:	f7f4 fb12 	bl	80001e0 <memchr>
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	d037      	beq.n	800bc30 <_vfiprintf_r+0x1f8>
 800bbc0:	4b26      	ldr	r3, [pc, #152]	; (800bc5c <_vfiprintf_r+0x224>)
 800bbc2:	bb1b      	cbnz	r3, 800bc0c <_vfiprintf_r+0x1d4>
 800bbc4:	9b03      	ldr	r3, [sp, #12]
 800bbc6:	3307      	adds	r3, #7
 800bbc8:	f023 0307 	bic.w	r3, r3, #7
 800bbcc:	3308      	adds	r3, #8
 800bbce:	9303      	str	r3, [sp, #12]
 800bbd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbd2:	444b      	add	r3, r9
 800bbd4:	9309      	str	r3, [sp, #36]	; 0x24
 800bbd6:	e750      	b.n	800ba7a <_vfiprintf_r+0x42>
 800bbd8:	fb05 3202 	mla	r2, r5, r2, r3
 800bbdc:	2001      	movs	r0, #1
 800bbde:	4688      	mov	r8, r1
 800bbe0:	e78a      	b.n	800baf8 <_vfiprintf_r+0xc0>
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	f108 0801 	add.w	r8, r8, #1
 800bbe8:	9305      	str	r3, [sp, #20]
 800bbea:	4619      	mov	r1, r3
 800bbec:	250a      	movs	r5, #10
 800bbee:	4640      	mov	r0, r8
 800bbf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bbf4:	3a30      	subs	r2, #48	; 0x30
 800bbf6:	2a09      	cmp	r2, #9
 800bbf8:	d903      	bls.n	800bc02 <_vfiprintf_r+0x1ca>
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0c3      	beq.n	800bb86 <_vfiprintf_r+0x14e>
 800bbfe:	9105      	str	r1, [sp, #20]
 800bc00:	e7c1      	b.n	800bb86 <_vfiprintf_r+0x14e>
 800bc02:	fb05 2101 	mla	r1, r5, r1, r2
 800bc06:	2301      	movs	r3, #1
 800bc08:	4680      	mov	r8, r0
 800bc0a:	e7f0      	b.n	800bbee <_vfiprintf_r+0x1b6>
 800bc0c:	ab03      	add	r3, sp, #12
 800bc0e:	9300      	str	r3, [sp, #0]
 800bc10:	4622      	mov	r2, r4
 800bc12:	4b13      	ldr	r3, [pc, #76]	; (800bc60 <_vfiprintf_r+0x228>)
 800bc14:	a904      	add	r1, sp, #16
 800bc16:	4630      	mov	r0, r6
 800bc18:	f7fd fe16 	bl	8009848 <_printf_float>
 800bc1c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800bc20:	4681      	mov	r9, r0
 800bc22:	d1d5      	bne.n	800bbd0 <_vfiprintf_r+0x198>
 800bc24:	89a3      	ldrh	r3, [r4, #12]
 800bc26:	065b      	lsls	r3, r3, #25
 800bc28:	f53f af7e 	bmi.w	800bb28 <_vfiprintf_r+0xf0>
 800bc2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc2e:	e77d      	b.n	800bb2c <_vfiprintf_r+0xf4>
 800bc30:	ab03      	add	r3, sp, #12
 800bc32:	9300      	str	r3, [sp, #0]
 800bc34:	4622      	mov	r2, r4
 800bc36:	4b0a      	ldr	r3, [pc, #40]	; (800bc60 <_vfiprintf_r+0x228>)
 800bc38:	a904      	add	r1, sp, #16
 800bc3a:	4630      	mov	r0, r6
 800bc3c:	f7fe f8ba 	bl	8009db4 <_printf_i>
 800bc40:	e7ec      	b.n	800bc1c <_vfiprintf_r+0x1e4>
 800bc42:	bf00      	nop
 800bc44:	0800c150 	.word	0x0800c150
 800bc48:	0800c28c 	.word	0x0800c28c
 800bc4c:	0800c170 	.word	0x0800c170
 800bc50:	0800c130 	.word	0x0800c130
 800bc54:	0800c292 	.word	0x0800c292
 800bc58:	0800c296 	.word	0x0800c296
 800bc5c:	08009849 	.word	0x08009849
 800bc60:	0800ba13 	.word	0x0800ba13

0800bc64 <_sbrk_r>:
 800bc64:	b538      	push	{r3, r4, r5, lr}
 800bc66:	4c06      	ldr	r4, [pc, #24]	; (800bc80 <_sbrk_r+0x1c>)
 800bc68:	2300      	movs	r3, #0
 800bc6a:	4605      	mov	r5, r0
 800bc6c:	4608      	mov	r0, r1
 800bc6e:	6023      	str	r3, [r4, #0]
 800bc70:	f7f6 fbd8 	bl	8002424 <_sbrk>
 800bc74:	1c43      	adds	r3, r0, #1
 800bc76:	d102      	bne.n	800bc7e <_sbrk_r+0x1a>
 800bc78:	6823      	ldr	r3, [r4, #0]
 800bc7a:	b103      	cbz	r3, 800bc7e <_sbrk_r+0x1a>
 800bc7c:	602b      	str	r3, [r5, #0]
 800bc7e:	bd38      	pop	{r3, r4, r5, pc}
 800bc80:	20002b9c 	.word	0x20002b9c

0800bc84 <__sread>:
 800bc84:	b510      	push	{r4, lr}
 800bc86:	460c      	mov	r4, r1
 800bc88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc8c:	f000 f8a8 	bl	800bde0 <_read_r>
 800bc90:	2800      	cmp	r0, #0
 800bc92:	bfab      	itete	ge
 800bc94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bc96:	89a3      	ldrhlt	r3, [r4, #12]
 800bc98:	181b      	addge	r3, r3, r0
 800bc9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bc9e:	bfac      	ite	ge
 800bca0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bca2:	81a3      	strhlt	r3, [r4, #12]
 800bca4:	bd10      	pop	{r4, pc}

0800bca6 <__swrite>:
 800bca6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcaa:	461f      	mov	r7, r3
 800bcac:	898b      	ldrh	r3, [r1, #12]
 800bcae:	05db      	lsls	r3, r3, #23
 800bcb0:	4605      	mov	r5, r0
 800bcb2:	460c      	mov	r4, r1
 800bcb4:	4616      	mov	r6, r2
 800bcb6:	d505      	bpl.n	800bcc4 <__swrite+0x1e>
 800bcb8:	2302      	movs	r3, #2
 800bcba:	2200      	movs	r2, #0
 800bcbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcc0:	f000 f868 	bl	800bd94 <_lseek_r>
 800bcc4:	89a3      	ldrh	r3, [r4, #12]
 800bcc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bcce:	81a3      	strh	r3, [r4, #12]
 800bcd0:	4632      	mov	r2, r6
 800bcd2:	463b      	mov	r3, r7
 800bcd4:	4628      	mov	r0, r5
 800bcd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bcda:	f000 b817 	b.w	800bd0c <_write_r>

0800bcde <__sseek>:
 800bcde:	b510      	push	{r4, lr}
 800bce0:	460c      	mov	r4, r1
 800bce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bce6:	f000 f855 	bl	800bd94 <_lseek_r>
 800bcea:	1c43      	adds	r3, r0, #1
 800bcec:	89a3      	ldrh	r3, [r4, #12]
 800bcee:	bf15      	itete	ne
 800bcf0:	6560      	strne	r0, [r4, #84]	; 0x54
 800bcf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bcf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bcfa:	81a3      	strheq	r3, [r4, #12]
 800bcfc:	bf18      	it	ne
 800bcfe:	81a3      	strhne	r3, [r4, #12]
 800bd00:	bd10      	pop	{r4, pc}

0800bd02 <__sclose>:
 800bd02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd06:	f000 b813 	b.w	800bd30 <_close_r>
	...

0800bd0c <_write_r>:
 800bd0c:	b538      	push	{r3, r4, r5, lr}
 800bd0e:	4c07      	ldr	r4, [pc, #28]	; (800bd2c <_write_r+0x20>)
 800bd10:	4605      	mov	r5, r0
 800bd12:	4608      	mov	r0, r1
 800bd14:	4611      	mov	r1, r2
 800bd16:	2200      	movs	r2, #0
 800bd18:	6022      	str	r2, [r4, #0]
 800bd1a:	461a      	mov	r2, r3
 800bd1c:	f7f6 fb32 	bl	8002384 <_write>
 800bd20:	1c43      	adds	r3, r0, #1
 800bd22:	d102      	bne.n	800bd2a <_write_r+0x1e>
 800bd24:	6823      	ldr	r3, [r4, #0]
 800bd26:	b103      	cbz	r3, 800bd2a <_write_r+0x1e>
 800bd28:	602b      	str	r3, [r5, #0]
 800bd2a:	bd38      	pop	{r3, r4, r5, pc}
 800bd2c:	20002b9c 	.word	0x20002b9c

0800bd30 <_close_r>:
 800bd30:	b538      	push	{r3, r4, r5, lr}
 800bd32:	4c06      	ldr	r4, [pc, #24]	; (800bd4c <_close_r+0x1c>)
 800bd34:	2300      	movs	r3, #0
 800bd36:	4605      	mov	r5, r0
 800bd38:	4608      	mov	r0, r1
 800bd3a:	6023      	str	r3, [r4, #0]
 800bd3c:	f7f6 fb3e 	bl	80023bc <_close>
 800bd40:	1c43      	adds	r3, r0, #1
 800bd42:	d102      	bne.n	800bd4a <_close_r+0x1a>
 800bd44:	6823      	ldr	r3, [r4, #0]
 800bd46:	b103      	cbz	r3, 800bd4a <_close_r+0x1a>
 800bd48:	602b      	str	r3, [r5, #0]
 800bd4a:	bd38      	pop	{r3, r4, r5, pc}
 800bd4c:	20002b9c 	.word	0x20002b9c

0800bd50 <_fstat_r>:
 800bd50:	b538      	push	{r3, r4, r5, lr}
 800bd52:	4c07      	ldr	r4, [pc, #28]	; (800bd70 <_fstat_r+0x20>)
 800bd54:	2300      	movs	r3, #0
 800bd56:	4605      	mov	r5, r0
 800bd58:	4608      	mov	r0, r1
 800bd5a:	4611      	mov	r1, r2
 800bd5c:	6023      	str	r3, [r4, #0]
 800bd5e:	f7f6 fb39 	bl	80023d4 <_fstat>
 800bd62:	1c43      	adds	r3, r0, #1
 800bd64:	d102      	bne.n	800bd6c <_fstat_r+0x1c>
 800bd66:	6823      	ldr	r3, [r4, #0]
 800bd68:	b103      	cbz	r3, 800bd6c <_fstat_r+0x1c>
 800bd6a:	602b      	str	r3, [r5, #0]
 800bd6c:	bd38      	pop	{r3, r4, r5, pc}
 800bd6e:	bf00      	nop
 800bd70:	20002b9c 	.word	0x20002b9c

0800bd74 <_isatty_r>:
 800bd74:	b538      	push	{r3, r4, r5, lr}
 800bd76:	4c06      	ldr	r4, [pc, #24]	; (800bd90 <_isatty_r+0x1c>)
 800bd78:	2300      	movs	r3, #0
 800bd7a:	4605      	mov	r5, r0
 800bd7c:	4608      	mov	r0, r1
 800bd7e:	6023      	str	r3, [r4, #0]
 800bd80:	f7f6 fb38 	bl	80023f4 <_isatty>
 800bd84:	1c43      	adds	r3, r0, #1
 800bd86:	d102      	bne.n	800bd8e <_isatty_r+0x1a>
 800bd88:	6823      	ldr	r3, [r4, #0]
 800bd8a:	b103      	cbz	r3, 800bd8e <_isatty_r+0x1a>
 800bd8c:	602b      	str	r3, [r5, #0]
 800bd8e:	bd38      	pop	{r3, r4, r5, pc}
 800bd90:	20002b9c 	.word	0x20002b9c

0800bd94 <_lseek_r>:
 800bd94:	b538      	push	{r3, r4, r5, lr}
 800bd96:	4c07      	ldr	r4, [pc, #28]	; (800bdb4 <_lseek_r+0x20>)
 800bd98:	4605      	mov	r5, r0
 800bd9a:	4608      	mov	r0, r1
 800bd9c:	4611      	mov	r1, r2
 800bd9e:	2200      	movs	r2, #0
 800bda0:	6022      	str	r2, [r4, #0]
 800bda2:	461a      	mov	r2, r3
 800bda4:	f7f6 fb31 	bl	800240a <_lseek>
 800bda8:	1c43      	adds	r3, r0, #1
 800bdaa:	d102      	bne.n	800bdb2 <_lseek_r+0x1e>
 800bdac:	6823      	ldr	r3, [r4, #0]
 800bdae:	b103      	cbz	r3, 800bdb2 <_lseek_r+0x1e>
 800bdb0:	602b      	str	r3, [r5, #0]
 800bdb2:	bd38      	pop	{r3, r4, r5, pc}
 800bdb4:	20002b9c 	.word	0x20002b9c

0800bdb8 <__ascii_mbtowc>:
 800bdb8:	b082      	sub	sp, #8
 800bdba:	b901      	cbnz	r1, 800bdbe <__ascii_mbtowc+0x6>
 800bdbc:	a901      	add	r1, sp, #4
 800bdbe:	b142      	cbz	r2, 800bdd2 <__ascii_mbtowc+0x1a>
 800bdc0:	b14b      	cbz	r3, 800bdd6 <__ascii_mbtowc+0x1e>
 800bdc2:	7813      	ldrb	r3, [r2, #0]
 800bdc4:	600b      	str	r3, [r1, #0]
 800bdc6:	7812      	ldrb	r2, [r2, #0]
 800bdc8:	1c10      	adds	r0, r2, #0
 800bdca:	bf18      	it	ne
 800bdcc:	2001      	movne	r0, #1
 800bdce:	b002      	add	sp, #8
 800bdd0:	4770      	bx	lr
 800bdd2:	4610      	mov	r0, r2
 800bdd4:	e7fb      	b.n	800bdce <__ascii_mbtowc+0x16>
 800bdd6:	f06f 0001 	mvn.w	r0, #1
 800bdda:	e7f8      	b.n	800bdce <__ascii_mbtowc+0x16>

0800bddc <__malloc_lock>:
 800bddc:	4770      	bx	lr

0800bdde <__malloc_unlock>:
 800bdde:	4770      	bx	lr

0800bde0 <_read_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4c07      	ldr	r4, [pc, #28]	; (800be00 <_read_r+0x20>)
 800bde4:	4605      	mov	r5, r0
 800bde6:	4608      	mov	r0, r1
 800bde8:	4611      	mov	r1, r2
 800bdea:	2200      	movs	r2, #0
 800bdec:	6022      	str	r2, [r4, #0]
 800bdee:	461a      	mov	r2, r3
 800bdf0:	f7f6 faab 	bl	800234a <_read>
 800bdf4:	1c43      	adds	r3, r0, #1
 800bdf6:	d102      	bne.n	800bdfe <_read_r+0x1e>
 800bdf8:	6823      	ldr	r3, [r4, #0]
 800bdfa:	b103      	cbz	r3, 800bdfe <_read_r+0x1e>
 800bdfc:	602b      	str	r3, [r5, #0]
 800bdfe:	bd38      	pop	{r3, r4, r5, pc}
 800be00:	20002b9c 	.word	0x20002b9c

0800be04 <__ascii_wctomb>:
 800be04:	b149      	cbz	r1, 800be1a <__ascii_wctomb+0x16>
 800be06:	2aff      	cmp	r2, #255	; 0xff
 800be08:	bf85      	ittet	hi
 800be0a:	238a      	movhi	r3, #138	; 0x8a
 800be0c:	6003      	strhi	r3, [r0, #0]
 800be0e:	700a      	strbls	r2, [r1, #0]
 800be10:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800be14:	bf98      	it	ls
 800be16:	2001      	movls	r0, #1
 800be18:	4770      	bx	lr
 800be1a:	4608      	mov	r0, r1
 800be1c:	4770      	bx	lr
	...

0800be20 <_init>:
 800be20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be22:	bf00      	nop
 800be24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be26:	bc08      	pop	{r3}
 800be28:	469e      	mov	lr, r3
 800be2a:	4770      	bx	lr

0800be2c <_fini>:
 800be2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2e:	bf00      	nop
 800be30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be32:	bc08      	pop	{r3}
 800be34:	469e      	mov	lr, r3
 800be36:	4770      	bx	lr
