
W25Q256-STM32F767IGT-OpenDev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004270  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004468  08004468  00014468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004480  08004480  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004480  08004480  00014480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004488  08004488  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004488  08004488  00014488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800448c  0800448c  0001448c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004490  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f0  2000000c  0800449c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000fc  0800449c  000200fc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2da  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002012  00000000  00000000  0002d314  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a08  00000000  00000000  0002f328  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008f0  00000000  00000000  0002fd30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000036cf  00000000  00000000  00030620  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a20f  00000000  00000000  00033cef  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f3205  00000000  00000000  0003defe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00131103  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002788  00000000  00000000  00131180  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08004450 	.word	0x08004450

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08004450 	.word	0x08004450

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b972 	b.w	8000534 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9e08      	ldr	r6, [sp, #32]
 800026e:	4604      	mov	r4, r0
 8000270:	4688      	mov	r8, r1
 8000272:	2b00      	cmp	r3, #0
 8000274:	d14b      	bne.n	800030e <__udivmoddi4+0xa6>
 8000276:	428a      	cmp	r2, r1
 8000278:	4615      	mov	r5, r2
 800027a:	d967      	bls.n	800034c <__udivmoddi4+0xe4>
 800027c:	fab2 f282 	clz	r2, r2
 8000280:	b14a      	cbz	r2, 8000296 <__udivmoddi4+0x2e>
 8000282:	f1c2 0720 	rsb	r7, r2, #32
 8000286:	fa01 f302 	lsl.w	r3, r1, r2
 800028a:	fa20 f707 	lsr.w	r7, r0, r7
 800028e:	4095      	lsls	r5, r2
 8000290:	ea47 0803 	orr.w	r8, r7, r3
 8000294:	4094      	lsls	r4, r2
 8000296:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	fbb8 f7fe 	udiv	r7, r8, lr
 80002a0:	fa1f fc85 	uxth.w	ip, r5
 80002a4:	fb0e 8817 	mls	r8, lr, r7, r8
 80002a8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ac:	fb07 f10c 	mul.w	r1, r7, ip
 80002b0:	4299      	cmp	r1, r3
 80002b2:	d909      	bls.n	80002c8 <__udivmoddi4+0x60>
 80002b4:	18eb      	adds	r3, r5, r3
 80002b6:	f107 30ff 	add.w	r0, r7, #4294967295
 80002ba:	f080 811b 	bcs.w	80004f4 <__udivmoddi4+0x28c>
 80002be:	4299      	cmp	r1, r3
 80002c0:	f240 8118 	bls.w	80004f4 <__udivmoddi4+0x28c>
 80002c4:	3f02      	subs	r7, #2
 80002c6:	442b      	add	r3, r5
 80002c8:	1a5b      	subs	r3, r3, r1
 80002ca:	b2a4      	uxth	r4, r4
 80002cc:	fbb3 f0fe 	udiv	r0, r3, lr
 80002d0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002d4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002d8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002dc:	45a4      	cmp	ip, r4
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x8c>
 80002e0:	192c      	adds	r4, r5, r4
 80002e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e6:	f080 8107 	bcs.w	80004f8 <__udivmoddi4+0x290>
 80002ea:	45a4      	cmp	ip, r4
 80002ec:	f240 8104 	bls.w	80004f8 <__udivmoddi4+0x290>
 80002f0:	3802      	subs	r0, #2
 80002f2:	442c      	add	r4, r5
 80002f4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002f8:	eba4 040c 	sub.w	r4, r4, ip
 80002fc:	2700      	movs	r7, #0
 80002fe:	b11e      	cbz	r6, 8000308 <__udivmoddi4+0xa0>
 8000300:	40d4      	lsrs	r4, r2
 8000302:	2300      	movs	r3, #0
 8000304:	e9c6 4300 	strd	r4, r3, [r6]
 8000308:	4639      	mov	r1, r7
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d909      	bls.n	8000326 <__udivmoddi4+0xbe>
 8000312:	2e00      	cmp	r6, #0
 8000314:	f000 80eb 	beq.w	80004ee <__udivmoddi4+0x286>
 8000318:	2700      	movs	r7, #0
 800031a:	e9c6 0100 	strd	r0, r1, [r6]
 800031e:	4638      	mov	r0, r7
 8000320:	4639      	mov	r1, r7
 8000322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000326:	fab3 f783 	clz	r7, r3
 800032a:	2f00      	cmp	r7, #0
 800032c:	d147      	bne.n	80003be <__udivmoddi4+0x156>
 800032e:	428b      	cmp	r3, r1
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0xd0>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 80fa 	bhi.w	800052c <__udivmoddi4+0x2c4>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb61 0303 	sbc.w	r3, r1, r3
 800033e:	2001      	movs	r0, #1
 8000340:	4698      	mov	r8, r3
 8000342:	2e00      	cmp	r6, #0
 8000344:	d0e0      	beq.n	8000308 <__udivmoddi4+0xa0>
 8000346:	e9c6 4800 	strd	r4, r8, [r6]
 800034a:	e7dd      	b.n	8000308 <__udivmoddi4+0xa0>
 800034c:	b902      	cbnz	r2, 8000350 <__udivmoddi4+0xe8>
 800034e:	deff      	udf	#255	; 0xff
 8000350:	fab2 f282 	clz	r2, r2
 8000354:	2a00      	cmp	r2, #0
 8000356:	f040 808f 	bne.w	8000478 <__udivmoddi4+0x210>
 800035a:	1b49      	subs	r1, r1, r5
 800035c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000360:	fa1f f885 	uxth.w	r8, r5
 8000364:	2701      	movs	r7, #1
 8000366:	fbb1 fcfe 	udiv	ip, r1, lr
 800036a:	0c23      	lsrs	r3, r4, #16
 800036c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000374:	fb08 f10c 	mul.w	r1, r8, ip
 8000378:	4299      	cmp	r1, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x124>
 800037c:	18eb      	adds	r3, r5, r3
 800037e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x122>
 8000384:	4299      	cmp	r1, r3
 8000386:	f200 80cd 	bhi.w	8000524 <__udivmoddi4+0x2bc>
 800038a:	4684      	mov	ip, r0
 800038c:	1a59      	subs	r1, r3, r1
 800038e:	b2a3      	uxth	r3, r4
 8000390:	fbb1 f0fe 	udiv	r0, r1, lr
 8000394:	fb0e 1410 	mls	r4, lr, r0, r1
 8000398:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800039c:	fb08 f800 	mul.w	r8, r8, r0
 80003a0:	45a0      	cmp	r8, r4
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0x14c>
 80003a4:	192c      	adds	r4, r5, r4
 80003a6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x14a>
 80003ac:	45a0      	cmp	r8, r4
 80003ae:	f200 80b6 	bhi.w	800051e <__udivmoddi4+0x2b6>
 80003b2:	4618      	mov	r0, r3
 80003b4:	eba4 0408 	sub.w	r4, r4, r8
 80003b8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003bc:	e79f      	b.n	80002fe <__udivmoddi4+0x96>
 80003be:	f1c7 0c20 	rsb	ip, r7, #32
 80003c2:	40bb      	lsls	r3, r7
 80003c4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003c8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003cc:	fa01 f407 	lsl.w	r4, r1, r7
 80003d0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003d4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003d8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003dc:	4325      	orrs	r5, r4
 80003de:	fbb3 f9f8 	udiv	r9, r3, r8
 80003e2:	0c2c      	lsrs	r4, r5, #16
 80003e4:	fb08 3319 	mls	r3, r8, r9, r3
 80003e8:	fa1f fa8e 	uxth.w	sl, lr
 80003ec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003f0:	fb09 f40a 	mul.w	r4, r9, sl
 80003f4:	429c      	cmp	r4, r3
 80003f6:	fa02 f207 	lsl.w	r2, r2, r7
 80003fa:	fa00 f107 	lsl.w	r1, r0, r7
 80003fe:	d90b      	bls.n	8000418 <__udivmoddi4+0x1b0>
 8000400:	eb1e 0303 	adds.w	r3, lr, r3
 8000404:	f109 30ff 	add.w	r0, r9, #4294967295
 8000408:	f080 8087 	bcs.w	800051a <__udivmoddi4+0x2b2>
 800040c:	429c      	cmp	r4, r3
 800040e:	f240 8084 	bls.w	800051a <__udivmoddi4+0x2b2>
 8000412:	f1a9 0902 	sub.w	r9, r9, #2
 8000416:	4473      	add	r3, lr
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	b2ad      	uxth	r5, r5
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3310 	mls	r3, r8, r0, r3
 8000424:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000428:	fb00 fa0a 	mul.w	sl, r0, sl
 800042c:	45a2      	cmp	sl, r4
 800042e:	d908      	bls.n	8000442 <__udivmoddi4+0x1da>
 8000430:	eb1e 0404 	adds.w	r4, lr, r4
 8000434:	f100 33ff 	add.w	r3, r0, #4294967295
 8000438:	d26b      	bcs.n	8000512 <__udivmoddi4+0x2aa>
 800043a:	45a2      	cmp	sl, r4
 800043c:	d969      	bls.n	8000512 <__udivmoddi4+0x2aa>
 800043e:	3802      	subs	r0, #2
 8000440:	4474      	add	r4, lr
 8000442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000446:	fba0 8902 	umull	r8, r9, r0, r2
 800044a:	eba4 040a 	sub.w	r4, r4, sl
 800044e:	454c      	cmp	r4, r9
 8000450:	46c2      	mov	sl, r8
 8000452:	464b      	mov	r3, r9
 8000454:	d354      	bcc.n	8000500 <__udivmoddi4+0x298>
 8000456:	d051      	beq.n	80004fc <__udivmoddi4+0x294>
 8000458:	2e00      	cmp	r6, #0
 800045a:	d069      	beq.n	8000530 <__udivmoddi4+0x2c8>
 800045c:	ebb1 050a 	subs.w	r5, r1, sl
 8000460:	eb64 0403 	sbc.w	r4, r4, r3
 8000464:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000468:	40fd      	lsrs	r5, r7
 800046a:	40fc      	lsrs	r4, r7
 800046c:	ea4c 0505 	orr.w	r5, ip, r5
 8000470:	e9c6 5400 	strd	r5, r4, [r6]
 8000474:	2700      	movs	r7, #0
 8000476:	e747      	b.n	8000308 <__udivmoddi4+0xa0>
 8000478:	f1c2 0320 	rsb	r3, r2, #32
 800047c:	fa20 f703 	lsr.w	r7, r0, r3
 8000480:	4095      	lsls	r5, r2
 8000482:	fa01 f002 	lsl.w	r0, r1, r2
 8000486:	fa21 f303 	lsr.w	r3, r1, r3
 800048a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800048e:	4338      	orrs	r0, r7
 8000490:	0c01      	lsrs	r1, r0, #16
 8000492:	fbb3 f7fe 	udiv	r7, r3, lr
 8000496:	fa1f f885 	uxth.w	r8, r5
 800049a:	fb0e 3317 	mls	r3, lr, r7, r3
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb07 f308 	mul.w	r3, r7, r8
 80004a6:	428b      	cmp	r3, r1
 80004a8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x256>
 80004ae:	1869      	adds	r1, r5, r1
 80004b0:	f107 3cff 	add.w	ip, r7, #4294967295
 80004b4:	d22f      	bcs.n	8000516 <__udivmoddi4+0x2ae>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d92d      	bls.n	8000516 <__udivmoddi4+0x2ae>
 80004ba:	3f02      	subs	r7, #2
 80004bc:	4429      	add	r1, r5
 80004be:	1acb      	subs	r3, r1, r3
 80004c0:	b281      	uxth	r1, r0
 80004c2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004c6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ce:	fb00 f308 	mul.w	r3, r0, r8
 80004d2:	428b      	cmp	r3, r1
 80004d4:	d907      	bls.n	80004e6 <__udivmoddi4+0x27e>
 80004d6:	1869      	adds	r1, r5, r1
 80004d8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004dc:	d217      	bcs.n	800050e <__udivmoddi4+0x2a6>
 80004de:	428b      	cmp	r3, r1
 80004e0:	d915      	bls.n	800050e <__udivmoddi4+0x2a6>
 80004e2:	3802      	subs	r0, #2
 80004e4:	4429      	add	r1, r5
 80004e6:	1ac9      	subs	r1, r1, r3
 80004e8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004ec:	e73b      	b.n	8000366 <__udivmoddi4+0xfe>
 80004ee:	4637      	mov	r7, r6
 80004f0:	4630      	mov	r0, r6
 80004f2:	e709      	b.n	8000308 <__udivmoddi4+0xa0>
 80004f4:	4607      	mov	r7, r0
 80004f6:	e6e7      	b.n	80002c8 <__udivmoddi4+0x60>
 80004f8:	4618      	mov	r0, r3
 80004fa:	e6fb      	b.n	80002f4 <__udivmoddi4+0x8c>
 80004fc:	4541      	cmp	r1, r8
 80004fe:	d2ab      	bcs.n	8000458 <__udivmoddi4+0x1f0>
 8000500:	ebb8 0a02 	subs.w	sl, r8, r2
 8000504:	eb69 020e 	sbc.w	r2, r9, lr
 8000508:	3801      	subs	r0, #1
 800050a:	4613      	mov	r3, r2
 800050c:	e7a4      	b.n	8000458 <__udivmoddi4+0x1f0>
 800050e:	4660      	mov	r0, ip
 8000510:	e7e9      	b.n	80004e6 <__udivmoddi4+0x27e>
 8000512:	4618      	mov	r0, r3
 8000514:	e795      	b.n	8000442 <__udivmoddi4+0x1da>
 8000516:	4667      	mov	r7, ip
 8000518:	e7d1      	b.n	80004be <__udivmoddi4+0x256>
 800051a:	4681      	mov	r9, r0
 800051c:	e77c      	b.n	8000418 <__udivmoddi4+0x1b0>
 800051e:	3802      	subs	r0, #2
 8000520:	442c      	add	r4, r5
 8000522:	e747      	b.n	80003b4 <__udivmoddi4+0x14c>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	442b      	add	r3, r5
 800052a:	e72f      	b.n	800038c <__udivmoddi4+0x124>
 800052c:	4638      	mov	r0, r7
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xda>
 8000530:	4637      	mov	r7, r6
 8000532:	e6e9      	b.n	8000308 <__udivmoddi4+0xa0>

08000534 <__aeabi_idiv0>:
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop

08000538 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800053e:	4b1b      	ldr	r3, [pc, #108]	; (80005ac <MX_GPIO_Init+0x74>)
 8000540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000542:	4a1a      	ldr	r2, [pc, #104]	; (80005ac <MX_GPIO_Init+0x74>)
 8000544:	f043 0320 	orr.w	r3, r3, #32
 8000548:	6313      	str	r3, [r2, #48]	; 0x30
 800054a:	4b18      	ldr	r3, [pc, #96]	; (80005ac <MX_GPIO_Init+0x74>)
 800054c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800054e:	f003 0320 	and.w	r3, r3, #32
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000556:	4b15      	ldr	r3, [pc, #84]	; (80005ac <MX_GPIO_Init+0x74>)
 8000558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055a:	4a14      	ldr	r2, [pc, #80]	; (80005ac <MX_GPIO_Init+0x74>)
 800055c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000560:	6313      	str	r3, [r2, #48]	; 0x30
 8000562:	4b12      	ldr	r3, [pc, #72]	; (80005ac <MX_GPIO_Init+0x74>)
 8000564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800056a:	60bb      	str	r3, [r7, #8]
 800056c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056e:	4b0f      	ldr	r3, [pc, #60]	; (80005ac <MX_GPIO_Init+0x74>)
 8000570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000572:	4a0e      	ldr	r2, [pc, #56]	; (80005ac <MX_GPIO_Init+0x74>)
 8000574:	f043 0302 	orr.w	r3, r3, #2
 8000578:	6313      	str	r3, [r2, #48]	; 0x30
 800057a:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <MX_GPIO_Init+0x74>)
 800057c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	607b      	str	r3, [r7, #4]
 8000584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000586:	4b09      	ldr	r3, [pc, #36]	; (80005ac <MX_GPIO_Init+0x74>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	4a08      	ldr	r2, [pc, #32]	; (80005ac <MX_GPIO_Init+0x74>)
 800058c:	f043 0301 	orr.w	r3, r3, #1
 8000590:	6313      	str	r3, [r2, #48]	; 0x30
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <MX_GPIO_Init+0x74>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000596:	f003 0301 	and.w	r3, r3, #1
 800059a:	603b      	str	r3, [r7, #0]
 800059c:	683b      	ldr	r3, [r7, #0]

}
 800059e:	bf00      	nop
 80005a0:	3714      	adds	r7, #20
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	40023800 	.word	0x40023800

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80005ba:	f000 feb0 	bl	800131e <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80005be:	f000 f8a9 	bl	8000714 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80005c2:	f7ff ffb9 	bl	8000538 <MX_GPIO_Init>
    MX_QUADSPI_Init();
 80005c6:	f000 f939 	bl	800083c <MX_QUADSPI_Init>
    MX_USART1_UART_Init();
 80005ca:	f000 fe03 	bl	80011d4 <MX_USART1_UART_Init>
    /* USER CODE BEGIN 2 */
    uint8_t buffer_test[MEMORY_SECTOR_SIZE];
    uint32_t var = 0;
 80005ce:	2300      	movs	r3, #0
 80005d0:	f241 0204 	movw	r2, #4100	; 0x1004
 80005d4:	443a      	add	r2, r7
 80005d6:	6013      	str	r3, [r2, #0]

    if (CSP_QUADSPI_Init() != HAL_OK)
 80005d8:	f000 fa06 	bl	80009e8 <CSP_QUADSPI_Init>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d000      	beq.n	80005e4 <main+0x34>
    {
        while (1)
 80005e2:	e7fe      	b.n	80005e2 <main+0x32>
            ;
    }

    for (var = 0; var < MEMORY_SECTOR_SIZE; var++)
 80005e4:	2300      	movs	r3, #0
 80005e6:	f241 0204 	movw	r2, #4100	; 0x1004
 80005ea:	443a      	add	r2, r7
 80005ec:	6013      	str	r3, [r2, #0]
 80005ee:	e019      	b.n	8000624 <main+0x74>
    {
        buffer_test[var] = (var & 0xff);
 80005f0:	f241 0304 	movw	r3, #4100	; 0x1004
 80005f4:	443b      	add	r3, r7
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	b2d9      	uxtb	r1, r3
 80005fa:	4b45      	ldr	r3, [pc, #276]	; (8000710 <main+0x160>)
 80005fc:	f241 0208 	movw	r2, #4104	; 0x1008
 8000600:	443a      	add	r2, r7
 8000602:	4413      	add	r3, r2
 8000604:	f241 0204 	movw	r2, #4100	; 0x1004
 8000608:	443a      	add	r2, r7
 800060a:	6812      	ldr	r2, [r2, #0]
 800060c:	4413      	add	r3, r2
 800060e:	460a      	mov	r2, r1
 8000610:	701a      	strb	r2, [r3, #0]
    for (var = 0; var < MEMORY_SECTOR_SIZE; var++)
 8000612:	f241 0304 	movw	r3, #4100	; 0x1004
 8000616:	443b      	add	r3, r7
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	3301      	adds	r3, #1
 800061c:	f241 0204 	movw	r2, #4100	; 0x1004
 8000620:	443a      	add	r2, r7
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	f241 0304 	movw	r3, #4100	; 0x1004
 8000628:	443b      	add	r3, r7
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000630:	d3de      	bcc.n	80005f0 <main+0x40>
    }

    for (var = 0; var < SECTORS_COUNT; var++)
 8000632:	2300      	movs	r3, #0
 8000634:	f241 0204 	movw	r2, #4100	; 0x1004
 8000638:	443a      	add	r2, r7
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	e02f      	b.n	800069e <main+0xee>
    {

        if (CSP_QSPI_EraseSector(var * MEMORY_SECTOR_SIZE,
 800063e:	f241 0304 	movw	r3, #4100	; 0x1004
 8000642:	443b      	add	r3, r7
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	031a      	lsls	r2, r3, #12
                                 (var + 1) * MEMORY_SECTOR_SIZE - 1) != HAL_OK)
 8000648:	f241 0304 	movw	r3, #4100	; 0x1004
 800064c:	443b      	add	r3, r7
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	3301      	adds	r3, #1
 8000652:	031b      	lsls	r3, r3, #12
        if (CSP_QSPI_EraseSector(var * MEMORY_SECTOR_SIZE,
 8000654:	3b01      	subs	r3, #1
 8000656:	4619      	mov	r1, r3
 8000658:	4610      	mov	r0, r2
 800065a:	f000 fbe3 	bl	8000e24 <CSP_QSPI_EraseSector>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d000      	beq.n	8000666 <main+0xb6>
        {
            while (1)
 8000664:	e7fe      	b.n	8000664 <main+0xb4>
                ; //breakpoint - error detected
        }

         if (CSP_QSPI_WriteMemory(buffer_test, var * MEMORY_SECTOR_SIZE, sizeof(buffer_test)) != HAL_OK)
 8000666:	f241 0304 	movw	r3, #4100	; 0x1004
 800066a:	443b      	add	r3, r7
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	0319      	lsls	r1, r3, #12
 8000670:	4b27      	ldr	r3, [pc, #156]	; (8000710 <main+0x160>)
 8000672:	f241 0208 	movw	r2, #4104	; 0x1008
 8000676:	443a      	add	r2, r7
 8000678:	4413      	add	r3, r2
 800067a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800067e:	4618      	mov	r0, r3
 8000680:	f000 fc22 	bl	8000ec8 <CSP_QSPI_WriteMemory>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d000      	beq.n	800068c <main+0xdc>
         {

             while (1)
 800068a:	e7fe      	b.n	800068a <main+0xda>
    for (var = 0; var < SECTORS_COUNT; var++)
 800068c:	f241 0304 	movw	r3, #4100	; 0x1004
 8000690:	443b      	add	r3, r7
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	3301      	adds	r3, #1
 8000696:	f241 0204 	movw	r2, #4100	; 0x1004
 800069a:	443a      	add	r2, r7
 800069c:	6013      	str	r3, [r2, #0]
 800069e:	f241 0304 	movw	r3, #4100	; 0x1004
 80006a2:	443b      	add	r3, r7
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	2b63      	cmp	r3, #99	; 0x63
 80006a8:	d9c9      	bls.n	800063e <main+0x8e>
    // {
    //     while (1)
    //         ;
    // }

    if (CSP_QSPI_EnableMemoryMappedMode() != HAL_OK)
 80006aa:	f000 fc99 	bl	8000fe0 <CSP_QSPI_EnableMemoryMappedMode>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d000      	beq.n	80006b6 <main+0x106>
    {
        while (1)
 80006b4:	e7fe      	b.n	80006b4 <main+0x104>
            ; //breakpoint - error detected
    }

    for (var = 0; var < SECTORS_COUNT; var++)
 80006b6:	2300      	movs	r3, #0
 80006b8:	f241 0204 	movw	r2, #4100	; 0x1004
 80006bc:	443a      	add	r2, r7
 80006be:	6013      	str	r3, [r2, #0]
 80006c0:	e01e      	b.n	8000700 <main+0x150>
    {
        if (memcmp(buffer_test,
                   (uint8_t *)(0x90000000 + var * MEMORY_SECTOR_SIZE),
 80006c2:	f241 0304 	movw	r3, #4100	; 0x1004
 80006c6:	443b      	add	r3, r7
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	f503 2310 	add.w	r3, r3, #589824	; 0x90000
 80006ce:	031b      	lsls	r3, r3, #12
        if (memcmp(buffer_test,
 80006d0:	4619      	mov	r1, r3
 80006d2:	4b0f      	ldr	r3, [pc, #60]	; (8000710 <main+0x160>)
 80006d4:	f241 0208 	movw	r2, #4104	; 0x1008
 80006d8:	443a      	add	r2, r7
 80006da:	4413      	add	r3, r2
 80006dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006e0:	4618      	mov	r0, r3
 80006e2:	f003 fe9d 	bl	8004420 <memcmp>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d000      	beq.n	80006ee <main+0x13e>
                   MEMORY_SECTOR_SIZE) != HAL_OK)
        {
            while (1)
 80006ec:	e7fe      	b.n	80006ec <main+0x13c>
    for (var = 0; var < SECTORS_COUNT; var++)
 80006ee:	f241 0304 	movw	r3, #4100	; 0x1004
 80006f2:	443b      	add	r3, r7
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	3301      	adds	r3, #1
 80006f8:	f241 0204 	movw	r2, #4100	; 0x1004
 80006fc:	443a      	add	r2, r7
 80006fe:	6013      	str	r3, [r2, #0]
 8000700:	f241 0304 	movw	r3, #4100	; 0x1004
 8000704:	443b      	add	r3, r7
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b63      	cmp	r3, #99	; 0x63
 800070a:	d9da      	bls.n	80006c2 <main+0x112>
    }
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
 800070c:	e7fe      	b.n	800070c <main+0x15c>
 800070e:	bf00      	nop
 8000710:	ffffeffc 	.word	0xffffeffc

08000714 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b0b8      	sub	sp, #224	; 0xe0
 8000718:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800071a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800071e:	2234      	movs	r2, #52	; 0x34
 8000720:	2100      	movs	r1, #0
 8000722:	4618      	mov	r0, r3
 8000724:	f003 fe8b 	bl	800443e <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000728:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000738:	f107 0308 	add.w	r3, r7, #8
 800073c:	2290      	movs	r2, #144	; 0x90
 800073e:	2100      	movs	r1, #0
 8000740:	4618      	mov	r0, r3
 8000742:	f003 fe7c 	bl	800443e <memset>

    /** Configure the main internal regulator output voltage
  */
    __HAL_RCC_PWR_CLK_ENABLE();
 8000746:	4b39      	ldr	r3, [pc, #228]	; (800082c <SystemClock_Config+0x118>)
 8000748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074a:	4a38      	ldr	r2, [pc, #224]	; (800082c <SystemClock_Config+0x118>)
 800074c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000750:	6413      	str	r3, [r2, #64]	; 0x40
 8000752:	4b36      	ldr	r3, [pc, #216]	; (800082c <SystemClock_Config+0x118>)
 8000754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800075a:	607b      	str	r3, [r7, #4]
 800075c:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800075e:	4b34      	ldr	r3, [pc, #208]	; (8000830 <SystemClock_Config+0x11c>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a33      	ldr	r2, [pc, #204]	; (8000830 <SystemClock_Config+0x11c>)
 8000764:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000768:	6013      	str	r3, [r2, #0]
 800076a:	4b31      	ldr	r3, [pc, #196]	; (8000830 <SystemClock_Config+0x11c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]
    /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000776:	2301      	movs	r3, #1
 8000778:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800077c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000780:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000784:	2302      	movs	r3, #2
 8000786:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800078a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800078e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    RCC_OscInitStruct.PLL.PLLM = 25;
 8000792:	2319      	movs	r3, #25
 8000794:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    RCC_OscInitStruct.PLL.PLLN = 432;
 8000798:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800079c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a0:	2302      	movs	r3, #2
 80007a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    RCC_OscInitStruct.PLL.PLLQ = 2;
 80007a6:	2302      	movs	r3, #2
 80007a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ac:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80007b0:	4618      	mov	r0, r3
 80007b2:	f001 ff5d 	bl	8002670 <HAL_RCC_OscConfig>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0xac>
    {
        Error_Handler();
 80007bc:	f000 f83a 	bl	8000834 <Error_Handler>
    }
    /** Activate the Over-Drive mode
  */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007c0:	f001 fa34 	bl	8001c2c <HAL_PWREx_EnableOverDrive>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xba>
    {
        Error_Handler();
 80007ca:	f000 f833 	bl	8000834 <Error_Handler>
    }
    /** Initializes the CPU, AHB and APB buses clocks
  */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80007ce:	230f      	movs	r3, #15
 80007d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d4:	2302      	movs	r3, #2
 80007d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007e0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80007f0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80007f4:	2107      	movs	r1, #7
 80007f6:	4618      	mov	r0, r3
 80007f8:	f002 f9e8 	bl	8002bcc <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xf2>
    {
        Error_Handler();
 8000802:	f000 f817 	bl	8000834 <Error_Handler>
    }
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000806:	2340      	movs	r3, #64	; 0x40
 8000808:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800080a:	2300      	movs	r3, #0
 800080c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	4618      	mov	r0, r3
 8000814:	f002 fbac 	bl	8002f70 <HAL_RCCEx_PeriphCLKConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0x10e>
    {
        Error_Handler();
 800081e:	f000 f809 	bl	8000834 <Error_Handler>
    }
}
 8000822:	bf00      	nop
 8000824:	37e0      	adds	r7, #224	; 0xe0
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000838:	b672      	cpsid	i
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 800083a:	e7fe      	b.n	800083a <Error_Handler+0x6>

0800083c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0

    hqspi.Instance = QUADSPI;
 8000840:	4b12      	ldr	r3, [pc, #72]	; (800088c <MX_QUADSPI_Init+0x50>)
 8000842:	4a13      	ldr	r2, [pc, #76]	; (8000890 <MX_QUADSPI_Init+0x54>)
 8000844:	601a      	str	r2, [r3, #0]
    hqspi.Init.ClockPrescaler = 2;
 8000846:	4b11      	ldr	r3, [pc, #68]	; (800088c <MX_QUADSPI_Init+0x50>)
 8000848:	2202      	movs	r2, #2
 800084a:	605a      	str	r2, [r3, #4]
    hqspi.Init.FifoThreshold = 4;
 800084c:	4b0f      	ldr	r3, [pc, #60]	; (800088c <MX_QUADSPI_Init+0x50>)
 800084e:	2204      	movs	r2, #4
 8000850:	609a      	str	r2, [r3, #8]
    hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <MX_QUADSPI_Init+0x50>)
 8000854:	2210      	movs	r2, #16
 8000856:	60da      	str	r2, [r3, #12]
    hqspi.Init.FlashSize = 24;
 8000858:	4b0c      	ldr	r3, [pc, #48]	; (800088c <MX_QUADSPI_Init+0x50>)
 800085a:	2218      	movs	r2, #24
 800085c:	611a      	str	r2, [r3, #16]
    hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_4_CYCLE;
 800085e:	4b0b      	ldr	r3, [pc, #44]	; (800088c <MX_QUADSPI_Init+0x50>)
 8000860:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000864:	615a      	str	r2, [r3, #20]
    hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000866:	4b09      	ldr	r3, [pc, #36]	; (800088c <MX_QUADSPI_Init+0x50>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
    hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800086c:	4b07      	ldr	r3, [pc, #28]	; (800088c <MX_QUADSPI_Init+0x50>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
    hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000872:	4b06      	ldr	r3, [pc, #24]	; (800088c <MX_QUADSPI_Init+0x50>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
    if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000878:	4804      	ldr	r0, [pc, #16]	; (800088c <MX_QUADSPI_Init+0x50>)
 800087a:	f001 fa27 	bl	8001ccc <HAL_QSPI_Init>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_QUADSPI_Init+0x4c>
    {
        Error_Handler();
 8000884:	f7ff ffd6 	bl	8000834 <Error_Handler>
    }
}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	2000002c 	.word	0x2000002c
 8000890:	a0001000 	.word	0xa0001000

08000894 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef *qspiHandle)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b08a      	sub	sp, #40	; 0x28
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct =
 800089c:	f107 0314 	add.w	r3, r7, #20
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
        {0};
    if (qspiHandle->Instance == QUADSPI)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a37      	ldr	r2, [pc, #220]	; (8000990 <HAL_QSPI_MspInit+0xfc>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d167      	bne.n	8000986 <HAL_QSPI_MspInit+0xf2>
    {
        /* USER CODE BEGIN QUADSPI_MspInit 0 */

        /* USER CODE END QUADSPI_MspInit 0 */
        /* QUADSPI clock enable */
        __HAL_RCC_QSPI_CLK_ENABLE();
 80008b6:	4b37      	ldr	r3, [pc, #220]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008ba:	4a36      	ldr	r2, [pc, #216]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008bc:	f043 0302 	orr.w	r3, r3, #2
 80008c0:	6393      	str	r3, [r2, #56]	; 0x38
 80008c2:	4b34      	ldr	r3, [pc, #208]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008c6:	f003 0302 	and.w	r3, r3, #2
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ce:	4b31      	ldr	r3, [pc, #196]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a30      	ldr	r2, [pc, #192]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008d4:	f043 0320 	orr.w	r3, r3, #32
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b2e      	ldr	r3, [pc, #184]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0320 	and.w	r3, r3, #32
 80008e2:	60fb      	str	r3, [r7, #12]
 80008e4:	68fb      	ldr	r3, [r7, #12]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	4b2b      	ldr	r3, [pc, #172]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a2a      	ldr	r2, [pc, #168]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b28      	ldr	r3, [pc, #160]	; (8000994 <HAL_QSPI_MspInit+0x100>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	68bb      	ldr	r3, [r7, #8]
		 PF8     ------> QUADSPI_BK1_IO0
		 PF9     ------> QUADSPI_BK1_IO1
		 PB2     ------> QUADSPI_CLK
		 PB6     ------> QUADSPI_BK1_NCS
		 */
        GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 80008fe:	23c0      	movs	r3, #192	; 0xc0
 8000900:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000906:	2301      	movs	r3, #1
 8000908:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800090a:	2303      	movs	r3, #3
 800090c:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800090e:	2309      	movs	r3, #9
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000912:	f107 0314 	add.w	r3, r7, #20
 8000916:	4619      	mov	r1, r3
 8000918:	481f      	ldr	r0, [pc, #124]	; (8000998 <HAL_QSPI_MspInit+0x104>)
 800091a:	f000 feb3 	bl	8001684 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800091e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000922:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000924:	2302      	movs	r3, #2
 8000926:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000928:	2301      	movs	r3, #1
 800092a:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092c:	2303      	movs	r3, #3
 800092e:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000930:	230a      	movs	r3, #10
 8000932:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	4619      	mov	r1, r3
 800093a:	4817      	ldr	r0, [pc, #92]	; (8000998 <HAL_QSPI_MspInit+0x104>)
 800093c:	f000 fea2 	bl	8001684 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000940:	2304      	movs	r3, #4
 8000942:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000944:	2302      	movs	r3, #2
 8000946:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000948:	2301      	movs	r3, #1
 800094a:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094c:	2303      	movs	r3, #3
 800094e:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000950:	2309      	movs	r3, #9
 8000952:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000954:	f107 0314 	add.w	r3, r7, #20
 8000958:	4619      	mov	r1, r3
 800095a:	4810      	ldr	r0, [pc, #64]	; (800099c <HAL_QSPI_MspInit+0x108>)
 800095c:	f000 fe92 	bl	8001684 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000960:	2340      	movs	r3, #64	; 0x40
 8000962:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000964:	2302      	movs	r3, #2
 8000966:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000968:	2301      	movs	r3, #1
 800096a:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096c:	2303      	movs	r3, #3
 800096e:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000970:	230a      	movs	r3, #10
 8000972:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 0314 	add.w	r3, r7, #20
 8000978:	4619      	mov	r1, r3
 800097a:	4808      	ldr	r0, [pc, #32]	; (800099c <HAL_QSPI_MspInit+0x108>)
 800097c:	f000 fe82 	bl	8001684 <HAL_GPIO_Init>

        HAL_I2CEx_EnableFastModePlus(SYSCFG_PMC_I2C_PB6_FMP);
 8000980:	2010      	movs	r0, #16
 8000982:	f001 f933 	bl	8001bec <HAL_I2CEx_EnableFastModePlus>

        /* USER CODE BEGIN QUADSPI_MspInit 1 */

        /* USER CODE END QUADSPI_MspInit 1 */
    }
}
 8000986:	bf00      	nop
 8000988:	3728      	adds	r7, #40	; 0x28
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	a0001000 	.word	0xa0001000
 8000994:	40023800 	.word	0x40023800
 8000998:	40021400 	.word	0x40021400
 800099c:	40020400 	.word	0x40020400

080009a0 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *qspiHandle)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]

    if (qspiHandle->Instance == QUADSPI)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <HAL_QSPI_MspDeInit+0x38>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d10e      	bne.n	80009d0 <HAL_QSPI_MspDeInit+0x30>
    {
        /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

        /* USER CODE END QUADSPI_MspDeInit 0 */
        /* Peripheral clock disable */
        __HAL_RCC_QSPI_CLK_DISABLE();
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <HAL_QSPI_MspDeInit+0x3c>)
 80009b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009b6:	4a09      	ldr	r2, [pc, #36]	; (80009dc <HAL_QSPI_MspDeInit+0x3c>)
 80009b8:	f023 0302 	bic.w	r3, r3, #2
 80009bc:	6393      	str	r3, [r2, #56]	; 0x38
		 PF8     ------> QUADSPI_BK1_IO0
		 PF9     ------> QUADSPI_BK1_IO1
		 PB2     ------> QUADSPI_CLK
		 PB6     ------> QUADSPI_BK1_NCS
		 */
        HAL_GPIO_DeInit(GPIOF,
 80009be:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80009c2:	4807      	ldr	r0, [pc, #28]	; (80009e0 <HAL_QSPI_MspDeInit+0x40>)
 80009c4:	f001 f808 	bl	80019d8 <HAL_GPIO_DeInit>
                        GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9);

        HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2 | GPIO_PIN_6);
 80009c8:	2144      	movs	r1, #68	; 0x44
 80009ca:	4806      	ldr	r0, [pc, #24]	; (80009e4 <HAL_QSPI_MspDeInit+0x44>)
 80009cc:	f001 f804 	bl	80019d8 <HAL_GPIO_DeInit>

        /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

        /* USER CODE END QUADSPI_MspDeInit 1 */
    }
}
 80009d0:	bf00      	nop
 80009d2:	3708      	adds	r7, #8
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	a0001000 	.word	0xa0001000
 80009dc:	40023800 	.word	0x40023800
 80009e0:	40021400 	.word	0x40021400
 80009e4:	40020400 	.word	0x40020400

080009e8 <CSP_QUADSPI_Init>:

/* USER CODE BEGIN 1 */
/* QUADSPI init function */
uint8_t CSP_QUADSPI_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
    //prepare QSPI peripheral for ST-Link Utility operations
    hqspi.Instance = QUADSPI;
 80009ec:	4b1c      	ldr	r3, [pc, #112]	; (8000a60 <CSP_QUADSPI_Init+0x78>)
 80009ee:	4a1d      	ldr	r2, [pc, #116]	; (8000a64 <CSP_QUADSPI_Init+0x7c>)
 80009f0:	601a      	str	r2, [r3, #0]
    QPI_Mode_Enabled_Flag = 0;
 80009f2:	4b1d      	ldr	r3, [pc, #116]	; (8000a68 <CSP_QUADSPI_Init+0x80>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	701a      	strb	r2, [r3, #0]
    if (HAL_QSPI_DeInit(&hqspi) != HAL_OK)
 80009f8:	4819      	ldr	r0, [pc, #100]	; (8000a60 <CSP_QUADSPI_Init+0x78>)
 80009fa:	f001 f9e3 	bl	8001dc4 <HAL_QSPI_DeInit>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <CSP_QUADSPI_Init+0x20>
    {
        return HAL_ERROR;
 8000a04:	2301      	movs	r3, #1
 8000a06:	e028      	b.n	8000a5a <CSP_QUADSPI_Init+0x72>
    }

    MX_QUADSPI_Init();
 8000a08:	f7ff ff18 	bl	800083c <MX_QUADSPI_Init>

    // QSPI_QPIModeDisable();

    if (QSPI_ResetChip() != HAL_OK)
 8000a0c:	f000 fb1c 	bl	8001048 <QSPI_ResetChip>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <CSP_QUADSPI_Init+0x32>
    {
        return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
 8000a18:	e01f      	b.n	8000a5a <CSP_QUADSPI_Init+0x72>
    }

    HAL_Delay(1);
 8000a1a:	2001      	movs	r0, #1
 8000a1c:	f000 fcdc 	bl	80013d8 <HAL_Delay>

    if (QSPI_QPIModeEnable() != HAL_OK)
 8000a20:	f000 f8cc 	bl	8000bbc <QSPI_QPIModeEnable>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <CSP_QUADSPI_Init+0x46>
    {
        return HAL_ERROR;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	e015      	b.n	8000a5a <CSP_QUADSPI_Init+0x72>
    }

    if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000a2e:	f000 f81d 	bl	8000a6c <QSPI_AutoPollingMemReady>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <CSP_QUADSPI_Init+0x54>
    {
        return HAL_ERROR;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e00e      	b.n	8000a5a <CSP_QUADSPI_Init+0x72>
    }

    if (QSPI_WriteEnable() != HAL_OK)
 8000a3c:	f000 f85e 	bl	8000afc <QSPI_WriteEnable>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <CSP_QUADSPI_Init+0x62>
    {

        return HAL_ERROR;
 8000a46:	2301      	movs	r3, #1
 8000a48:	e007      	b.n	8000a5a <CSP_QUADSPI_Init+0x72>
    }

    if (QSPI_Configuration() != HAL_OK)
 8000a4a:	f000 f987 	bl	8000d5c <QSPI_Configuration>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <CSP_QUADSPI_Init+0x70>
    {
        return HAL_ERROR;
 8000a54:	2301      	movs	r3, #1
 8000a56:	e000      	b.n	8000a5a <CSP_QUADSPI_Init+0x72>
    }

    return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	2000002c 	.word	0x2000002c
 8000a64:	a0001000 	.word	0xa0001000
 8000a68:	20000028 	.word	0x20000028

08000a6c <QSPI_AutoPollingMemReady>:

    return HAL_OK;
}

uint8_t QSPI_AutoPollingMemReady(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b094      	sub	sp, #80	; 0x50
 8000a70:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    QSPI_AutoPollingTypeDef sConfig;

    /* Configure automatic polling mode to wait for memory ready ------ */
    if (QPI_Mode_Enabled_Flag)
 8000a72:	4b20      	ldr	r3, [pc, #128]	; (8000af4 <QSPI_AutoPollingMemReady+0x88>)
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b2db      	uxtb	r3, r3
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d006      	beq.n	8000a8a <QSPI_AutoPollingMemReady+0x1e>
    {
        sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000a7c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a80:	633b      	str	r3, [r7, #48]	; 0x30
        sCommand.DataMode = QSPI_DATA_4_LINES;
 8000a82:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000a86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000a88:	e005      	b.n	8000a96 <QSPI_AutoPollingMemReady+0x2a>
    }
    else
    {
        sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000a8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a8e:	633b      	str	r3, [r7, #48]	; 0x30
        sCommand.DataMode = QSPI_DATA_1_LINE;
 8000a90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a94:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    // sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    sCommand.Instruction = READ_STATUS_REG_CMD;
 8000a96:	2305      	movs	r3, #5
 8000a98:	61bb      	str	r3, [r7, #24]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	63bb      	str	r3, [r7, #56]	; 0x38
    // sCommand.DataMode = QSPI_DATA_4_LINES;
    sCommand.DummyCycles = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	647b      	str	r3, [r7, #68]	; 0x44
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	64bb      	str	r3, [r7, #72]	; 0x48
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
    sCommand.NbData = 1;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	643b      	str	r3, [r7, #64]	; 0x40

    sConfig.Match = 0x00;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	603b      	str	r3, [r7, #0]
    sConfig.Mask = 0x01;
 8000aba:	2301      	movs	r3, #1
 8000abc:	607b      	str	r3, [r7, #4]
    sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
    sConfig.StatusBytesSize = 1;
 8000ac2:	2301      	movs	r3, #1
 8000ac4:	60fb      	str	r3, [r7, #12]
    sConfig.Interval = 0x10;
 8000ac6:	2310      	movs	r3, #16
 8000ac8:	60bb      	str	r3, [r7, #8]
    sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000aca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ace:	617b      	str	r3, [r7, #20]

    if (HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 8000ad0:	463a      	mov	r2, r7
 8000ad2:	f107 0118 	add.w	r1, r7, #24
 8000ad6:	f241 3388 	movw	r3, #5000	; 0x1388
 8000ada:	4807      	ldr	r0, [pc, #28]	; (8000af8 <QSPI_AutoPollingMemReady+0x8c>)
 8000adc:	f001 fb23 	bl	8002126 <HAL_QSPI_AutoPolling>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <QSPI_AutoPollingMemReady+0x7e>
                             HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e000      	b.n	8000aec <QSPI_AutoPollingMemReady+0x80>
    }

    return HAL_OK;
 8000aea:	2300      	movs	r3, #0
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	3750      	adds	r7, #80	; 0x50
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	20000028 	.word	0x20000028
 8000af8:	2000002c 	.word	0x2000002c

08000afc <QSPI_WriteEnable>:

static uint8_t QSPI_WriteEnable(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b094      	sub	sp, #80	; 0x50
 8000b00:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    QSPI_AutoPollingTypeDef sConfig;

    /* Enable write operations ------------------------------------------ */
    if (QPI_Mode_Enabled_Flag)
 8000b02:	4b2c      	ldr	r3, [pc, #176]	; (8000bb4 <QSPI_WriteEnable+0xb8>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	b2db      	uxtb	r3, r3
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d003      	beq.n	8000b14 <QSPI_WriteEnable+0x18>
    {
        sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000b0c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b10:	633b      	str	r3, [r7, #48]	; 0x30
 8000b12:	e002      	b.n	8000b1a <QSPI_WriteEnable+0x1e>
        // sCommand.DataMode = QSPI_DATA_4_LINES;
    }
    else
    {
        sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000b14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b18:	633b      	str	r3, [r7, #48]	; 0x30
        // sCommand.DataMode = QSPI_DATA_1_LINE;
    }

    sCommand.Instruction = WRITE_ENABLE_CMD;
 8000b1a:	2306      	movs	r3, #6
 8000b1c:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode = QSPI_DATA_NONE;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000b22:	2300      	movs	r3, #0
 8000b24:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b26:	2300      	movs	r3, #0
 8000b28:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.DummyCycles = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	647b      	str	r3, [r7, #68]	; 0x44
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000b32:	2300      	movs	r3, #0
 8000b34:	64bb      	str	r3, [r7, #72]	; 0x48
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000b36:	2300      	movs	r3, #0
 8000b38:	64fb      	str	r3, [r7, #76]	; 0x4c

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b3a:	f107 0318 	add.w	r3, r7, #24
 8000b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b42:	4619      	mov	r1, r3
 8000b44:	481c      	ldr	r0, [pc, #112]	; (8000bb8 <QSPI_WriteEnable+0xbc>)
 8000b46:	f001 f961 	bl	8001e0c <HAL_QSPI_Command>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <QSPI_WriteEnable+0x58>
    {
        return HAL_ERROR;
 8000b50:	2301      	movs	r3, #1
 8000b52:	e02a      	b.n	8000baa <QSPI_WriteEnable+0xae>
    }

    /* Configure automatic polling mode to wait for write enabling ---- */
    sConfig.Match = 0x02;
 8000b54:	2302      	movs	r3, #2
 8000b56:	603b      	str	r3, [r7, #0]
    sConfig.Mask = 0x02;
 8000b58:	2302      	movs	r3, #2
 8000b5a:	607b      	str	r3, [r7, #4]
    sConfig.MatchMode = QSPI_MATCH_MODE_AND;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	613b      	str	r3, [r7, #16]
    sConfig.StatusBytesSize = 1;
 8000b60:	2301      	movs	r3, #1
 8000b62:	60fb      	str	r3, [r7, #12]
    sConfig.Interval = 0x10;
 8000b64:	2310      	movs	r3, #16
 8000b66:	60bb      	str	r3, [r7, #8]
    sConfig.AutomaticStop = QSPI_AUTOMATIC_STOP_ENABLE;
 8000b68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b6c:	617b      	str	r3, [r7, #20]

    sCommand.Instruction = READ_STATUS_REG_CMD;
 8000b6e:	2305      	movs	r3, #5
 8000b70:	61bb      	str	r3, [r7, #24]
    sCommand.NbData = 1;
 8000b72:	2301      	movs	r3, #1
 8000b74:	643b      	str	r3, [r7, #64]	; 0x40
    // sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
    if (QPI_Mode_Enabled_Flag)
 8000b76:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <QSPI_WriteEnable+0xb8>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d003      	beq.n	8000b88 <QSPI_WriteEnable+0x8c>
    {
        sCommand.DataMode = QSPI_DATA_4_LINES;
 8000b80:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000b84:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000b86:	e002      	b.n	8000b8e <QSPI_WriteEnable+0x92>
    }
    else
    {
        sCommand.DataMode = QSPI_DATA_1_LINE;
 8000b88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

    if (HAL_QSPI_AutoPolling(&hqspi, &sCommand, &sConfig,
 8000b8e:	463a      	mov	r2, r7
 8000b90:	f107 0118 	add.w	r1, r7, #24
 8000b94:	f241 3388 	movw	r3, #5000	; 0x1388
 8000b98:	4807      	ldr	r0, [pc, #28]	; (8000bb8 <QSPI_WriteEnable+0xbc>)
 8000b9a:	f001 fac4 	bl	8002126 <HAL_QSPI_AutoPolling>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <QSPI_WriteEnable+0xac>
                             HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return HAL_ERROR;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	e000      	b.n	8000baa <QSPI_WriteEnable+0xae>
    }

    return HAL_OK;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3750      	adds	r7, #80	; 0x50
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	20000028 	.word	0x20000028
 8000bb8:	2000002c 	.word	0x2000002c

08000bbc <QSPI_QPIModeEnable>:

static uint8_t QSPI_QPIModeEnable(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b090      	sub	sp, #64	; 0x40
 8000bc0:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    uint8_t reg;

    /* Read out value of Status Resister 2 ---------------------- */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000bc2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000bc6:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = READ_STATUS_REG2_CMD;
 8000bc8:	2335      	movs	r3, #53	; 0x35
 8000bca:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DataMode = QSPI_DATA_1_LINE;
 8000bd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000bd8:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData = 1;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DummyCycles = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	61fb      	str	r3, [r7, #28]
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000be6:	2300      	movs	r3, #0
 8000be8:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000bea:	2300      	movs	r3, #0
 8000bec:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bee:	f107 0308 	add.w	r3, r7, #8
 8000bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4856      	ldr	r0, [pc, #344]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000bfa:	f001 f907 	bl	8001e0c <HAL_QSPI_Command>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <QSPI_QPIModeEnable+0x4c>
    {
        return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e0a0      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    if (HAL_QSPI_Receive(&hqspi, &reg,
 8000c08:	1dfb      	adds	r3, r7, #7
 8000c0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4850      	ldr	r0, [pc, #320]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000c12:	f001 f9eb 	bl	8001fec <HAL_QSPI_Receive>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <QSPI_QPIModeEnable+0x64>
                         HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e094      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    if ((reg & 0X02) == 0)
 8000c20:	79fb      	ldrb	r3, [r7, #7]
 8000c22:	f003 0302 	and.w	r3, r3, #2
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d12b      	bne.n	8000c82 <QSPI_QPIModeEnable+0xc6>
    {
        reg |= 1 << 1;
 8000c2a:	79fb      	ldrb	r3, [r7, #7]
 8000c2c:	f043 0302 	orr.w	r3, r3, #2
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	71fb      	strb	r3, [r7, #7]

        sCommand.Instruction = WRITE_STATUS_REG2_CMD;
 8000c34:	2331      	movs	r3, #49	; 0x31
 8000c36:	60bb      	str	r3, [r7, #8]
        sCommand.DataMode = QSPI_DATA_1_LINE;
 8000c38:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000c3c:	62fb      	str	r3, [r7, #44]	; 0x2c

        if (QSPI_WriteEnable() != HAL_OK)
 8000c3e:	f7ff ff5d 	bl	8000afc <QSPI_WriteEnable>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <QSPI_QPIModeEnable+0x90>
        {
            return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	e07e      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
        }
        if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c4c:	f107 0308 	add.w	r3, r7, #8
 8000c50:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c54:	4619      	mov	r1, r3
 8000c56:	483f      	ldr	r0, [pc, #252]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000c58:	f001 f8d8 	bl	8001e0c <HAL_QSPI_Command>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <QSPI_QPIModeEnable+0xaa>
        {
            return HAL_ERROR;
 8000c62:	2301      	movs	r3, #1
 8000c64:	e071      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
        }

        if (HAL_QSPI_Transmit(&hqspi, &reg,
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	f241 3288 	movw	r2, #5000	; 0x1388
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	4839      	ldr	r0, [pc, #228]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000c70:	f001 f92a 	bl	8001ec8 <HAL_QSPI_Transmit>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d003      	beq.n	8000c82 <QSPI_QPIModeEnable+0xc6>
                              HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
        {
            Error_Handler();
 8000c7a:	f7ff fddb 	bl	8000834 <Error_Handler>
            return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e063      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
        }
    }

    /* Enable QPI mode ------------------------------------------ */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8000c82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c86:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = ENTER_QPI_MODE_CMD;
 8000c88:	2338      	movs	r3, #56	; 0x38
 8000c8a:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DataMode = QSPI_DATA_NONE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DummyCycles = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	61fb      	str	r3, [r7, #28]
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (QSPI_WriteEnable() != HAL_OK)
 8000ca8:	f7ff ff28 	bl	8000afc <QSPI_WriteEnable>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <QSPI_QPIModeEnable+0xfa>
    {
        return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e049      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000cb6:	f107 0308 	add.w	r3, r7, #8
 8000cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4824      	ldr	r0, [pc, #144]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000cc2:	f001 f8a3 	bl	8001e0c <HAL_QSPI_Command>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d001      	beq.n	8000cd0 <QSPI_QPIModeEnable+0x114>
    {
        return HAL_ERROR;
 8000ccc:	2301      	movs	r3, #1
 8000cce:	e03c      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    HAL_Delay(1);
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	f000 fb81 	bl	80013d8 <HAL_Delay>

    /* Read out value of Status Resister 2 ---------------------- */
    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000cd6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000cda:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = READ_STATUS_REG2_CMD;
 8000cdc:	2335      	movs	r3, #53	; 0x35
 8000cde:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DataMode = QSPI_DATA_4_LINES;
 8000ce8:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000cec:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData = 1;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DummyCycles = 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61fb      	str	r3, [r7, #28]
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d02:	f107 0308 	add.w	r3, r7, #8
 8000d06:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	4811      	ldr	r0, [pc, #68]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000d0e:	f001 f87d 	bl	8001e0c <HAL_QSPI_Command>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <QSPI_QPIModeEnable+0x160>
    {
        return HAL_ERROR;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	e016      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    if (HAL_QSPI_Receive(&hqspi, &reg,
 8000d1c:	1dfb      	adds	r3, r7, #7
 8000d1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d22:	4619      	mov	r1, r3
 8000d24:	480b      	ldr	r0, [pc, #44]	; (8000d54 <QSPI_QPIModeEnable+0x198>)
 8000d26:	f001 f961 	bl	8001fec <HAL_QSPI_Receive>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d001      	beq.n	8000d34 <QSPI_QPIModeEnable+0x178>
                         HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e00a      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    if ((reg & 0X02) == 0)
 8000d34:	79fb      	ldrb	r3, [r7, #7]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <QSPI_QPIModeEnable+0x186>
    {
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e003      	b.n	8000d4a <QSPI_QPIModeEnable+0x18e>
    }

    QPI_Mode_Enabled_Flag = 1;
 8000d42:	4b05      	ldr	r3, [pc, #20]	; (8000d58 <QSPI_QPIModeEnable+0x19c>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8000d48:	2300      	movs	r3, #0
}
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	3740      	adds	r7, #64	; 0x40
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	2000002c 	.word	0x2000002c
 8000d58:	20000028 	.word	0x20000028

08000d5c <QSPI_Configuration>:
//    return HAL_OK;
//}

/*Enable quad mode and set dummy cycles count*/
uint8_t QSPI_Configuration(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b090      	sub	sp, #64	; 0x40
 8000d60:	af00      	add	r7, sp, #0

    QSPI_CommandTypeDef sCommand;
    uint8_t reg = 3 << 4;
 8000d62:	2330      	movs	r3, #48	; 0x30
 8000d64:	71fb      	strb	r3, [r7, #7]

    /*enter 4 byte address*/
    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000d66:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d6a:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = ENTER_4_BYTE_ADD_CMD;
 8000d6c:	23b7      	movs	r3, #183	; 0xb7
 8000d6e:	60bb      	str	r3, [r7, #8]
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000d74:	2300      	movs	r3, #0
 8000d76:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DataMode = QSPI_DATA_NONE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DummyCycles = 0;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000d80:	2300      	movs	r3, #0
 8000d82:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000d84:	2300      	movs	r3, #0
 8000d86:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (QSPI_WriteEnable() != HAL_OK)
 8000d8c:	f7ff feb6 	bl	8000afc <QSPI_WriteEnable>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <QSPI_Configuration+0x3e>
    {
        return HAL_ERROR;
 8000d96:	2301      	movs	r3, #1
 8000d98:	e03e      	b.n	8000e18 <QSPI_Configuration+0xbc>
    }

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d9a:	f107 0308 	add.w	r3, r7, #8
 8000d9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000da2:	4619      	mov	r1, r3
 8000da4:	481e      	ldr	r0, [pc, #120]	; (8000e20 <QSPI_Configuration+0xc4>)
 8000da6:	f001 f831 	bl	8001e0c <HAL_QSPI_Command>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <QSPI_Configuration+0x58>
    {
        return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e031      	b.n	8000e18 <QSPI_Configuration+0xbc>
    }

    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000db4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000db8:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 8000dba:	23c0      	movs	r3, #192	; 0xc0
 8000dbc:	60bb      	str	r3, [r7, #8]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DataMode = QSPI_DATA_4_LINES;
 8000dd2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DummyCycles = 0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
    sCommand.NbData = 1;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	633b      	str	r3, [r7, #48]	; 0x30

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000de0:	f107 0308 	add.w	r3, r7, #8
 8000de4:	f241 3288 	movw	r2, #5000	; 0x1388
 8000de8:	4619      	mov	r1, r3
 8000dea:	480d      	ldr	r0, [pc, #52]	; (8000e20 <QSPI_Configuration+0xc4>)
 8000dec:	f001 f80e 	bl	8001e0c <HAL_QSPI_Command>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <QSPI_Configuration+0x9e>
    {
        return HAL_ERROR;
 8000df6:	2301      	movs	r3, #1
 8000df8:	e00e      	b.n	8000e18 <QSPI_Configuration+0xbc>
    }

    if (HAL_QSPI_Transmit(&hqspi, &reg,
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e00:	4619      	mov	r1, r3
 8000e02:	4807      	ldr	r0, [pc, #28]	; (8000e20 <QSPI_Configuration+0xc4>)
 8000e04:	f001 f860 	bl	8001ec8 <HAL_QSPI_Transmit>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d003      	beq.n	8000e16 <QSPI_Configuration+0xba>
                          HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
    {
        Error_Handler();
 8000e0e:	f7ff fd11 	bl	8000834 <Error_Handler>
        return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <QSPI_Configuration+0xbc>
    }
    return HAL_OK;
 8000e16:	2300      	movs	r3, #0
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	3740      	adds	r7, #64	; 0x40
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	2000002c 	.word	0x2000002c

08000e24 <CSP_QSPI_EraseSector>:

uint8_t CSP_QSPI_EraseSector(uint32_t EraseStartAddress,
                             uint32_t EraseEndAddress)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b090      	sub	sp, #64	; 0x40
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]

    QSPI_CommandTypeDef sCommand;

    EraseStartAddress = EraseStartAddress - EraseStartAddress % MEMORY_SECTOR_SIZE;
 8000e2e:	687a      	ldr	r2, [r7, #4]
 8000e30:	4b23      	ldr	r3, [pc, #140]	; (8000ec0 <CSP_QSPI_EraseSector+0x9c>)
 8000e32:	4013      	ands	r3, r2
 8000e34:	607b      	str	r3, [r7, #4]

    /* Erasing Sequence -------------------------------------------------- */
    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000e36:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e3a:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = SECTOR_ERASE_CMD;
 8000e3c:	2320      	movs	r3, #32
 8000e3e:	60bb      	str	r3, [r7, #8]
    sCommand.AddressSize = QSPI_ADDRESS_32_BITS;
 8000e40:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000e44:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000e46:	2300      	movs	r3, #0
 8000e48:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000e52:	2300      	movs	r3, #0
 8000e54:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
 8000e56:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e5a:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DataMode = QSPI_DATA_NONE;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.DummyCycles = 0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61fb      	str	r3, [r7, #28]

    while (EraseEndAddress >= EraseStartAddress)
 8000e64:	e022      	b.n	8000eac <CSP_QSPI_EraseSector+0x88>
    {
        sCommand.Address = (EraseStartAddress & 0x0FFFFFFF);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000e6c:	60fb      	str	r3, [r7, #12]

        if (QSPI_WriteEnable() != HAL_OK)
 8000e6e:	f7ff fe45 	bl	8000afc <QSPI_WriteEnable>
 8000e72:	4603      	mov	r3, r0
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d001      	beq.n	8000e7c <CSP_QSPI_EraseSector+0x58>
        {
            return HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	e01c      	b.n	8000eb6 <CSP_QSPI_EraseSector+0x92>
        }

        if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e7c:	f107 0308 	add.w	r3, r7, #8
 8000e80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e84:	4619      	mov	r1, r3
 8000e86:	480f      	ldr	r0, [pc, #60]	; (8000ec4 <CSP_QSPI_EraseSector+0xa0>)
 8000e88:	f000 ffc0 	bl	8001e0c <HAL_QSPI_Command>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <CSP_QSPI_EraseSector+0x72>
        {
            return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e00f      	b.n	8000eb6 <CSP_QSPI_EraseSector+0x92>
        }
        EraseStartAddress += MEMORY_SECTOR_SIZE;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8000e9c:	607b      	str	r3, [r7, #4]

        if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000e9e:	f7ff fde5 	bl	8000a6c <QSPI_AutoPollingMemReady>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <CSP_QSPI_EraseSector+0x88>
        {
            return HAL_ERROR;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e004      	b.n	8000eb6 <CSP_QSPI_EraseSector+0x92>
    while (EraseEndAddress >= EraseStartAddress)
 8000eac:	683a      	ldr	r2, [r7, #0]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	d2d8      	bcs.n	8000e66 <CSP_QSPI_EraseSector+0x42>
        }
    }

    return HAL_OK;
 8000eb4:	2300      	movs	r3, #0
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3740      	adds	r7, #64	; 0x40
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	fffff000 	.word	0xfffff000
 8000ec4:	2000002c 	.word	0x2000002c

08000ec8 <CSP_QSPI_WriteMemory>:

uint8_t CSP_QSPI_WriteMemory(uint8_t *buffer, uint32_t address,
                             uint32_t buffer_size)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b096      	sub	sp, #88	; 0x58
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]

    QSPI_CommandTypeDef sCommand;
    uint32_t end_addr, current_size, current_addr;

    /* Calculation of the size between the write address and the end of the page */
    current_addr = 0;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	653b      	str	r3, [r7, #80]	; 0x50

    while (current_addr <= address)
 8000ed8:	e003      	b.n	8000ee2 <CSP_QSPI_WriteMemory+0x1a>
    {
        current_addr += MEMORY_PAGE_SIZE;
 8000eda:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000edc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000ee0:	653b      	str	r3, [r7, #80]	; 0x50
    while (current_addr <= address)
 8000ee2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000ee4:	68bb      	ldr	r3, [r7, #8]
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d9f7      	bls.n	8000eda <CSP_QSPI_WriteMemory+0x12>
    }
    current_size = current_addr - address;
 8000eea:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	1ad3      	subs	r3, r2, r3
 8000ef0:	657b      	str	r3, [r7, #84]	; 0x54

    /* Check if the size of the data is less than the remaining place in the page */
    if (current_size > buffer_size)
 8000ef2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d901      	bls.n	8000efe <CSP_QSPI_WriteMemory+0x36>
    {
        current_size = buffer_size;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	657b      	str	r3, [r7, #84]	; 0x54
    }

    /* Initialize the adress variables */
    current_addr = address;
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	653b      	str	r3, [r7, #80]	; 0x50
    end_addr = address + buffer_size;
 8000f02:	68ba      	ldr	r2, [r7, #8]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	4413      	add	r3, r2
 8000f08:	64fb      	str	r3, [r7, #76]	; 0x4c

    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000f0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.Instruction = QUAD_IN_FAST_PROG_CMD;
 8000f10:	2302      	movs	r3, #2
 8000f12:	617b      	str	r3, [r7, #20]
    sCommand.AddressSize = QSPI_ADDRESS_32_BITS;
 8000f14:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000f18:	623b      	str	r3, [r7, #32]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	643b      	str	r3, [r7, #64]	; 0x40
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000f22:	2300      	movs	r3, #0
 8000f24:	647b      	str	r3, [r7, #68]	; 0x44
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8000f26:	2300      	movs	r3, #0
 8000f28:	64bb      	str	r3, [r7, #72]	; 0x48
    sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
 8000f2a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f2e:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DataMode = QSPI_DATA_4_LINES;
 8000f30:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8000f34:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.NbData = buffer_size;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.Address = address;
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	61bb      	str	r3, [r7, #24]
    sCommand.DummyCycles = 0;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Perform the write page by page */
    do
    {
        sCommand.Address = current_addr;
 8000f42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f44:	61bb      	str	r3, [r7, #24]
        sCommand.NbData = current_size;
 8000f46:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f48:	63fb      	str	r3, [r7, #60]	; 0x3c

        if (current_size == 0)
 8000f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <CSP_QSPI_WriteMemory+0x8c>
        {
            return HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	e03f      	b.n	8000fd4 <CSP_QSPI_WriteMemory+0x10c>
        }

        /* Enable write operations */
        if (QSPI_WriteEnable() != HAL_OK)
 8000f54:	f7ff fdd2 	bl	8000afc <QSPI_WriteEnable>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <CSP_QSPI_WriteMemory+0x9a>
        {
            return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e038      	b.n	8000fd4 <CSP_QSPI_WriteMemory+0x10c>
        }

        /* Configure the command */
        if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	481b      	ldr	r0, [pc, #108]	; (8000fdc <CSP_QSPI_WriteMemory+0x114>)
 8000f6e:	f000 ff4d 	bl	8001e0c <HAL_QSPI_Command>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <CSP_QSPI_WriteMemory+0xb4>
        {

            return HAL_ERROR;
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e02b      	b.n	8000fd4 <CSP_QSPI_WriteMemory+0x10c>
        }

        /* Transmission of the data */
        if (HAL_QSPI_Transmit(&hqspi, buffer, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f80:	68f9      	ldr	r1, [r7, #12]
 8000f82:	4816      	ldr	r0, [pc, #88]	; (8000fdc <CSP_QSPI_WriteMemory+0x114>)
 8000f84:	f000 ffa0 	bl	8001ec8 <HAL_QSPI_Transmit>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <CSP_QSPI_WriteMemory+0xca>
        {

            return HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	e020      	b.n	8000fd4 <CSP_QSPI_WriteMemory+0x10c>
        }

        /* Configure automatic polling mode to wait for end of program */
        if (QSPI_AutoPollingMemReady() != HAL_OK)
 8000f92:	f7ff fd6b 	bl	8000a6c <QSPI_AutoPollingMemReady>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <CSP_QSPI_WriteMemory+0xd8>
        {
            return HAL_ERROR;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	e019      	b.n	8000fd4 <CSP_QSPI_WriteMemory+0x10c>
        }

        /* Update the address and size variables for next page programming */
        current_addr += current_size;
 8000fa0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000fa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fa4:	4413      	add	r3, r2
 8000fa6:	653b      	str	r3, [r7, #80]	; 0x50
        buffer += current_size;
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000fac:	4413      	add	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
        current_size =
            ((current_addr + MEMORY_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MEMORY_PAGE_SIZE;
 8000fb0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fb2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8000fb6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	d203      	bcs.n	8000fc4 <CSP_QSPI_WriteMemory+0xfc>
 8000fbc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000fbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	e001      	b.n	8000fc8 <CSP_QSPI_WriteMemory+0x100>
 8000fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
        current_size =
 8000fc8:	657b      	str	r3, [r7, #84]	; 0x54
    } while (current_addr <= end_addr);
 8000fca:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000fcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d9b7      	bls.n	8000f42 <CSP_QSPI_WriteMemory+0x7a>

    return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	3758      	adds	r7, #88	; 0x58
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	2000002c 	.word	0x2000002c

08000fe0 <CSP_QSPI_EnableMemoryMappedMode>:

    return HAL_OK;
}

uint8_t CSP_QSPI_EnableMemoryMappedMode(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b090      	sub	sp, #64	; 0x40
 8000fe4:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    QSPI_MemoryMappedTypeDef sMemMappedCfg;

    /* Enable Memory-Mapped mode-------------------------------------------------- */

    sCommand.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8000fe6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fea:	623b      	str	r3, [r7, #32]
    sCommand.Instruction = QUAD_OUT_FAST_READ_CMD;
 8000fec:	230b      	movs	r3, #11
 8000fee:	60bb      	str	r3, [r7, #8]
    sCommand.AddressSize = QSPI_ADDRESS_32_BITS;
 8000ff0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000ff4:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8000ffe:	2300      	movs	r3, #0
 8001000:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001002:	2300      	movs	r3, #0
 8001004:	63fb      	str	r3, [r7, #60]	; 0x3c
    sCommand.AddressMode = QSPI_ADDRESS_4_LINES;
 8001006:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800100a:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DataMode = QSPI_DATA_4_LINES;
 800100c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001010:	62fb      	str	r3, [r7, #44]	; 0x2c
    sCommand.NbData = 0;
 8001012:	2300      	movs	r3, #0
 8001014:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.Address = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	60fb      	str	r3, [r7, #12]
    sCommand.DummyCycles = 8;
 800101a:	2308      	movs	r3, #8
 800101c:	61fb      	str	r3, [r7, #28]

    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
    // sMemMappedCfg.TimeOutPeriod = 0;

    if (HAL_QSPI_MemoryMapped(&hqspi, &sCommand, &sMemMappedCfg) != HAL_OK)
 8001022:	463a      	mov	r2, r7
 8001024:	f107 0308 	add.w	r3, r7, #8
 8001028:	4619      	mov	r1, r3
 800102a:	4806      	ldr	r0, [pc, #24]	; (8001044 <CSP_QSPI_EnableMemoryMappedMode+0x64>)
 800102c:	f001 f8f2 	bl	8002214 <HAL_QSPI_MemoryMapped>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <CSP_QSPI_EnableMemoryMappedMode+0x5a>
    {
        return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <CSP_QSPI_EnableMemoryMappedMode+0x5c>
    }
    return HAL_OK;
 800103a:	2300      	movs	r3, #0
}
 800103c:	4618      	mov	r0, r3
 800103e:	3740      	adds	r7, #64	; 0x40
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	2000002c 	.word	0x2000002c

08001048 <QSPI_ResetChip>:

uint8_t QSPI_ResetChip()
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b090      	sub	sp, #64	; 0x40
 800104c:	af00      	add	r7, sp, #0
    QSPI_CommandTypeDef sCommand;
    uint32_t temp = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Erasing Sequence -------------------------------------------------- */
    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001056:	61fb      	str	r3, [r7, #28]
    sCommand.Instruction = RESET_ENABLE_CMD;
 8001058:	2366      	movs	r3, #102	; 0x66
 800105a:	607b      	str	r3, [r7, #4]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800105c:	2300      	movs	r3, #0
 800105e:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 8001060:	2300      	movs	r3, #0
 8001062:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 8001064:	2300      	movs	r3, #0
 8001066:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8001068:	2300      	movs	r3, #0
 800106a:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 800106c:	2300      	movs	r3, #0
 800106e:	623b      	str	r3, [r7, #32]
    sCommand.Address = 0;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
    sCommand.DataMode = QSPI_DATA_NONE;
 8001074:	2300      	movs	r3, #0
 8001076:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DummyCycles = 0;
 8001078:	2300      	movs	r3, #0
 800107a:	61bb      	str	r3, [r7, #24]

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800107c:	1d3b      	adds	r3, r7, #4
 800107e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001082:	4619      	mov	r1, r3
 8001084:	481b      	ldr	r0, [pc, #108]	; (80010f4 <QSPI_ResetChip+0xac>)
 8001086:	f000 fec1 	bl	8001e0c <HAL_QSPI_Command>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <QSPI_ResetChip+0x4c>
    {
        return HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	e02b      	b.n	80010ec <QSPI_ResetChip+0xa4>
    }
    for (temp = 0; temp < 0x2f; temp++)
 8001094:	2300      	movs	r3, #0
 8001096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001098:	e003      	b.n	80010a2 <QSPI_ResetChip+0x5a>
    {
        __NOP();
 800109a:	bf00      	nop
    for (temp = 0; temp < 0x2f; temp++)
 800109c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800109e:	3301      	adds	r3, #1
 80010a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80010a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010a4:	2b2e      	cmp	r3, #46	; 0x2e
 80010a6:	d9f8      	bls.n	800109a <QSPI_ResetChip+0x52>
    }

    sCommand.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 80010a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010ac:	61fb      	str	r3, [r7, #28]
    sCommand.Instruction = RESET_EXECUTE_CMD;
 80010ae:	2399      	movs	r3, #153	; 0x99
 80010b0:	607b      	str	r3, [r7, #4]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	627b      	str	r3, [r7, #36]	; 0x24
    sCommand.DdrMode = QSPI_DDR_MODE_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	633b      	str	r3, [r7, #48]	; 0x30
    sCommand.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
 80010ba:	2300      	movs	r3, #0
 80010bc:	637b      	str	r3, [r7, #52]	; 0x34
    sCommand.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80010be:	2300      	movs	r3, #0
 80010c0:	63bb      	str	r3, [r7, #56]	; 0x38
    sCommand.AddressMode = QSPI_ADDRESS_NONE;
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
    sCommand.Address = 0;
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
    sCommand.DataMode = QSPI_DATA_NONE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
    sCommand.DummyCycles = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]

    if (HAL_QSPI_Command(&hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010d2:	1d3b      	adds	r3, r7, #4
 80010d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <QSPI_ResetChip+0xac>)
 80010dc:	f000 fe96 	bl	8001e0c <HAL_QSPI_Command>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <QSPI_ResetChip+0xa2>
    {
        return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e000      	b.n	80010ec <QSPI_ResetChip+0xa4>
    }
    return HAL_OK;
 80010ea:	2300      	movs	r3, #0
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3740      	adds	r7, #64	; 0x40
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	2000002c 	.word	0x2000002c

080010f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80010fe:	4b0f      	ldr	r3, [pc, #60]	; (800113c <HAL_MspInit+0x44>)
 8001100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001102:	4a0e      	ldr	r2, [pc, #56]	; (800113c <HAL_MspInit+0x44>)
 8001104:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001108:	6413      	str	r3, [r2, #64]	; 0x40
 800110a:	4b0c      	ldr	r3, [pc, #48]	; (800113c <HAL_MspInit+0x44>)
 800110c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800110e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001116:	4b09      	ldr	r3, [pc, #36]	; (800113c <HAL_MspInit+0x44>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111a:	4a08      	ldr	r2, [pc, #32]	; (800113c <HAL_MspInit+0x44>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001120:	6453      	str	r3, [r2, #68]	; 0x44
 8001122:	4b06      	ldr	r3, [pc, #24]	; (800113c <HAL_MspInit+0x44>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800112e:	bf00      	nop
 8001130:	370c      	adds	r7, #12
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	40023800 	.word	0x40023800

08001140 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001144:	e7fe      	b.n	8001144 <NMI_Handler+0x4>

08001146 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001146:	b480      	push	{r7}
 8001148:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800114a:	e7fe      	b.n	800114a <HardFault_Handler+0x4>

0800114c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001150:	e7fe      	b.n	8001150 <MemManage_Handler+0x4>

08001152 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001152:	b480      	push	{r7}
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001156:	e7fe      	b.n	8001156 <BusFault_Handler+0x4>

08001158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800115c:	e7fe      	b.n	800115c <UsageFault_Handler+0x4>

0800115e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800115e:	b480      	push	{r7}
 8001160:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001162:	bf00      	nop
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr

0800117a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117a:	b480      	push	{r7}
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800117e:	bf00      	nop
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118c:	f000 f904 	bl	8001398 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001190:	bf00      	nop
 8001192:	bd80      	pop	{r7, pc}

08001194 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001198:	4802      	ldr	r0, [pc, #8]	; (80011a4 <USART1_IRQHandler+0x10>)
 800119a:	f002 fb5d 	bl	8003858 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000078 	.word	0x20000078

080011a8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <SystemInit+0x28>)
 80011ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011b2:	4a07      	ldr	r2, [pc, #28]	; (80011d0 <SystemInit+0x28>)
 80011b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011bc:	4b04      	ldr	r3, [pc, #16]	; (80011d0 <SystemInit+0x28>)
 80011be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011c2:	609a      	str	r2, [r3, #8]
#endif
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011cc:	4770      	bx	lr
 80011ce:	bf00      	nop
 80011d0:	e000ed00 	.word	0xe000ed00

080011d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80011d8:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_USART1_UART_Init+0x58>)
 80011da:	4a15      	ldr	r2, [pc, #84]	; (8001230 <MX_USART1_UART_Init+0x5c>)
 80011dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <MX_USART1_UART_Init+0x58>)
 80011e0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80011e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_USART1_UART_Init+0x58>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_USART1_UART_Init+0x58>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	; (800122c <MX_USART1_UART_Init+0x58>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	; (800122c <MX_USART1_UART_Init+0x58>)
 80011fa:	220c      	movs	r2, #12
 80011fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	; (800122c <MX_USART1_UART_Init+0x58>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001204:	4b09      	ldr	r3, [pc, #36]	; (800122c <MX_USART1_UART_Init+0x58>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800120a:	4b08      	ldr	r3, [pc, #32]	; (800122c <MX_USART1_UART_Init+0x58>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001210:	4b06      	ldr	r3, [pc, #24]	; (800122c <MX_USART1_UART_Init+0x58>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_USART1_UART_Init+0x58>)
 8001218:	f002 fad0 	bl	80037bc <HAL_UART_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001222:	f7ff fb07 	bl	8000834 <Error_Handler>
  }

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000078 	.word	0x20000078
 8001230:	40011000 	.word	0x40011000

08001234 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	; 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1b      	ldr	r2, [pc, #108]	; (80012c0 <HAL_UART_MspInit+0x8c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d130      	bne.n	80012b8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001256:	4b1b      	ldr	r3, [pc, #108]	; (80012c4 <HAL_UART_MspInit+0x90>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125a:	4a1a      	ldr	r2, [pc, #104]	; (80012c4 <HAL_UART_MspInit+0x90>)
 800125c:	f043 0310 	orr.w	r3, r3, #16
 8001260:	6453      	str	r3, [r2, #68]	; 0x44
 8001262:	4b18      	ldr	r3, [pc, #96]	; (80012c4 <HAL_UART_MspInit+0x90>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001266:	f003 0310 	and.w	r3, r3, #16
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126e:	4b15      	ldr	r3, [pc, #84]	; (80012c4 <HAL_UART_MspInit+0x90>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a14      	ldr	r2, [pc, #80]	; (80012c4 <HAL_UART_MspInit+0x90>)
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <HAL_UART_MspInit+0x90>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001286:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800128a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001294:	2303      	movs	r3, #3
 8001296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001298:	2307      	movs	r3, #7
 800129a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <HAL_UART_MspInit+0x94>)
 80012a4:	f000 f9ee 	bl	8001684 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2100      	movs	r1, #0
 80012ac:	2025      	movs	r0, #37	; 0x25
 80012ae:	f000 f990 	bl	80015d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80012b2:	2025      	movs	r0, #37	; 0x25
 80012b4:	f000 f9a9 	bl	800160a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80012b8:	bf00      	nop
 80012ba:	3728      	adds	r7, #40	; 0x28
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	40011000 	.word	0x40011000
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020000 	.word	0x40020000

080012cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001304 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80012d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80012d2:	e003      	b.n	80012dc <LoopCopyDataInit>

080012d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80012d4:	4b0c      	ldr	r3, [pc, #48]	; (8001308 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80012d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80012d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80012da:	3104      	adds	r1, #4

080012dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80012dc:	480b      	ldr	r0, [pc, #44]	; (800130c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80012de:	4b0c      	ldr	r3, [pc, #48]	; (8001310 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80012e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80012e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80012e4:	d3f6      	bcc.n	80012d4 <CopyDataInit>
  ldr  r2, =_sbss
 80012e6:	4a0b      	ldr	r2, [pc, #44]	; (8001314 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80012e8:	e002      	b.n	80012f0 <LoopFillZerobss>

080012ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80012ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80012ec:	f842 3b04 	str.w	r3, [r2], #4

080012f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80012f0:	4b09      	ldr	r3, [pc, #36]	; (8001318 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80012f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80012f4:	d3f9      	bcc.n	80012ea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012f6:	f7ff ff57 	bl	80011a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012fa:	f003 f86d 	bl	80043d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012fe:	f7ff f957 	bl	80005b0 <main>
  bx  lr    
 8001302:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001304:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001308:	08004490 	.word	0x08004490
  ldr  r0, =_sdata
 800130c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001310:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001314:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001318:	200000fc 	.word	0x200000fc

0800131c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800131c:	e7fe      	b.n	800131c <ADC_IRQHandler>

0800131e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001322:	2003      	movs	r0, #3
 8001324:	f000 f94a 	bl	80015bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001328:	2000      	movs	r0, #0
 800132a:	f000 f805 	bl	8001338 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800132e:	f7ff fee3 	bl	80010f8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001332:	2300      	movs	r3, #0
}
 8001334:	4618      	mov	r0, r3
 8001336:	bd80      	pop	{r7, pc}

08001338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001340:	4b12      	ldr	r3, [pc, #72]	; (800138c <HAL_InitTick+0x54>)
 8001342:	681a      	ldr	r2, [r3, #0]
 8001344:	4b12      	ldr	r3, [pc, #72]	; (8001390 <HAL_InitTick+0x58>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	4619      	mov	r1, r3
 800134a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800134e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001352:	fbb2 f3f3 	udiv	r3, r2, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f000 f965 	bl	8001626 <HAL_SYSTICK_Config>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e00e      	b.n	8001384 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b0f      	cmp	r3, #15
 800136a:	d80a      	bhi.n	8001382 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800136c:	2200      	movs	r2, #0
 800136e:	6879      	ldr	r1, [r7, #4]
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f000 f92d 	bl	80015d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001378:	4a06      	ldr	r2, [pc, #24]	; (8001394 <HAL_InitTick+0x5c>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800137e:	2300      	movs	r3, #0
 8001380:	e000      	b.n	8001384 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
}
 8001384:	4618      	mov	r0, r3
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	20000000 	.word	0x20000000
 8001390:	20000008 	.word	0x20000008
 8001394:	20000004 	.word	0x20000004

08001398 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800139c:	4b06      	ldr	r3, [pc, #24]	; (80013b8 <HAL_IncTick+0x20>)
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <HAL_IncTick+0x24>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4413      	add	r3, r2
 80013a8:	4a04      	ldr	r2, [pc, #16]	; (80013bc <HAL_IncTick+0x24>)
 80013aa:	6013      	str	r3, [r2, #0]
}
 80013ac:	bf00      	nop
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000008 	.word	0x20000008
 80013bc:	200000f8 	.word	0x200000f8

080013c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  return uwTick;
 80013c4:	4b03      	ldr	r3, [pc, #12]	; (80013d4 <HAL_GetTick+0x14>)
 80013c6:	681b      	ldr	r3, [r3, #0]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	200000f8 	.word	0x200000f8

080013d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013e0:	f7ff ffee 	bl	80013c0 <HAL_GetTick>
 80013e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013f0:	d005      	beq.n	80013fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013f2:	4b09      	ldr	r3, [pc, #36]	; (8001418 <HAL_Delay+0x40>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	461a      	mov	r2, r3
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	4413      	add	r3, r2
 80013fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013fe:	bf00      	nop
 8001400:	f7ff ffde 	bl	80013c0 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	68fa      	ldr	r2, [r7, #12]
 800140c:	429a      	cmp	r2, r3
 800140e:	d8f7      	bhi.n	8001400 <HAL_Delay+0x28>
  {
  }
}
 8001410:	bf00      	nop
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000008 	.word	0x20000008

0800141c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800141c:	b480      	push	{r7}
 800141e:	b085      	sub	sp, #20
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800142c:	4b0b      	ldr	r3, [pc, #44]	; (800145c <__NVIC_SetPriorityGrouping+0x40>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001432:	68ba      	ldr	r2, [r7, #8]
 8001434:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001438:	4013      	ands	r3, r2
 800143a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001444:	4b06      	ldr	r3, [pc, #24]	; (8001460 <__NVIC_SetPriorityGrouping+0x44>)
 8001446:	4313      	orrs	r3, r2
 8001448:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800144a:	4a04      	ldr	r2, [pc, #16]	; (800145c <__NVIC_SetPriorityGrouping+0x40>)
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	60d3      	str	r3, [r2, #12]
}
 8001450:	bf00      	nop
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	e000ed00 	.word	0xe000ed00
 8001460:	05fa0000 	.word	0x05fa0000

08001464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001468:	4b04      	ldr	r3, [pc, #16]	; (800147c <__NVIC_GetPriorityGrouping+0x18>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	0a1b      	lsrs	r3, r3, #8
 800146e:	f003 0307 	and.w	r3, r3, #7
}
 8001472:	4618      	mov	r0, r3
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800148a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148e:	2b00      	cmp	r3, #0
 8001490:	db0b      	blt.n	80014aa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 021f 	and.w	r2, r3, #31
 8001498:	4907      	ldr	r1, [pc, #28]	; (80014b8 <__NVIC_EnableIRQ+0x38>)
 800149a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800149e:	095b      	lsrs	r3, r3, #5
 80014a0:	2001      	movs	r0, #1
 80014a2:	fa00 f202 	lsl.w	r2, r0, r2
 80014a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014aa:	bf00      	nop
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000e100 	.word	0xe000e100

080014bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	6039      	str	r1, [r7, #0]
 80014c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	db0a      	blt.n	80014e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	490c      	ldr	r1, [pc, #48]	; (8001508 <__NVIC_SetPriority+0x4c>)
 80014d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014da:	0112      	lsls	r2, r2, #4
 80014dc:	b2d2      	uxtb	r2, r2
 80014de:	440b      	add	r3, r1
 80014e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014e4:	e00a      	b.n	80014fc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	b2da      	uxtb	r2, r3
 80014ea:	4908      	ldr	r1, [pc, #32]	; (800150c <__NVIC_SetPriority+0x50>)
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	f003 030f 	and.w	r3, r3, #15
 80014f2:	3b04      	subs	r3, #4
 80014f4:	0112      	lsls	r2, r2, #4
 80014f6:	b2d2      	uxtb	r2, r2
 80014f8:	440b      	add	r3, r1
 80014fa:	761a      	strb	r2, [r3, #24]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	e000e100 	.word	0xe000e100
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001510:	b480      	push	{r7}
 8001512:	b089      	sub	sp, #36	; 0x24
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	f003 0307 	and.w	r3, r3, #7
 8001522:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001524:	69fb      	ldr	r3, [r7, #28]
 8001526:	f1c3 0307 	rsb	r3, r3, #7
 800152a:	2b04      	cmp	r3, #4
 800152c:	bf28      	it	cs
 800152e:	2304      	movcs	r3, #4
 8001530:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	3304      	adds	r3, #4
 8001536:	2b06      	cmp	r3, #6
 8001538:	d902      	bls.n	8001540 <NVIC_EncodePriority+0x30>
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	3b03      	subs	r3, #3
 800153e:	e000      	b.n	8001542 <NVIC_EncodePriority+0x32>
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	f04f 32ff 	mov.w	r2, #4294967295
 8001548:	69bb      	ldr	r3, [r7, #24]
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	43da      	mvns	r2, r3
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	401a      	ands	r2, r3
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001558:	f04f 31ff 	mov.w	r1, #4294967295
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	fa01 f303 	lsl.w	r3, r1, r3
 8001562:	43d9      	mvns	r1, r3
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001568:	4313      	orrs	r3, r2
         );
}
 800156a:	4618      	mov	r0, r3
 800156c:	3724      	adds	r7, #36	; 0x24
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr
	...

08001578 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	3b01      	subs	r3, #1
 8001584:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001588:	d301      	bcc.n	800158e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800158a:	2301      	movs	r3, #1
 800158c:	e00f      	b.n	80015ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800158e:	4a0a      	ldr	r2, [pc, #40]	; (80015b8 <SysTick_Config+0x40>)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001596:	210f      	movs	r1, #15
 8001598:	f04f 30ff 	mov.w	r0, #4294967295
 800159c:	f7ff ff8e 	bl	80014bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015a0:	4b05      	ldr	r3, [pc, #20]	; (80015b8 <SysTick_Config+0x40>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015a6:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <SysTick_Config+0x40>)
 80015a8:	2207      	movs	r2, #7
 80015aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	e000e010 	.word	0xe000e010

080015bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f7ff ff29 	bl	800141c <__NVIC_SetPriorityGrouping>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b086      	sub	sp, #24
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	4603      	mov	r3, r0
 80015da:	60b9      	str	r1, [r7, #8]
 80015dc:	607a      	str	r2, [r7, #4]
 80015de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015e4:	f7ff ff3e 	bl	8001464 <__NVIC_GetPriorityGrouping>
 80015e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ea:	687a      	ldr	r2, [r7, #4]
 80015ec:	68b9      	ldr	r1, [r7, #8]
 80015ee:	6978      	ldr	r0, [r7, #20]
 80015f0:	f7ff ff8e 	bl	8001510 <NVIC_EncodePriority>
 80015f4:	4602      	mov	r2, r0
 80015f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fa:	4611      	mov	r1, r2
 80015fc:	4618      	mov	r0, r3
 80015fe:	f7ff ff5d 	bl	80014bc <__NVIC_SetPriority>
}
 8001602:	bf00      	nop
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}

0800160a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160a:	b580      	push	{r7, lr}
 800160c:	b082      	sub	sp, #8
 800160e:	af00      	add	r7, sp, #0
 8001610:	4603      	mov	r3, r0
 8001612:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff ff31 	bl	8001480 <__NVIC_EnableIRQ>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f7ff ffa2 	bl	8001578 <SysTick_Config>
 8001634:	4603      	mov	r3, r0
}
 8001636:	4618      	mov	r0, r3
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}

0800163e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800163e:	b480      	push	{r7}
 8001640:	b083      	sub	sp, #12
 8001642:	af00      	add	r7, sp, #0
 8001644:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800164c:	b2db      	uxtb	r3, r3
 800164e:	2b02      	cmp	r3, #2
 8001650:	d004      	beq.n	800165c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	2280      	movs	r2, #128	; 0x80
 8001656:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e00c      	b.n	8001676 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2205      	movs	r2, #5
 8001660:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f022 0201 	bic.w	r2, r2, #1
 8001672:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
	...

08001684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	; 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800168e:	2300      	movs	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001692:	2300      	movs	r3, #0
 8001694:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001696:	2300      	movs	r3, #0
 8001698:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800169a:	2300      	movs	r3, #0
 800169c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800169e:	2300      	movs	r3, #0
 80016a0:	61fb      	str	r3, [r7, #28]
 80016a2:	e175      	b.n	8001990 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80016a4:	2201      	movs	r2, #1
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	4013      	ands	r3, r2
 80016b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	429a      	cmp	r2, r3
 80016be:	f040 8164 	bne.w	800198a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d00b      	beq.n	80016e2 <HAL_GPIO_Init+0x5e>
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d007      	beq.n	80016e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80016d6:	2b11      	cmp	r3, #17
 80016d8:	d003      	beq.n	80016e2 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2b12      	cmp	r3, #18
 80016e0:	d130      	bne.n	8001744 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	2203      	movs	r2, #3
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43db      	mvns	r3, r3
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4013      	ands	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001718:	2201      	movs	r2, #1
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	f003 0201 	and.w	r2, r3, #1
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4313      	orrs	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	2203      	movs	r2, #3
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4013      	ands	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	4313      	orrs	r3, r2
 800176c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	2b02      	cmp	r3, #2
 800177a:	d003      	beq.n	8001784 <HAL_GPIO_Init+0x100>
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	2b12      	cmp	r3, #18
 8001782:	d123      	bne.n	80017cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	08da      	lsrs	r2, r3, #3
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3208      	adds	r2, #8
 800178c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001790:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	f003 0307 	and.w	r3, r3, #7
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	220f      	movs	r2, #15
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	4013      	ands	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	691a      	ldr	r2, [r3, #16]
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	08da      	lsrs	r2, r3, #3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3208      	adds	r2, #8
 80017c6:	69b9      	ldr	r1, [r7, #24]
 80017c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	2203      	movs	r2, #3
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f003 0203 	and.w	r2, r3, #3
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001808:	2b00      	cmp	r3, #0
 800180a:	f000 80be 	beq.w	800198a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180e:	4b65      	ldr	r3, [pc, #404]	; (80019a4 <HAL_GPIO_Init+0x320>)
 8001810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001812:	4a64      	ldr	r2, [pc, #400]	; (80019a4 <HAL_GPIO_Init+0x320>)
 8001814:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001818:	6453      	str	r3, [r2, #68]	; 0x44
 800181a:	4b62      	ldr	r3, [pc, #392]	; (80019a4 <HAL_GPIO_Init+0x320>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001826:	4a60      	ldr	r2, [pc, #384]	; (80019a8 <HAL_GPIO_Init+0x324>)
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	089b      	lsrs	r3, r3, #2
 800182c:	3302      	adds	r3, #2
 800182e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001832:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f003 0303 	and.w	r3, r3, #3
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	220f      	movs	r2, #15
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4013      	ands	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a57      	ldr	r2, [pc, #348]	; (80019ac <HAL_GPIO_Init+0x328>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d037      	beq.n	80018c2 <HAL_GPIO_Init+0x23e>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a56      	ldr	r2, [pc, #344]	; (80019b0 <HAL_GPIO_Init+0x32c>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d031      	beq.n	80018be <HAL_GPIO_Init+0x23a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a55      	ldr	r2, [pc, #340]	; (80019b4 <HAL_GPIO_Init+0x330>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d02b      	beq.n	80018ba <HAL_GPIO_Init+0x236>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a54      	ldr	r2, [pc, #336]	; (80019b8 <HAL_GPIO_Init+0x334>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d025      	beq.n	80018b6 <HAL_GPIO_Init+0x232>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a53      	ldr	r2, [pc, #332]	; (80019bc <HAL_GPIO_Init+0x338>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d01f      	beq.n	80018b2 <HAL_GPIO_Init+0x22e>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a52      	ldr	r2, [pc, #328]	; (80019c0 <HAL_GPIO_Init+0x33c>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d019      	beq.n	80018ae <HAL_GPIO_Init+0x22a>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a51      	ldr	r2, [pc, #324]	; (80019c4 <HAL_GPIO_Init+0x340>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d013      	beq.n	80018aa <HAL_GPIO_Init+0x226>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a50      	ldr	r2, [pc, #320]	; (80019c8 <HAL_GPIO_Init+0x344>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d00d      	beq.n	80018a6 <HAL_GPIO_Init+0x222>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a4f      	ldr	r2, [pc, #316]	; (80019cc <HAL_GPIO_Init+0x348>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d007      	beq.n	80018a2 <HAL_GPIO_Init+0x21e>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a4e      	ldr	r2, [pc, #312]	; (80019d0 <HAL_GPIO_Init+0x34c>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d101      	bne.n	800189e <HAL_GPIO_Init+0x21a>
 800189a:	2309      	movs	r3, #9
 800189c:	e012      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 800189e:	230a      	movs	r3, #10
 80018a0:	e010      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018a2:	2308      	movs	r3, #8
 80018a4:	e00e      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018a6:	2307      	movs	r3, #7
 80018a8:	e00c      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018aa:	2306      	movs	r3, #6
 80018ac:	e00a      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018ae:	2305      	movs	r3, #5
 80018b0:	e008      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018b2:	2304      	movs	r3, #4
 80018b4:	e006      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018b6:	2303      	movs	r3, #3
 80018b8:	e004      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018ba:	2302      	movs	r3, #2
 80018bc:	e002      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <HAL_GPIO_Init+0x240>
 80018c2:	2300      	movs	r3, #0
 80018c4:	69fa      	ldr	r2, [r7, #28]
 80018c6:	f002 0203 	and.w	r2, r2, #3
 80018ca:	0092      	lsls	r2, r2, #2
 80018cc:	4093      	lsls	r3, r2
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80018d4:	4934      	ldr	r1, [pc, #208]	; (80019a8 <HAL_GPIO_Init+0x324>)
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	089b      	lsrs	r3, r3, #2
 80018da:	3302      	adds	r3, #2
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018e2:	4b3c      	ldr	r3, [pc, #240]	; (80019d4 <HAL_GPIO_Init+0x350>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	43db      	mvns	r3, r3
 80018ec:	69ba      	ldr	r2, [r7, #24]
 80018ee:	4013      	ands	r3, r2
 80018f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	4313      	orrs	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001906:	4a33      	ldr	r2, [pc, #204]	; (80019d4 <HAL_GPIO_Init+0x350>)
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800190c:	4b31      	ldr	r3, [pc, #196]	; (80019d4 <HAL_GPIO_Init+0x350>)
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	43db      	mvns	r3, r3
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4013      	ands	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	4313      	orrs	r3, r2
 800192e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001930:	4a28      	ldr	r2, [pc, #160]	; (80019d4 <HAL_GPIO_Init+0x350>)
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001936:	4b27      	ldr	r3, [pc, #156]	; (80019d4 <HAL_GPIO_Init+0x350>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	43db      	mvns	r3, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4013      	ands	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800194e:	2b00      	cmp	r3, #0
 8001950:	d003      	beq.n	800195a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	4313      	orrs	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800195a:	4a1e      	ldr	r2, [pc, #120]	; (80019d4 <HAL_GPIO_Init+0x350>)
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001960:	4b1c      	ldr	r3, [pc, #112]	; (80019d4 <HAL_GPIO_Init+0x350>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	43db      	mvns	r3, r3
 800196a:	69ba      	ldr	r2, [r7, #24]
 800196c:	4013      	ands	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d003      	beq.n	8001984 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	4313      	orrs	r3, r2
 8001982:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001984:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <HAL_GPIO_Init+0x350>)
 8001986:	69bb      	ldr	r3, [r7, #24]
 8001988:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	3301      	adds	r3, #1
 800198e:	61fb      	str	r3, [r7, #28]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	2b0f      	cmp	r3, #15
 8001994:	f67f ae86 	bls.w	80016a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001998:	bf00      	nop
 800199a:	3724      	adds	r7, #36	; 0x24
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40013800 	.word	0x40013800
 80019ac:	40020000 	.word	0x40020000
 80019b0:	40020400 	.word	0x40020400
 80019b4:	40020800 	.word	0x40020800
 80019b8:	40020c00 	.word	0x40020c00
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40021400 	.word	0x40021400
 80019c4:	40021800 	.word	0x40021800
 80019c8:	40021c00 	.word	0x40021c00
 80019cc:	40022000 	.word	0x40022000
 80019d0:	40022400 	.word	0x40022400
 80019d4:	40013c00 	.word	0x40013c00

080019d8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80019d8:	b480      	push	{r7}
 80019da:	b087      	sub	sp, #28
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 80019e2:	2300      	movs	r3, #0
 80019e4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80019ee:	2300      	movs	r3, #0
 80019f0:	617b      	str	r3, [r7, #20]
 80019f2:	e0d9      	b.n	8001ba8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80019f4:	2201      	movs	r2, #1
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	f040 80c9 	bne.w	8001ba2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8001a10:	4a6a      	ldr	r2, [pc, #424]	; (8001bbc <HAL_GPIO_DeInit+0x1e4>)
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	089b      	lsrs	r3, r3, #2
 8001a16:	3302      	adds	r3, #2
 8001a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1c:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f003 0303 	and.w	r3, r3, #3
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	220f      	movs	r2, #15
 8001a28:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2c:	68ba      	ldr	r2, [r7, #8]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a62      	ldr	r2, [pc, #392]	; (8001bc0 <HAL_GPIO_DeInit+0x1e8>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d037      	beq.n	8001aaa <HAL_GPIO_DeInit+0xd2>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a61      	ldr	r2, [pc, #388]	; (8001bc4 <HAL_GPIO_DeInit+0x1ec>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d031      	beq.n	8001aa6 <HAL_GPIO_DeInit+0xce>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a60      	ldr	r2, [pc, #384]	; (8001bc8 <HAL_GPIO_DeInit+0x1f0>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d02b      	beq.n	8001aa2 <HAL_GPIO_DeInit+0xca>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a5f      	ldr	r2, [pc, #380]	; (8001bcc <HAL_GPIO_DeInit+0x1f4>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d025      	beq.n	8001a9e <HAL_GPIO_DeInit+0xc6>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a5e      	ldr	r2, [pc, #376]	; (8001bd0 <HAL_GPIO_DeInit+0x1f8>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d01f      	beq.n	8001a9a <HAL_GPIO_DeInit+0xc2>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a5d      	ldr	r2, [pc, #372]	; (8001bd4 <HAL_GPIO_DeInit+0x1fc>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d019      	beq.n	8001a96 <HAL_GPIO_DeInit+0xbe>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a5c      	ldr	r2, [pc, #368]	; (8001bd8 <HAL_GPIO_DeInit+0x200>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d013      	beq.n	8001a92 <HAL_GPIO_DeInit+0xba>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a5b      	ldr	r2, [pc, #364]	; (8001bdc <HAL_GPIO_DeInit+0x204>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d00d      	beq.n	8001a8e <HAL_GPIO_DeInit+0xb6>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a5a      	ldr	r2, [pc, #360]	; (8001be0 <HAL_GPIO_DeInit+0x208>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d007      	beq.n	8001a8a <HAL_GPIO_DeInit+0xb2>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a59      	ldr	r2, [pc, #356]	; (8001be4 <HAL_GPIO_DeInit+0x20c>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d101      	bne.n	8001a86 <HAL_GPIO_DeInit+0xae>
 8001a82:	2309      	movs	r3, #9
 8001a84:	e012      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a86:	230a      	movs	r3, #10
 8001a88:	e010      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a8a:	2308      	movs	r3, #8
 8001a8c:	e00e      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a8e:	2307      	movs	r3, #7
 8001a90:	e00c      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a92:	2306      	movs	r3, #6
 8001a94:	e00a      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a96:	2305      	movs	r3, #5
 8001a98:	e008      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	e006      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e004      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	e002      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e000      	b.n	8001aac <HAL_GPIO_DeInit+0xd4>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	f002 0203 	and.w	r2, r2, #3
 8001ab2:	0092      	lsls	r2, r2, #2
 8001ab4:	4093      	lsls	r3, r2
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d132      	bne.n	8001b22 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001abc:	4b4a      	ldr	r3, [pc, #296]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	4948      	ldr	r1, [pc, #288]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001aca:	4b47      	ldr	r3, [pc, #284]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001acc:	685a      	ldr	r2, [r3, #4]
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	4945      	ldr	r1, [pc, #276]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001ad8:	4b43      	ldr	r3, [pc, #268]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	4941      	ldr	r1, [pc, #260]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001ae6:	4b40      	ldr	r3, [pc, #256]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001ae8:	68da      	ldr	r2, [r3, #12]
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	493e      	ldr	r1, [pc, #248]	; (8001be8 <HAL_GPIO_DeInit+0x210>)
 8001af0:	4013      	ands	r3, r2
 8001af2:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	f003 0303 	and.w	r3, r3, #3
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	220f      	movs	r2, #15
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8001b04:	4a2d      	ldr	r2, [pc, #180]	; (8001bbc <HAL_GPIO_DeInit+0x1e4>)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	089b      	lsrs	r3, r3, #2
 8001b0a:	3302      	adds	r3, #2
 8001b0c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	43da      	mvns	r2, r3
 8001b14:	4829      	ldr	r0, [pc, #164]	; (8001bbc <HAL_GPIO_DeInit+0x1e4>)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	2103      	movs	r1, #3
 8001b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b30:	43db      	mvns	r3, r3
 8001b32:	401a      	ands	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	08da      	lsrs	r2, r3, #3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3208      	adds	r2, #8
 8001b40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	220f      	movs	r2, #15
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	08d2      	lsrs	r2, r2, #3
 8001b58:	4019      	ands	r1, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	3208      	adds	r2, #8
 8001b5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	005b      	lsls	r3, r3, #1
 8001b6a:	2103      	movs	r1, #3
 8001b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	401a      	ands	r2, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685a      	ldr	r2, [r3, #4]
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	fa01 f303 	lsl.w	r3, r1, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	401a      	ands	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	2103      	movs	r1, #3
 8001b96:	fa01 f303 	lsl.w	r3, r1, r3
 8001b9a:	43db      	mvns	r3, r3
 8001b9c:	401a      	ands	r2, r3
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	2b0f      	cmp	r3, #15
 8001bac:	f67f af22 	bls.w	80019f4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001bb0:	bf00      	nop
 8001bb2:	371c      	adds	r7, #28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr
 8001bbc:	40013800 	.word	0x40013800
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40020400 	.word	0x40020400
 8001bc8:	40020800 	.word	0x40020800
 8001bcc:	40020c00 	.word	0x40020c00
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	40021400 	.word	0x40021400
 8001bd8:	40021800 	.word	0x40021800
 8001bdc:	40021c00 	.word	0x40021c00
 8001be0:	40022000 	.word	0x40022000
 8001be4:	40022400 	.word	0x40022400
 8001be8:	40013c00 	.word	0x40013c00

08001bec <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001bfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bfe:	6453      	str	r3, [r2, #68]	; 0x44
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->PMC, (uint32_t)ConfigFastModePlus);
 8001c0c:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8001c0e:	685a      	ldr	r2, [r3, #4]
 8001c10:	4905      	ldr	r1, [pc, #20]	; (8001c28 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
}
 8001c18:	bf00      	nop
 8001c1a:	3714      	adds	r7, #20
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr
 8001c24:	40023800 	.word	0x40023800
 8001c28:	40013800 	.word	0x40013800

08001c2c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c36:	4b23      	ldr	r3, [pc, #140]	; (8001cc4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3a:	4a22      	ldr	r2, [pc, #136]	; (8001cc4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c40:	6413      	str	r3, [r2, #64]	; 0x40
 8001c42:	4b20      	ldr	r3, [pc, #128]	; (8001cc4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4a:	603b      	str	r3, [r7, #0]
 8001c4c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001c4e:	4b1e      	ldr	r3, [pc, #120]	; (8001cc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a1d      	ldr	r2, [pc, #116]	; (8001cc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c58:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c5a:	f7ff fbb1 	bl	80013c0 <HAL_GetTick>
 8001c5e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c60:	e009      	b.n	8001c76 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c62:	f7ff fbad 	bl	80013c0 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c70:	d901      	bls.n	8001c76 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001c72:	2303      	movs	r3, #3
 8001c74:	e022      	b.n	8001cbc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001c76:	4b14      	ldr	r3, [pc, #80]	; (8001cc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c82:	d1ee      	bne.n	8001c62 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001c84:	4b10      	ldr	r3, [pc, #64]	; (8001cc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a0f      	ldr	r2, [pc, #60]	; (8001cc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001c8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c8e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c90:	f7ff fb96 	bl	80013c0 <HAL_GetTick>
 8001c94:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c96:	e009      	b.n	8001cac <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001c98:	f7ff fb92 	bl	80013c0 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ca6:	d901      	bls.n	8001cac <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	e007      	b.n	8001cbc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001cac:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001cb8:	d1ee      	bne.n	8001c98 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001cba:	2300      	movs	r3, #0
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	3708      	adds	r7, #8
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40007000 	.word	0x40007000

08001ccc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b086      	sub	sp, #24
 8001cd0:	af02      	add	r7, sp, #8
 8001cd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001cd4:	f7ff fb74 	bl	80013c0 <HAL_GetTick>
 8001cd8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e067      	b.n	8001db4 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d10b      	bne.n	8001d08 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f7fe fdcb 	bl	8000894 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001cfe:	f241 3188 	movw	r1, #5000	; 0x1388
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 fae8 	bl	80022d8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	3b01      	subs	r3, #1
 8001d18:	021a      	lsls	r2, r3, #8
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d26:	9300      	str	r3, [sp, #0]
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	2120      	movs	r1, #32
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f000 fae0 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001d38:	7afb      	ldrb	r3, [r7, #11]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d135      	bne.n	8001daa <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <HAL_QSPI_Init+0xf0>)
 8001d46:	4013      	ands	r3, r2
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	6852      	ldr	r2, [r2, #4]
 8001d4c:	0611      	lsls	r1, r2, #24
 8001d4e:	687a      	ldr	r2, [r7, #4]
 8001d50:	68d2      	ldr	r2, [r2, #12]
 8001d52:	4311      	orrs	r1, r2
 8001d54:	687a      	ldr	r2, [r7, #4]
 8001d56:	69d2      	ldr	r2, [r2, #28]
 8001d58:	4311      	orrs	r1, r2
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6a12      	ldr	r2, [r2, #32]
 8001d5e:	4311      	orrs	r1, r2
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	6812      	ldr	r2, [r2, #0]
 8001d64:	430b      	orrs	r3, r1
 8001d66:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <HAL_QSPI_Init+0xf4>)
 8001d70:	4013      	ands	r3, r2
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	6912      	ldr	r2, [r2, #16]
 8001d76:	0411      	lsls	r1, r2, #16
 8001d78:	687a      	ldr	r2, [r7, #4]
 8001d7a:	6952      	ldr	r2, [r2, #20]
 8001d7c:	4311      	orrs	r1, r2
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6992      	ldr	r2, [r2, #24]
 8001d82:	4311      	orrs	r1, r2
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6812      	ldr	r2, [r2, #0]
 8001d88:	430b      	orrs	r3, r1
 8001d8a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8001db2:	7afb      	ldrb	r3, [r7, #11]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3710      	adds	r7, #16
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	00ffff2f 	.word	0x00ffff2f
 8001dc0:	ffe0f8fe 	.word	0xffe0f8fe

08001dc4 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e016      	b.n	8001e04 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	681a      	ldr	r2, [r3, #0]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f022 0201 	bic.w	r2, r2, #1
 8001de4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7fe fdda 	bl	80009a0 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2200      	movs	r2, #0
 8001df0:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2200      	movs	r2, #0
 8001df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3708      	adds	r7, #8
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b088      	sub	sp, #32
 8001e10:	af02      	add	r7, sp, #8
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001e18:	f7ff fad2 	bl	80013c0 <HAL_GetTick>
 8001e1c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d101      	bne.n	8001e2e <HAL_QSPI_Command+0x22>
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	e048      	b.n	8001ec0 <HAL_QSPI_Command+0xb4>
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d137      	bne.n	8001eb2 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2200      	movs	r2, #0
 8001e46:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2202      	movs	r2, #2
 8001e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	2200      	movs	r2, #0
 8001e58:	2120      	movs	r1, #32
 8001e5a:	68f8      	ldr	r0, [r7, #12]
 8001e5c:	f000 fa4a 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 8001e60:	4603      	mov	r3, r0
 8001e62:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8001e64:	7dfb      	ldrb	r3, [r7, #23]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d125      	bne.n	8001eb6 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	f000 fa77 	bl	8002362 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8001e74:	68bb      	ldr	r3, [r7, #8]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d115      	bne.n	8001ea8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	2201      	movs	r2, #1
 8001e84:	2102      	movs	r1, #2
 8001e86:	68f8      	ldr	r0, [r7, #12]
 8001e88:	f000 fa34 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8001e90:	7dfb      	ldrb	r3, [r7, #23]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10f      	bne.n	8001eb6 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001ea6:	e006      	b.n	8001eb6 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001eb0:	e001      	b.n	8001eb6 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3718      	adds	r7, #24
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b08a      	sub	sp, #40	; 0x28
 8001ecc:	af02      	add	r7, sp, #8
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001ed8:	f7ff fa72 	bl	80013c0 <HAL_GetTick>
 8001edc:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	3320      	adds	r3, #32
 8001ee4:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d101      	bne.n	8001ef6 <HAL_QSPI_Transmit+0x2e>
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	e076      	b.n	8001fe4 <HAL_QSPI_Transmit+0x11c>
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d165      	bne.n	8001fd6 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d056      	beq.n	8001fc4 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2212      	movs	r2, #18
 8001f1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	1c5a      	adds	r2, r3, #1
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	1c5a      	adds	r2, r3, #1
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	695a      	ldr	r2, [r3, #20]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8001f4a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8001f4c:	e01b      	b.n	8001f86 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	9300      	str	r3, [sp, #0]
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	2201      	movs	r2, #1
 8001f56:	2104      	movs	r1, #4
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	f000 f9cb 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8001f62:	7ffb      	ldrb	r3, [r7, #31]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d113      	bne.n	8001f90 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6c:	781a      	ldrb	r2, [r3, #0]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f80:	1e5a      	subs	r2, r3, #1
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d1df      	bne.n	8001f4e <HAL_QSPI_Transmit+0x86>
 8001f8e:	e000      	b.n	8001f92 <HAL_QSPI_Transmit+0xca>
          break;
 8001f90:	bf00      	nop
      }

      if (status == HAL_OK)
 8001f92:	7ffb      	ldrb	r3, [r7, #31]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d110      	bne.n	8001fba <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	2102      	movs	r1, #2
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f000 f9a6 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8001fac:	7ffb      	ldrb	r3, [r7, #31]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d103      	bne.n	8001fba <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001fc2:	e00a      	b.n	8001fda <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc8:	f043 0208 	orr.w	r2, r3, #8
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	77fb      	strb	r3, [r7, #31]
 8001fd4:	e001      	b.n	8001fda <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8001fe2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	3720      	adds	r7, #32
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b08a      	sub	sp, #40	; 0x28
 8001ff0:	af02      	add	r7, sp, #8
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8001ffc:	f7ff f9e0 	bl	80013c0 <HAL_GetTick>
 8002000:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	3320      	adds	r3, #32
 8002010:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b01      	cmp	r3, #1
 800201c:	d101      	bne.n	8002022 <HAL_QSPI_Receive+0x36>
 800201e:	2302      	movs	r3, #2
 8002020:	e07d      	b.n	800211e <HAL_QSPI_Receive+0x132>
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	2201      	movs	r2, #1
 8002026:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002030:	b2db      	uxtb	r3, r3
 8002032:	2b01      	cmp	r3, #1
 8002034:	d16c      	bne.n	8002110 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	2200      	movs	r2, #0
 800203a:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d05d      	beq.n	80020fe <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2222      	movs	r2, #34	; 0x22
 8002046:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	1c5a      	adds	r2, r3, #1
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	1c5a      	adds	r2, r3, #1
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	68ba      	ldr	r2, [r7, #8]
 8002066:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800207a:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8002084:	e01c      	b.n	80020c0 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	9300      	str	r3, [sp, #0]
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	2201      	movs	r2, #1
 800208e:	2106      	movs	r1, #6
 8002090:	68f8      	ldr	r0, [r7, #12]
 8002092:	f000 f92f 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 8002096:	4603      	mov	r3, r0
 8002098:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800209a:	7ffb      	ldrb	r3, [r7, #31]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d114      	bne.n	80020ca <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	7812      	ldrb	r2, [r2, #0]
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b0:	1c5a      	adds	r2, r3, #1
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ba:	1e5a      	subs	r2, r3, #1
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1de      	bne.n	8002086 <HAL_QSPI_Receive+0x9a>
 80020c8:	e000      	b.n	80020cc <HAL_QSPI_Receive+0xe0>
          break;
 80020ca:	bf00      	nop
      }

      if (status == HAL_OK)
 80020cc:	7ffb      	ldrb	r3, [r7, #31]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d110      	bne.n	80020f4 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	69bb      	ldr	r3, [r7, #24]
 80020d8:	2201      	movs	r2, #1
 80020da:	2102      	movs	r1, #2
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 f909 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 80020e2:	4603      	mov	r3, r0
 80020e4:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 80020e6:	7ffb      	ldrb	r3, [r7, #31]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d103      	bne.n	80020f4 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2202      	movs	r2, #2
 80020f2:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80020fc:	e00a      	b.n	8002114 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002102:	f043 0208 	orr.w	r2, r3, #8
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	77fb      	strb	r3, [r7, #31]
 800210e:	e001      	b.n	8002114 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002110:	2302      	movs	r3, #2
 8002112:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2200      	movs	r2, #0
 8002118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800211c:	7ffb      	ldrb	r3, [r7, #31]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3720      	adds	r7, #32
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b088      	sub	sp, #32
 800212a:	af02      	add	r7, sp, #8
 800212c:	60f8      	str	r0, [r7, #12]
 800212e:	60b9      	str	r1, [r7, #8]
 8002130:	607a      	str	r2, [r7, #4]
 8002132:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002134:	f7ff f944 	bl	80013c0 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b01      	cmp	r3, #1
 8002144:	d101      	bne.n	800214a <HAL_QSPI_AutoPolling+0x24>
 8002146:	2302      	movs	r3, #2
 8002148:	e060      	b.n	800220c <HAL_QSPI_AutoPolling+0xe6>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2201      	movs	r2, #1
 800214e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b01      	cmp	r3, #1
 800215c:	d14f      	bne.n	80021fe <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2200      	movs	r2, #0
 8002162:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2242      	movs	r2, #66	; 0x42
 8002168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	2200      	movs	r2, #0
 8002174:	2120      	movs	r1, #32
 8002176:	68f8      	ldr	r0, [r7, #12]
 8002178:	f000 f8bc 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 800217c:	4603      	mov	r3, r0
 800217e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8002180:	7dfb      	ldrb	r3, [r7, #23]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d13d      	bne.n	8002202 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	6812      	ldr	r2, [r2, #0]
 800218e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	6852      	ldr	r2, [r2, #4]
 8002198:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	6892      	ldr	r2, [r2, #8]
 80021a2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	431a      	orrs	r2, r3
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80021bc:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80021c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021ca:	68b9      	ldr	r1, [r7, #8]
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	f000 f8c8 	bl	8002362 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	9300      	str	r3, [sp, #0]
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	2201      	movs	r2, #1
 80021da:	2108      	movs	r1, #8
 80021dc:	68f8      	ldr	r0, [r7, #12]
 80021de:	f000 f889 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 80021e2:	4603      	mov	r3, r0
 80021e4:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 80021e6:	7dfb      	ldrb	r3, [r7, #23]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d10a      	bne.n	8002202 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2208      	movs	r2, #8
 80021f2:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80021fc:	e001      	b.n	8002202 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80021fe:	2302      	movs	r3, #2
 8002200:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 800220a:	7dfb      	ldrb	r3, [r7, #23]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af02      	add	r7, sp, #8
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002220:	f7ff f8ce 	bl	80013c0 <HAL_GetTick>
 8002224:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800222c:	b2db      	uxtb	r3, r3
 800222e:	2b01      	cmp	r3, #1
 8002230:	d101      	bne.n	8002236 <HAL_QSPI_MemoryMapped+0x22>
 8002232:	2302      	movs	r3, #2
 8002234:	e04c      	b.n	80022d0 <HAL_QSPI_MemoryMapped+0xbc>
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	2201      	movs	r2, #1
 800223a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b01      	cmp	r3, #1
 8002248:	d13b      	bne.n	80022c2 <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2200      	movs	r2, #0
 800224e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2282      	movs	r2, #130	; 0x82
 8002254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	2200      	movs	r2, #0
 8002262:	2120      	movs	r1, #32
 8002264:	68f8      	ldr	r0, [r7, #12]
 8002266:	f000 f845 	bl	80022f4 <QSPI_WaitFlagStateUntilTimeout>
 800226a:	4603      	mov	r3, r0
 800226c:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800226e:	7dfb      	ldrb	r3, [r7, #23]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d128      	bne.n	80022c6 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 0108 	bic.w	r1, r3, #8
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685a      	ldr	r2, [r3, #4]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	430a      	orrs	r2, r1
 8002288:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b08      	cmp	r3, #8
 8002290:	d110      	bne.n	80022b4 <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	687a      	ldr	r2, [r7, #4]
 8002298:	6812      	ldr	r2, [r2, #0]
 800229a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2210      	movs	r2, #16
 80022a2:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80022b2:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 80022b4:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 80022b8:	68b9      	ldr	r1, [r7, #8]
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 f851 	bl	8002362 <QSPI_Config>
 80022c0:	e001      	b.n	80022c6 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 80022c2:	2302      	movs	r3, #2
 80022c4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80022ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	649a      	str	r2, [r3, #72]	; 0x48
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	60b9      	str	r1, [r7, #8]
 80022fe:	603b      	str	r3, [r7, #0]
 8002300:	4613      	mov	r3, r2
 8002302:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002304:	e01a      	b.n	800233c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800230c:	d016      	beq.n	800233c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800230e:	f7ff f857 	bl	80013c0 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	69ba      	ldr	r2, [r7, #24]
 800231a:	429a      	cmp	r2, r3
 800231c:	d302      	bcc.n	8002324 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10b      	bne.n	800233c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2204      	movs	r2, #4
 8002328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002330:	f043 0201 	orr.w	r2, r3, #1
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e00e      	b.n	800235a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689a      	ldr	r2, [r3, #8]
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	4013      	ands	r3, r2
 8002346:	2b00      	cmp	r3, #0
 8002348:	bf14      	ite	ne
 800234a:	2301      	movne	r3, #1
 800234c:	2300      	moveq	r3, #0
 800234e:	b2db      	uxtb	r3, r3
 8002350:	461a      	mov	r2, r3
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	429a      	cmp	r2, r3
 8002356:	d1d6      	bne.n	8002306 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8002362:	b480      	push	{r7}
 8002364:	b085      	sub	sp, #20
 8002366:	af00      	add	r7, sp, #0
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002372:	2b00      	cmp	r3, #0
 8002374:	d009      	beq.n	800238a <QSPI_Config+0x28>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800237c:	d005      	beq.n	800238a <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	3a01      	subs	r2, #1
 8002388:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 80b9 	beq.w	8002506 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	6a1b      	ldr	r3, [r3, #32]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d05f      	beq.n	800245c <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	6892      	ldr	r2, [r2, #8]
 80023a4:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d031      	beq.n	8002412 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	431a      	orrs	r2, r3
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023bc:	431a      	orrs	r2, r3
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c2:	431a      	orrs	r2, r3
 80023c4:	68bb      	ldr	r3, [r7, #8]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	049b      	lsls	r3, r3, #18
 80023ca:	431a      	orrs	r2, r3
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	431a      	orrs	r2, r3
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	431a      	orrs	r2, r3
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	431a      	orrs	r2, r3
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	69db      	ldr	r3, [r3, #28]
 80023e2:	431a      	orrs	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	431a      	orrs	r2, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	ea42 0103 	orr.w	r1, r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	430a      	orrs	r2, r1
 80023fa:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002402:	f000 812e 	beq.w	8002662 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	68ba      	ldr	r2, [r7, #8]
 800240c:	6852      	ldr	r2, [r2, #4]
 800240e:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8002410:	e127      	b.n	8002662 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	431a      	orrs	r2, r3
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002420:	431a      	orrs	r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002426:	431a      	orrs	r2, r3
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	695b      	ldr	r3, [r3, #20]
 800242c:	049b      	lsls	r3, r3, #18
 800242e:	431a      	orrs	r2, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	431a      	orrs	r2, r3
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	431a      	orrs	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	69db      	ldr	r3, [r3, #28]
 8002440:	431a      	orrs	r2, r3
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	431a      	orrs	r2, r3
 8002448:	68bb      	ldr	r3, [r7, #8]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	ea42 0103 	orr.w	r1, r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	430a      	orrs	r2, r1
 8002458:	615a      	str	r2, [r3, #20]
}
 800245a:	e102      	b.n	8002662 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d02e      	beq.n	80024c2 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	431a      	orrs	r2, r3
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002472:	431a      	orrs	r2, r3
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002478:	431a      	orrs	r2, r3
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	049b      	lsls	r3, r3, #18
 8002480:	431a      	orrs	r2, r3
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	431a      	orrs	r2, r3
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	431a      	orrs	r2, r3
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	431a      	orrs	r2, r3
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	431a      	orrs	r2, r3
 800249a:	68bb      	ldr	r3, [r7, #8]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	ea42 0103 	orr.w	r1, r2, r3
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80024b2:	f000 80d6 	beq.w	8002662 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68ba      	ldr	r2, [r7, #8]
 80024bc:	6852      	ldr	r2, [r2, #4]
 80024be:	619a      	str	r2, [r3, #24]
}
 80024c0:	e0cf      	b.n	8002662 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	431a      	orrs	r2, r3
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d0:	431a      	orrs	r2, r3
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	431a      	orrs	r2, r3
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	049b      	lsls	r3, r3, #18
 80024de:	431a      	orrs	r2, r3
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	431a      	orrs	r2, r3
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	431a      	orrs	r2, r3
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	431a      	orrs	r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	ea42 0103 	orr.w	r1, r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	430a      	orrs	r2, r1
 8002502:	615a      	str	r2, [r3, #20]
}
 8002504:	e0ad      	b.n	8002662 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d058      	beq.n	80025c0 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	6892      	ldr	r2, [r2, #8]
 8002516:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	69db      	ldr	r3, [r3, #28]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d02d      	beq.n	800257c <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002528:	431a      	orrs	r2, r3
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800252e:	431a      	orrs	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002534:	431a      	orrs	r2, r3
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	695b      	ldr	r3, [r3, #20]
 800253a:	049b      	lsls	r3, r3, #18
 800253c:	431a      	orrs	r2, r3
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	431a      	orrs	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	431a      	orrs	r2, r3
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	431a      	orrs	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	431a      	orrs	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	ea42 0103 	orr.w	r1, r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	430a      	orrs	r2, r1
 8002566:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800256e:	d078      	beq.n	8002662 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68ba      	ldr	r2, [r7, #8]
 8002576:	6852      	ldr	r2, [r2, #4]
 8002578:	619a      	str	r2, [r3, #24]
}
 800257a:	e072      	b.n	8002662 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002584:	431a      	orrs	r2, r3
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800258a:	431a      	orrs	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002590:	431a      	orrs	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	695b      	ldr	r3, [r3, #20]
 8002596:	049b      	lsls	r3, r3, #18
 8002598:	431a      	orrs	r2, r3
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	431a      	orrs	r2, r3
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	431a      	orrs	r2, r3
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	431a      	orrs	r2, r3
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	ea42 0103 	orr.w	r1, r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	615a      	str	r2, [r3, #20]
}
 80025be:	e050      	b.n	8002662 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d02a      	beq.n	800261e <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d0:	431a      	orrs	r2, r3
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025d6:	431a      	orrs	r2, r3
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	431a      	orrs	r2, r3
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	695b      	ldr	r3, [r3, #20]
 80025e2:	049b      	lsls	r3, r3, #18
 80025e4:	431a      	orrs	r2, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	431a      	orrs	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	68db      	ldr	r3, [r3, #12]
 80025f0:	431a      	orrs	r2, r3
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	431a      	orrs	r2, r3
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	ea42 0103 	orr.w	r1, r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	687a      	ldr	r2, [r7, #4]
 8002606:	430a      	orrs	r2, r1
 8002608:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8002610:	d027      	beq.n	8002662 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	68ba      	ldr	r2, [r7, #8]
 8002618:	6852      	ldr	r2, [r2, #4]
 800261a:	619a      	str	r2, [r3, #24]
}
 800261c:	e021      	b.n	8002662 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002622:	2b00      	cmp	r3, #0
 8002624:	d01d      	beq.n	8002662 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262e:	431a      	orrs	r2, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002634:	431a      	orrs	r2, r3
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263a:	431a      	orrs	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	049b      	lsls	r3, r3, #18
 8002642:	431a      	orrs	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	431a      	orrs	r2, r3
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	431a      	orrs	r2, r3
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	ea42 0103 	orr.w	r1, r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	430a      	orrs	r2, r1
 8002660:	615a      	str	r2, [r3, #20]
}
 8002662:	bf00      	nop
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
	...

08002670 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002678:	2300      	movs	r3, #0
 800267a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e29b      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 8087 	beq.w	80027a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002694:	4b96      	ldr	r3, [pc, #600]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f003 030c 	and.w	r3, r3, #12
 800269c:	2b04      	cmp	r3, #4
 800269e:	d00c      	beq.n	80026ba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80026a0:	4b93      	ldr	r3, [pc, #588]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 030c 	and.w	r3, r3, #12
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d112      	bne.n	80026d2 <HAL_RCC_OscConfig+0x62>
 80026ac:	4b90      	ldr	r3, [pc, #576]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80026b8:	d10b      	bne.n	80026d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ba:	4b8d      	ldr	r3, [pc, #564]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d06c      	beq.n	80027a0 <HAL_RCC_OscConfig+0x130>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d168      	bne.n	80027a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e275      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026da:	d106      	bne.n	80026ea <HAL_RCC_OscConfig+0x7a>
 80026dc:	4b84      	ldr	r3, [pc, #528]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a83      	ldr	r2, [pc, #524]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	e02e      	b.n	8002748 <HAL_RCC_OscConfig+0xd8>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d10c      	bne.n	800270c <HAL_RCC_OscConfig+0x9c>
 80026f2:	4b7f      	ldr	r3, [pc, #508]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a7e      	ldr	r2, [pc, #504]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80026f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026fc:	6013      	str	r3, [r2, #0]
 80026fe:	4b7c      	ldr	r3, [pc, #496]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a7b      	ldr	r2, [pc, #492]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002704:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002708:	6013      	str	r3, [r2, #0]
 800270a:	e01d      	b.n	8002748 <HAL_RCC_OscConfig+0xd8>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002714:	d10c      	bne.n	8002730 <HAL_RCC_OscConfig+0xc0>
 8002716:	4b76      	ldr	r3, [pc, #472]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a75      	ldr	r2, [pc, #468]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800271c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	4b73      	ldr	r3, [pc, #460]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a72      	ldr	r2, [pc, #456]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800272c:	6013      	str	r3, [r2, #0]
 800272e:	e00b      	b.n	8002748 <HAL_RCC_OscConfig+0xd8>
 8002730:	4b6f      	ldr	r3, [pc, #444]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a6e      	ldr	r2, [pc, #440]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800273a:	6013      	str	r3, [r2, #0]
 800273c:	4b6c      	ldr	r3, [pc, #432]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a6b      	ldr	r2, [pc, #428]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002742:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d013      	beq.n	8002778 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002750:	f7fe fe36 	bl	80013c0 <HAL_GetTick>
 8002754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002756:	e008      	b.n	800276a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002758:	f7fe fe32 	bl	80013c0 <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	693b      	ldr	r3, [r7, #16]
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	2b64      	cmp	r3, #100	; 0x64
 8002764:	d901      	bls.n	800276a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002766:	2303      	movs	r3, #3
 8002768:	e229      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800276a:	4b61      	ldr	r3, [pc, #388]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0f0      	beq.n	8002758 <HAL_RCC_OscConfig+0xe8>
 8002776:	e014      	b.n	80027a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002778:	f7fe fe22 	bl	80013c0 <HAL_GetTick>
 800277c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800277e:	e008      	b.n	8002792 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002780:	f7fe fe1e 	bl	80013c0 <HAL_GetTick>
 8002784:	4602      	mov	r2, r0
 8002786:	693b      	ldr	r3, [r7, #16]
 8002788:	1ad3      	subs	r3, r2, r3
 800278a:	2b64      	cmp	r3, #100	; 0x64
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e215      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002792:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f0      	bne.n	8002780 <HAL_RCC_OscConfig+0x110>
 800279e:	e000      	b.n	80027a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0302 	and.w	r3, r3, #2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d069      	beq.n	8002882 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80027ae:	4b50      	ldr	r3, [pc, #320]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f003 030c 	and.w	r3, r3, #12
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00b      	beq.n	80027d2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80027ba:	4b4d      	ldr	r3, [pc, #308]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	d11c      	bne.n	8002800 <HAL_RCC_OscConfig+0x190>
 80027c6:	4b4a      	ldr	r3, [pc, #296]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d116      	bne.n	8002800 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027d2:	4b47      	ldr	r3, [pc, #284]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d005      	beq.n	80027ea <HAL_RCC_OscConfig+0x17a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	2b01      	cmp	r3, #1
 80027e4:	d001      	beq.n	80027ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e1e9      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ea:	4b41      	ldr	r3, [pc, #260]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	691b      	ldr	r3, [r3, #16]
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	493d      	ldr	r1, [pc, #244]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80027fa:	4313      	orrs	r3, r2
 80027fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027fe:	e040      	b.n	8002882 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d023      	beq.n	8002850 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002808:	4b39      	ldr	r3, [pc, #228]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a38      	ldr	r2, [pc, #224]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800280e:	f043 0301 	orr.w	r3, r3, #1
 8002812:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002814:	f7fe fdd4 	bl	80013c0 <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800281c:	f7fe fdd0 	bl	80013c0 <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e1c7      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800282e:	4b30      	ldr	r3, [pc, #192]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d0f0      	beq.n	800281c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800283a:	4b2d      	ldr	r3, [pc, #180]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	00db      	lsls	r3, r3, #3
 8002848:	4929      	ldr	r1, [pc, #164]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800284a:	4313      	orrs	r3, r2
 800284c:	600b      	str	r3, [r1, #0]
 800284e:	e018      	b.n	8002882 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002850:	4b27      	ldr	r3, [pc, #156]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a26      	ldr	r2, [pc, #152]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002856:	f023 0301 	bic.w	r3, r3, #1
 800285a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285c:	f7fe fdb0 	bl	80013c0 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002864:	f7fe fdac 	bl	80013c0 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e1a3      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002876:	4b1e      	ldr	r3, [pc, #120]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0302 	and.w	r3, r3, #2
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0308 	and.w	r3, r3, #8
 800288a:	2b00      	cmp	r3, #0
 800288c:	d038      	beq.n	8002900 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d019      	beq.n	80028ca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002896:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 8002898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800289a:	4a15      	ldr	r2, [pc, #84]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 800289c:	f043 0301 	orr.w	r3, r3, #1
 80028a0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028a2:	f7fe fd8d 	bl	80013c0 <HAL_GetTick>
 80028a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028a8:	e008      	b.n	80028bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028aa:	f7fe fd89 	bl	80013c0 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	2b02      	cmp	r3, #2
 80028b6:	d901      	bls.n	80028bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80028b8:	2303      	movs	r3, #3
 80028ba:	e180      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028bc:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80028be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c0:	f003 0302 	and.w	r3, r3, #2
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d0f0      	beq.n	80028aa <HAL_RCC_OscConfig+0x23a>
 80028c8:	e01a      	b.n	8002900 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028ca:	4b09      	ldr	r3, [pc, #36]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80028cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ce:	4a08      	ldr	r2, [pc, #32]	; (80028f0 <HAL_RCC_OscConfig+0x280>)
 80028d0:	f023 0301 	bic.w	r3, r3, #1
 80028d4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d6:	f7fe fd73 	bl	80013c0 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028dc:	e00a      	b.n	80028f4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028de:	f7fe fd6f 	bl	80013c0 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d903      	bls.n	80028f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e166      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
 80028f0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80028f4:	4b92      	ldr	r3, [pc, #584]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80028f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028f8:	f003 0302 	and.w	r3, r3, #2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1ee      	bne.n	80028de <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	f000 80a4 	beq.w	8002a56 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800290e:	4b8c      	ldr	r3, [pc, #560]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d10d      	bne.n	8002936 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800291a:	4b89      	ldr	r3, [pc, #548]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291e:	4a88      	ldr	r2, [pc, #544]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002924:	6413      	str	r3, [r2, #64]	; 0x40
 8002926:	4b86      	ldr	r3, [pc, #536]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292e:	60bb      	str	r3, [r7, #8]
 8002930:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002932:	2301      	movs	r3, #1
 8002934:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002936:	4b83      	ldr	r3, [pc, #524]	; (8002b44 <HAL_RCC_OscConfig+0x4d4>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800293e:	2b00      	cmp	r3, #0
 8002940:	d118      	bne.n	8002974 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002942:	4b80      	ldr	r3, [pc, #512]	; (8002b44 <HAL_RCC_OscConfig+0x4d4>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a7f      	ldr	r2, [pc, #508]	; (8002b44 <HAL_RCC_OscConfig+0x4d4>)
 8002948:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800294c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800294e:	f7fe fd37 	bl	80013c0 <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002954:	e008      	b.n	8002968 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002956:	f7fe fd33 	bl	80013c0 <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b64      	cmp	r3, #100	; 0x64
 8002962:	d901      	bls.n	8002968 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e12a      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002968:	4b76      	ldr	r3, [pc, #472]	; (8002b44 <HAL_RCC_OscConfig+0x4d4>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002970:	2b00      	cmp	r3, #0
 8002972:	d0f0      	beq.n	8002956 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d106      	bne.n	800298a <HAL_RCC_OscConfig+0x31a>
 800297c:	4b70      	ldr	r3, [pc, #448]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 800297e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002980:	4a6f      	ldr	r2, [pc, #444]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002982:	f043 0301 	orr.w	r3, r3, #1
 8002986:	6713      	str	r3, [r2, #112]	; 0x70
 8002988:	e02d      	b.n	80029e6 <HAL_RCC_OscConfig+0x376>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10c      	bne.n	80029ac <HAL_RCC_OscConfig+0x33c>
 8002992:	4b6b      	ldr	r3, [pc, #428]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002996:	4a6a      	ldr	r2, [pc, #424]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002998:	f023 0301 	bic.w	r3, r3, #1
 800299c:	6713      	str	r3, [r2, #112]	; 0x70
 800299e:	4b68      	ldr	r3, [pc, #416]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a2:	4a67      	ldr	r2, [pc, #412]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029a4:	f023 0304 	bic.w	r3, r3, #4
 80029a8:	6713      	str	r3, [r2, #112]	; 0x70
 80029aa:	e01c      	b.n	80029e6 <HAL_RCC_OscConfig+0x376>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	2b05      	cmp	r3, #5
 80029b2:	d10c      	bne.n	80029ce <HAL_RCC_OscConfig+0x35e>
 80029b4:	4b62      	ldr	r3, [pc, #392]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b8:	4a61      	ldr	r2, [pc, #388]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029ba:	f043 0304 	orr.w	r3, r3, #4
 80029be:	6713      	str	r3, [r2, #112]	; 0x70
 80029c0:	4b5f      	ldr	r3, [pc, #380]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029c4:	4a5e      	ldr	r2, [pc, #376]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029c6:	f043 0301 	orr.w	r3, r3, #1
 80029ca:	6713      	str	r3, [r2, #112]	; 0x70
 80029cc:	e00b      	b.n	80029e6 <HAL_RCC_OscConfig+0x376>
 80029ce:	4b5c      	ldr	r3, [pc, #368]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029d2:	4a5b      	ldr	r2, [pc, #364]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029d4:	f023 0301 	bic.w	r3, r3, #1
 80029d8:	6713      	str	r3, [r2, #112]	; 0x70
 80029da:	4b59      	ldr	r3, [pc, #356]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029de:	4a58      	ldr	r2, [pc, #352]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 80029e0:	f023 0304 	bic.w	r3, r3, #4
 80029e4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d015      	beq.n	8002a1a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ee:	f7fe fce7 	bl	80013c0 <HAL_GetTick>
 80029f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f4:	e00a      	b.n	8002a0c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029f6:	f7fe fce3 	bl	80013c0 <HAL_GetTick>
 80029fa:	4602      	mov	r2, r0
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	1ad3      	subs	r3, r2, r3
 8002a00:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e0d8      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a0c:	4b4c      	ldr	r3, [pc, #304]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d0ee      	beq.n	80029f6 <HAL_RCC_OscConfig+0x386>
 8002a18:	e014      	b.n	8002a44 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1a:	f7fe fcd1 	bl	80013c0 <HAL_GetTick>
 8002a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a20:	e00a      	b.n	8002a38 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a22:	f7fe fccd 	bl	80013c0 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	693b      	ldr	r3, [r7, #16]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e0c2      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a38:	4b41      	ldr	r3, [pc, #260]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a3c:	f003 0302 	and.w	r3, r3, #2
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1ee      	bne.n	8002a22 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a44:	7dfb      	ldrb	r3, [r7, #23]
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d105      	bne.n	8002a56 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4a:	4b3d      	ldr	r3, [pc, #244]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	4a3c      	ldr	r2, [pc, #240]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f000 80ae 	beq.w	8002bbc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a60:	4b37      	ldr	r3, [pc, #220]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f003 030c 	and.w	r3, r3, #12
 8002a68:	2b08      	cmp	r3, #8
 8002a6a:	d06d      	beq.n	8002b48 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	699b      	ldr	r3, [r3, #24]
 8002a70:	2b02      	cmp	r3, #2
 8002a72:	d14b      	bne.n	8002b0c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a74:	4b32      	ldr	r3, [pc, #200]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a31      	ldr	r2, [pc, #196]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a80:	f7fe fc9e 	bl	80013c0 <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a86:	e008      	b.n	8002a9a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a88:	f7fe fc9a 	bl	80013c0 <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d901      	bls.n	8002a9a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002a96:	2303      	movs	r3, #3
 8002a98:	e091      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a9a:	4b29      	ldr	r3, [pc, #164]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f0      	bne.n	8002a88 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	69da      	ldr	r2, [r3, #28]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a1b      	ldr	r3, [r3, #32]
 8002aae:	431a      	orrs	r2, r3
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab4:	019b      	lsls	r3, r3, #6
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abc:	085b      	lsrs	r3, r3, #1
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	041b      	lsls	r3, r3, #16
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac8:	061b      	lsls	r3, r3, #24
 8002aca:	431a      	orrs	r2, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad0:	071b      	lsls	r3, r3, #28
 8002ad2:	491b      	ldr	r1, [pc, #108]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ad8:	4b19      	ldr	r3, [pc, #100]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a18      	ldr	r2, [pc, #96]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002ade:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002ae2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae4:	f7fe fc6c 	bl	80013c0 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002aea:	e008      	b.n	8002afe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aec:	f7fe fc68 	bl	80013c0 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	2b02      	cmp	r3, #2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e05f      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002afe:	4b10      	ldr	r3, [pc, #64]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0f0      	beq.n	8002aec <HAL_RCC_OscConfig+0x47c>
 8002b0a:	e057      	b.n	8002bbc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0b      	ldr	r2, [pc, #44]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002b12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b18:	f7fe fc52 	bl	80013c0 <HAL_GetTick>
 8002b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b1e:	e008      	b.n	8002b32 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b20:	f7fe fc4e 	bl	80013c0 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d901      	bls.n	8002b32 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002b2e:	2303      	movs	r3, #3
 8002b30:	e045      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b32:	4b03      	ldr	r3, [pc, #12]	; (8002b40 <HAL_RCC_OscConfig+0x4d0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d1f0      	bne.n	8002b20 <HAL_RCC_OscConfig+0x4b0>
 8002b3e:	e03d      	b.n	8002bbc <HAL_RCC_OscConfig+0x54c>
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002b48:	4b1f      	ldr	r3, [pc, #124]	; (8002bc8 <HAL_RCC_OscConfig+0x558>)
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d030      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d129      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d122      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002b78:	4013      	ands	r3, r2
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002b7e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d119      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8e:	085b      	lsrs	r3, r3, #1
 8002b90:	3b01      	subs	r3, #1
 8002b92:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d10f      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d107      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d001      	beq.n	8002bbc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e000      	b.n	8002bbe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3718      	adds	r7, #24
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023800 	.word	0x40023800

08002bcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d101      	bne.n	8002be4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002be0:	2301      	movs	r3, #1
 8002be2:	e0d0      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002be4:	4b6a      	ldr	r3, [pc, #424]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 030f 	and.w	r3, r3, #15
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d910      	bls.n	8002c14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf2:	4b67      	ldr	r3, [pc, #412]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f023 020f 	bic.w	r2, r3, #15
 8002bfa:	4965      	ldr	r1, [pc, #404]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c02:	4b63      	ldr	r3, [pc, #396]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 030f 	and.w	r3, r3, #15
 8002c0a:	683a      	ldr	r2, [r7, #0]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d001      	beq.n	8002c14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0b8      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f003 0302 	and.w	r3, r3, #2
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d020      	beq.n	8002c62 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d005      	beq.n	8002c38 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c2c:	4b59      	ldr	r3, [pc, #356]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	4a58      	ldr	r2, [pc, #352]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d005      	beq.n	8002c50 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c44:	4b53      	ldr	r3, [pc, #332]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	4a52      	ldr	r2, [pc, #328]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c4e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c50:	4b50      	ldr	r3, [pc, #320]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	494d      	ldr	r1, [pc, #308]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d040      	beq.n	8002cf0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d107      	bne.n	8002c86 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c76:	4b47      	ldr	r3, [pc, #284]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d115      	bne.n	8002cae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e07f      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d107      	bne.n	8002c9e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c8e:	4b41      	ldr	r3, [pc, #260]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d109      	bne.n	8002cae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e073      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c9e:	4b3d      	ldr	r3, [pc, #244]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	e06b      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cae:	4b39      	ldr	r3, [pc, #228]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f023 0203 	bic.w	r2, r3, #3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	4936      	ldr	r1, [pc, #216]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cc0:	f7fe fb7e 	bl	80013c0 <HAL_GetTick>
 8002cc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc8:	f7fe fb7a 	bl	80013c0 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e053      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cde:	4b2d      	ldr	r3, [pc, #180]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 020c 	and.w	r2, r3, #12
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	429a      	cmp	r2, r3
 8002cee:	d1eb      	bne.n	8002cc8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002cf0:	4b27      	ldr	r3, [pc, #156]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 030f 	and.w	r3, r3, #15
 8002cf8:	683a      	ldr	r2, [r7, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d210      	bcs.n	8002d20 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfe:	4b24      	ldr	r3, [pc, #144]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 020f 	bic.w	r2, r3, #15
 8002d06:	4922      	ldr	r1, [pc, #136]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0e:	4b20      	ldr	r3, [pc, #128]	; (8002d90 <HAL_RCC_ClockConfig+0x1c4>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	683a      	ldr	r2, [r7, #0]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e032      	b.n	8002d86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d008      	beq.n	8002d3e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d2c:	4b19      	ldr	r3, [pc, #100]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	4916      	ldr	r1, [pc, #88]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0308 	and.w	r3, r3, #8
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d009      	beq.n	8002d5e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d4a:	4b12      	ldr	r3, [pc, #72]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	490e      	ldr	r1, [pc, #56]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002d5e:	f000 f821 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8002d62:	4601      	mov	r1, r0
 8002d64:	4b0b      	ldr	r3, [pc, #44]	; (8002d94 <HAL_RCC_ClockConfig+0x1c8>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	091b      	lsrs	r3, r3, #4
 8002d6a:	f003 030f 	and.w	r3, r3, #15
 8002d6e:	4a0a      	ldr	r2, [pc, #40]	; (8002d98 <HAL_RCC_ClockConfig+0x1cc>)
 8002d70:	5cd3      	ldrb	r3, [r2, r3]
 8002d72:	fa21 f303 	lsr.w	r3, r1, r3
 8002d76:	4a09      	ldr	r2, [pc, #36]	; (8002d9c <HAL_RCC_ClockConfig+0x1d0>)
 8002d78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002d7a:	4b09      	ldr	r3, [pc, #36]	; (8002da0 <HAL_RCC_ClockConfig+0x1d4>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7fe fada 	bl	8001338 <HAL_InitTick>

  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	40023c00 	.word	0x40023c00
 8002d94:	40023800 	.word	0x40023800
 8002d98:	08004468 	.word	0x08004468
 8002d9c:	20000000 	.word	0x20000000
 8002da0:	20000004 	.word	0x20000004

08002da4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002daa:	2300      	movs	r3, #0
 8002dac:	607b      	str	r3, [r7, #4]
 8002dae:	2300      	movs	r3, #0
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	2300      	movs	r3, #0
 8002db4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dba:	4b50      	ldr	r3, [pc, #320]	; (8002efc <HAL_RCC_GetSysClockFreq+0x158>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f003 030c 	and.w	r3, r3, #12
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d007      	beq.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x32>
 8002dc6:	2b08      	cmp	r3, #8
 8002dc8:	d008      	beq.n	8002ddc <HAL_RCC_GetSysClockFreq+0x38>
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	f040 808d 	bne.w	8002eea <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dd0:	4b4b      	ldr	r3, [pc, #300]	; (8002f00 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002dd2:	60bb      	str	r3, [r7, #8]
      break;
 8002dd4:	e08c      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002dd6:	4b4b      	ldr	r3, [pc, #300]	; (8002f04 <HAL_RCC_GetSysClockFreq+0x160>)
 8002dd8:	60bb      	str	r3, [r7, #8]
      break;
 8002dda:	e089      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ddc:	4b47      	ldr	r3, [pc, #284]	; (8002efc <HAL_RCC_GetSysClockFreq+0x158>)
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002de4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002de6:	4b45      	ldr	r3, [pc, #276]	; (8002efc <HAL_RCC_GetSysClockFreq+0x158>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d023      	beq.n	8002e3a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002df2:	4b42      	ldr	r3, [pc, #264]	; (8002efc <HAL_RCC_GetSysClockFreq+0x158>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	099b      	lsrs	r3, r3, #6
 8002df8:	f04f 0400 	mov.w	r4, #0
 8002dfc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	ea03 0501 	and.w	r5, r3, r1
 8002e08:	ea04 0602 	and.w	r6, r4, r2
 8002e0c:	4a3d      	ldr	r2, [pc, #244]	; (8002f04 <HAL_RCC_GetSysClockFreq+0x160>)
 8002e0e:	fb02 f106 	mul.w	r1, r2, r6
 8002e12:	2200      	movs	r2, #0
 8002e14:	fb02 f205 	mul.w	r2, r2, r5
 8002e18:	440a      	add	r2, r1
 8002e1a:	493a      	ldr	r1, [pc, #232]	; (8002f04 <HAL_RCC_GetSysClockFreq+0x160>)
 8002e1c:	fba5 0101 	umull	r0, r1, r5, r1
 8002e20:	1853      	adds	r3, r2, r1
 8002e22:	4619      	mov	r1, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f04f 0400 	mov.w	r4, #0
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	4623      	mov	r3, r4
 8002e2e:	f7fd fa03 	bl	8000238 <__aeabi_uldivmod>
 8002e32:	4603      	mov	r3, r0
 8002e34:	460c      	mov	r4, r1
 8002e36:	60fb      	str	r3, [r7, #12]
 8002e38:	e049      	b.n	8002ece <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e3a:	4b30      	ldr	r3, [pc, #192]	; (8002efc <HAL_RCC_GetSysClockFreq+0x158>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	099b      	lsrs	r3, r3, #6
 8002e40:	f04f 0400 	mov.w	r4, #0
 8002e44:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	ea03 0501 	and.w	r5, r3, r1
 8002e50:	ea04 0602 	and.w	r6, r4, r2
 8002e54:	4629      	mov	r1, r5
 8002e56:	4632      	mov	r2, r6
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	f04f 0400 	mov.w	r4, #0
 8002e60:	0154      	lsls	r4, r2, #5
 8002e62:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002e66:	014b      	lsls	r3, r1, #5
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4622      	mov	r2, r4
 8002e6c:	1b49      	subs	r1, r1, r5
 8002e6e:	eb62 0206 	sbc.w	r2, r2, r6
 8002e72:	f04f 0300 	mov.w	r3, #0
 8002e76:	f04f 0400 	mov.w	r4, #0
 8002e7a:	0194      	lsls	r4, r2, #6
 8002e7c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002e80:	018b      	lsls	r3, r1, #6
 8002e82:	1a5b      	subs	r3, r3, r1
 8002e84:	eb64 0402 	sbc.w	r4, r4, r2
 8002e88:	f04f 0100 	mov.w	r1, #0
 8002e8c:	f04f 0200 	mov.w	r2, #0
 8002e90:	00e2      	lsls	r2, r4, #3
 8002e92:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002e96:	00d9      	lsls	r1, r3, #3
 8002e98:	460b      	mov	r3, r1
 8002e9a:	4614      	mov	r4, r2
 8002e9c:	195b      	adds	r3, r3, r5
 8002e9e:	eb44 0406 	adc.w	r4, r4, r6
 8002ea2:	f04f 0100 	mov.w	r1, #0
 8002ea6:	f04f 0200 	mov.w	r2, #0
 8002eaa:	02a2      	lsls	r2, r4, #10
 8002eac:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002eb0:	0299      	lsls	r1, r3, #10
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	4614      	mov	r4, r2
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	4621      	mov	r1, r4
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f04f 0400 	mov.w	r4, #0
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	4623      	mov	r3, r4
 8002ec4:	f7fd f9b8 	bl	8000238 <__aeabi_uldivmod>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	460c      	mov	r4, r1
 8002ecc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002ece:	4b0b      	ldr	r3, [pc, #44]	; (8002efc <HAL_RCC_GetSysClockFreq+0x158>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	0c1b      	lsrs	r3, r3, #16
 8002ed4:	f003 0303 	and.w	r3, r3, #3
 8002ed8:	3301      	adds	r3, #1
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee6:	60bb      	str	r3, [r7, #8]
      break;
 8002ee8:	e002      	b.n	8002ef0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002eea:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <HAL_RCC_GetSysClockFreq+0x15c>)
 8002eec:	60bb      	str	r3, [r7, #8]
      break;
 8002eee:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ef0:	68bb      	ldr	r3, [r7, #8]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40023800 	.word	0x40023800
 8002f00:	00f42400 	.word	0x00f42400
 8002f04:	017d7840 	.word	0x017d7840

08002f08 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f0c:	4b03      	ldr	r3, [pc, #12]	; (8002f1c <HAL_RCC_GetHCLKFreq+0x14>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	20000000 	.word	0x20000000

08002f20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f24:	f7ff fff0 	bl	8002f08 <HAL_RCC_GetHCLKFreq>
 8002f28:	4601      	mov	r1, r0
 8002f2a:	4b05      	ldr	r3, [pc, #20]	; (8002f40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	0a9b      	lsrs	r3, r3, #10
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	4a03      	ldr	r2, [pc, #12]	; (8002f44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f36:	5cd3      	ldrb	r3, [r2, r3]
 8002f38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40023800 	.word	0x40023800
 8002f44:	08004478 	.word	0x08004478

08002f48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f4c:	f7ff ffdc 	bl	8002f08 <HAL_RCC_GetHCLKFreq>
 8002f50:	4601      	mov	r1, r0
 8002f52:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	0b5b      	lsrs	r3, r3, #13
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	4a03      	ldr	r2, [pc, #12]	; (8002f6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f5e:	5cd3      	ldrb	r3, [r2, r3]
 8002f60:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	40023800 	.word	0x40023800
 8002f6c:	08004478 	.word	0x08004478

08002f70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f80:	2300      	movs	r3, #0
 8002f82:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0301 	and.w	r3, r3, #1
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d012      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f98:	4b69      	ldr	r3, [pc, #420]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	4a68      	ldr	r2, [pc, #416]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f9e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002fa2:	6093      	str	r3, [r2, #8]
 8002fa4:	4b66      	ldr	r3, [pc, #408]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fac:	4964      	ldr	r1, [pc, #400]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d101      	bne.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d017      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fca:	4b5d      	ldr	r3, [pc, #372]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd8:	4959      	ldr	r1, [pc, #356]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fda:	4313      	orrs	r3, r2
 8002fdc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fe4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fe8:	d101      	bne.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002fea:	2301      	movs	r3, #1
 8002fec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d101      	bne.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d017      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003006:	4b4e      	ldr	r3, [pc, #312]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003008:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800300c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003014:	494a      	ldr	r1, [pc, #296]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003016:	4313      	orrs	r3, r2
 8003018:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003020:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003024:	d101      	bne.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003026:	2301      	movs	r3, #1
 8003028:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003032:	2301      	movs	r3, #1
 8003034:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003042:	2301      	movs	r3, #1
 8003044:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0320 	and.w	r3, r3, #32
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 808b 	beq.w	800316a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003054:	4b3a      	ldr	r3, [pc, #232]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	4a39      	ldr	r2, [pc, #228]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800305a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800305e:	6413      	str	r3, [r2, #64]	; 0x40
 8003060:	4b37      	ldr	r3, [pc, #220]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003064:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003068:	60bb      	str	r3, [r7, #8]
 800306a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800306c:	4b35      	ldr	r3, [pc, #212]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a34      	ldr	r2, [pc, #208]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003078:	f7fe f9a2 	bl	80013c0 <HAL_GetTick>
 800307c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800307e:	e008      	b.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003080:	f7fe f99e 	bl	80013c0 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	697b      	ldr	r3, [r7, #20]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b64      	cmp	r3, #100	; 0x64
 800308c:	d901      	bls.n	8003092 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e38d      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003092:	4b2c      	ldr	r3, [pc, #176]	; (8003144 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0f0      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800309e:	4b28      	ldr	r3, [pc, #160]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030a6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d035      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80030b6:	693a      	ldr	r2, [r7, #16]
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d02e      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80030bc:	4b20      	ldr	r3, [pc, #128]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030c6:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030ca:	4a1d      	ldr	r2, [pc, #116]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030d0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030d2:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030d6:	4a1a      	ldr	r2, [pc, #104]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80030de:	4a18      	ldr	r2, [pc, #96]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030e4:	4b16      	ldr	r3, [pc, #88]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030e8:	f003 0301 	and.w	r3, r3, #1
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d114      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f0:	f7fe f966 	bl	80013c0 <HAL_GetTick>
 80030f4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030f6:	e00a      	b.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030f8:	f7fe f962 	bl	80013c0 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	f241 3288 	movw	r2, #5000	; 0x1388
 8003106:	4293      	cmp	r3, r2
 8003108:	d901      	bls.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e34f      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800310e:	4b0c      	ldr	r3, [pc, #48]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d0ee      	beq.n	80030f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800311e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003122:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003126:	d111      	bne.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003128:	4b05      	ldr	r3, [pc, #20]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003134:	4b04      	ldr	r3, [pc, #16]	; (8003148 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003136:	400b      	ands	r3, r1
 8003138:	4901      	ldr	r1, [pc, #4]	; (8003140 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800313a:	4313      	orrs	r3, r2
 800313c:	608b      	str	r3, [r1, #8]
 800313e:	e00b      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003140:	40023800 	.word	0x40023800
 8003144:	40007000 	.word	0x40007000
 8003148:	0ffffcff 	.word	0x0ffffcff
 800314c:	4bb3      	ldr	r3, [pc, #716]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800314e:	689b      	ldr	r3, [r3, #8]
 8003150:	4ab2      	ldr	r2, [pc, #712]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003152:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003156:	6093      	str	r3, [r2, #8]
 8003158:	4bb0      	ldr	r3, [pc, #704]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800315a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003164:	49ad      	ldr	r1, [pc, #692]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003166:	4313      	orrs	r3, r2
 8003168:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0310 	and.w	r3, r3, #16
 8003172:	2b00      	cmp	r3, #0
 8003174:	d010      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003176:	4ba9      	ldr	r3, [pc, #676]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003178:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800317c:	4aa7      	ldr	r2, [pc, #668]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800317e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003182:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003186:	4ba5      	ldr	r3, [pc, #660]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003188:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003190:	49a2      	ldr	r1, [pc, #648]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003192:	4313      	orrs	r3, r2
 8003194:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d00a      	beq.n	80031ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80031a4:	4b9d      	ldr	r3, [pc, #628]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80031b2:	499a      	ldr	r1, [pc, #616]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00a      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031c6:	4b95      	ldr	r3, [pc, #596]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80031d4:	4991      	ldr	r1, [pc, #580]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031d6:	4313      	orrs	r3, r2
 80031d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d00a      	beq.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031e8:	4b8c      	ldr	r3, [pc, #560]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031f6:	4989      	ldr	r1, [pc, #548]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00a      	beq.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800320a:	4b84      	ldr	r3, [pc, #528]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800320c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003210:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003218:	4980      	ldr	r1, [pc, #512]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800321a:	4313      	orrs	r3, r2
 800321c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003228:	2b00      	cmp	r3, #0
 800322a:	d00a      	beq.n	8003242 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800322c:	4b7b      	ldr	r3, [pc, #492]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003232:	f023 0203 	bic.w	r2, r3, #3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323a:	4978      	ldr	r1, [pc, #480]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800323c:	4313      	orrs	r3, r2
 800323e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00a      	beq.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800324e:	4b73      	ldr	r3, [pc, #460]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003250:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003254:	f023 020c 	bic.w	r2, r3, #12
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800325c:	496f      	ldr	r1, [pc, #444]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800325e:	4313      	orrs	r3, r2
 8003260:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800326c:	2b00      	cmp	r3, #0
 800326e:	d00a      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003270:	4b6a      	ldr	r3, [pc, #424]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003276:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800327e:	4967      	ldr	r1, [pc, #412]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003280:	4313      	orrs	r3, r2
 8003282:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00a      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003292:	4b62      	ldr	r3, [pc, #392]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003294:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003298:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032a0:	495e      	ldr	r1, [pc, #376]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00a      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032b4:	4b59      	ldr	r3, [pc, #356]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c2:	4956      	ldr	r1, [pc, #344]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80032d6:	4b51      	ldr	r3, [pc, #324]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e4:	494d      	ldr	r1, [pc, #308]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00a      	beq.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80032f8:	4b48      	ldr	r3, [pc, #288]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80032fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003306:	4945      	ldr	r1, [pc, #276]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003308:	4313      	orrs	r3, r2
 800330a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00a      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800331a:	4b40      	ldr	r3, [pc, #256]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800331c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003320:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003328:	493c      	ldr	r1, [pc, #240]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d00a      	beq.n	8003352 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800333c:	4b37      	ldr	r3, [pc, #220]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800333e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003342:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800334a:	4934      	ldr	r1, [pc, #208]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800334c:	4313      	orrs	r3, r2
 800334e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d011      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800335e:	4b2f      	ldr	r3, [pc, #188]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8003360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003364:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800336c:	492b      	ldr	r1, [pc, #172]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800336e:	4313      	orrs	r3, r2
 8003370:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003378:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800337c:	d101      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800337e:	2301      	movs	r3, #1
 8003380:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800338e:	2301      	movs	r3, #1
 8003390:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00a      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800339e:	4b1f      	ldr	r3, [pc, #124]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033a4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033ac:	491b      	ldr	r1, [pc, #108]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00b      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033c0:	4b16      	ldr	r3, [pc, #88]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033c6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80033d0:	4912      	ldr	r1, [pc, #72]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00b      	beq.n	80033fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80033e4:	4b0d      	ldr	r3, [pc, #52]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033ea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033f4:	4909      	ldr	r1, [pc, #36]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d00f      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003408:	4b04      	ldr	r3, [pc, #16]	; (800341c <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800340a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800340e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003418:	e002      	b.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800
 8003420:	4985      	ldr	r1, [pc, #532]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003422:	4313      	orrs	r3, r2
 8003424:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00b      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003434:	4b80      	ldr	r3, [pc, #512]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800343a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003444:	497c      	ldr	r1, [pc, #496]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003446:	4313      	orrs	r3, r2
 8003448:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d005      	beq.n	800345e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800345a:	f040 80d6 	bne.w	800360a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800345e:	4b76      	ldr	r3, [pc, #472]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a75      	ldr	r2, [pc, #468]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003464:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003468:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800346a:	f7fd ffa9 	bl	80013c0 <HAL_GetTick>
 800346e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003470:	e008      	b.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003472:	f7fd ffa5 	bl	80013c0 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	2b64      	cmp	r3, #100	; 0x64
 800347e:	d901      	bls.n	8003484 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003480:	2303      	movs	r3, #3
 8003482:	e194      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003484:	4b6c      	ldr	r3, [pc, #432]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d1f0      	bne.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	2b00      	cmp	r3, #0
 800349a:	d021      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d11d      	bne.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034a4:	4b64      	ldr	r3, [pc, #400]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80034a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034aa:	0c1b      	lsrs	r3, r3, #16
 80034ac:	f003 0303 	and.w	r3, r3, #3
 80034b0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80034b2:	4b61      	ldr	r3, [pc, #388]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80034b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80034b8:	0e1b      	lsrs	r3, r3, #24
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	019a      	lsls	r2, r3, #6
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	041b      	lsls	r3, r3, #16
 80034ca:	431a      	orrs	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	061b      	lsls	r3, r3, #24
 80034d0:	431a      	orrs	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	071b      	lsls	r3, r3, #28
 80034d8:	4957      	ldr	r1, [pc, #348]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d004      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034f4:	d00a      	beq.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d02e      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003506:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800350a:	d129      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800350c:	4b4a      	ldr	r3, [pc, #296]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800350e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003512:	0c1b      	lsrs	r3, r3, #16
 8003514:	f003 0303 	and.w	r3, r3, #3
 8003518:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800351a:	4b47      	ldr	r3, [pc, #284]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800351c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003520:	0f1b      	lsrs	r3, r3, #28
 8003522:	f003 0307 	and.w	r3, r3, #7
 8003526:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	019a      	lsls	r2, r3, #6
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	041b      	lsls	r3, r3, #16
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	061b      	lsls	r3, r3, #24
 800353a:	431a      	orrs	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	071b      	lsls	r3, r3, #28
 8003540:	493d      	ldr	r1, [pc, #244]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003542:	4313      	orrs	r3, r2
 8003544:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003548:	4b3b      	ldr	r3, [pc, #236]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800354a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800354e:	f023 021f 	bic.w	r2, r3, #31
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003556:	3b01      	subs	r3, #1
 8003558:	4937      	ldr	r1, [pc, #220]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d01d      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800356c:	4b32      	ldr	r3, [pc, #200]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800356e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003572:	0e1b      	lsrs	r3, r3, #24
 8003574:	f003 030f 	and.w	r3, r3, #15
 8003578:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800357a:	4b2f      	ldr	r3, [pc, #188]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800357c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003580:	0f1b      	lsrs	r3, r3, #28
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	019a      	lsls	r2, r3, #6
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	041b      	lsls	r3, r3, #16
 8003594:	431a      	orrs	r2, r3
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	061b      	lsls	r3, r3, #24
 800359a:	431a      	orrs	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	071b      	lsls	r3, r3, #28
 80035a0:	4925      	ldr	r1, [pc, #148]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d011      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	019a      	lsls	r2, r3, #6
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	041b      	lsls	r3, r3, #16
 80035c0:	431a      	orrs	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
 80035c6:	061b      	lsls	r3, r3, #24
 80035c8:	431a      	orrs	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	071b      	lsls	r3, r3, #28
 80035d0:	4919      	ldr	r1, [pc, #100]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80035d2:	4313      	orrs	r3, r2
 80035d4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035d8:	4b17      	ldr	r3, [pc, #92]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a16      	ldr	r2, [pc, #88]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80035de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80035e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035e4:	f7fd feec 	bl	80013c0 <HAL_GetTick>
 80035e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035ea:	e008      	b.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035ec:	f7fd fee8 	bl	80013c0 <HAL_GetTick>
 80035f0:	4602      	mov	r2, r0
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	1ad3      	subs	r3, r2, r3
 80035f6:	2b64      	cmp	r3, #100	; 0x64
 80035f8:	d901      	bls.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e0d7      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035fe:	4b0e      	ldr	r3, [pc, #56]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d0f0      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	2b01      	cmp	r3, #1
 800360e:	f040 80cd 	bne.w	80037ac <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003612:	4b09      	ldr	r3, [pc, #36]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a08      	ldr	r2, [pc, #32]	; (8003638 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8003618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800361c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800361e:	f7fd fecf 	bl	80013c0 <HAL_GetTick>
 8003622:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003624:	e00a      	b.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003626:	f7fd fecb 	bl	80013c0 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b64      	cmp	r3, #100	; 0x64
 8003632:	d903      	bls.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e0ba      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8003638:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800363c:	4b5e      	ldr	r3, [pc, #376]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003644:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003648:	d0ed      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800365a:	2b00      	cmp	r3, #0
 800365c:	d009      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003666:	2b00      	cmp	r3, #0
 8003668:	d02e      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366e:	2b00      	cmp	r3, #0
 8003670:	d12a      	bne.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003672:	4b51      	ldr	r3, [pc, #324]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003678:	0c1b      	lsrs	r3, r3, #16
 800367a:	f003 0303 	and.w	r3, r3, #3
 800367e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003680:	4b4d      	ldr	r3, [pc, #308]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003686:	0f1b      	lsrs	r3, r3, #28
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	019a      	lsls	r2, r3, #6
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	041b      	lsls	r3, r3, #16
 8003698:	431a      	orrs	r2, r3
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	061b      	lsls	r3, r3, #24
 80036a0:	431a      	orrs	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	071b      	lsls	r3, r3, #28
 80036a6:	4944      	ldr	r1, [pc, #272]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80036a8:	4313      	orrs	r3, r2
 80036aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80036ae:	4b42      	ldr	r3, [pc, #264]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80036b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036b4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036bc:	3b01      	subs	r3, #1
 80036be:	021b      	lsls	r3, r3, #8
 80036c0:	493d      	ldr	r1, [pc, #244]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d022      	beq.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80036d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036dc:	d11d      	bne.n	800371a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80036de:	4b36      	ldr	r3, [pc, #216]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80036e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e4:	0e1b      	lsrs	r3, r3, #24
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036ec:	4b32      	ldr	r3, [pc, #200]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80036ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036f2:	0f1b      	lsrs	r3, r3, #28
 80036f4:	f003 0307 	and.w	r3, r3, #7
 80036f8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	019a      	lsls	r2, r3, #6
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	041b      	lsls	r3, r3, #16
 8003706:	431a      	orrs	r2, r3
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	061b      	lsls	r3, r3, #24
 800370c:	431a      	orrs	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	071b      	lsls	r3, r3, #28
 8003712:	4929      	ldr	r1, [pc, #164]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003714:	4313      	orrs	r3, r2
 8003716:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b00      	cmp	r3, #0
 8003724:	d028      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003726:	4b24      	ldr	r3, [pc, #144]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003728:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800372c:	0e1b      	lsrs	r3, r3, #24
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003734:	4b20      	ldr	r3, [pc, #128]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800373a:	0c1b      	lsrs	r3, r3, #16
 800373c:	f003 0303 	and.w	r3, r3, #3
 8003740:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	019a      	lsls	r2, r3, #6
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	041b      	lsls	r3, r3, #16
 800374c:	431a      	orrs	r2, r3
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	061b      	lsls	r3, r3, #24
 8003752:	431a      	orrs	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	071b      	lsls	r3, r3, #28
 800375a:	4917      	ldr	r1, [pc, #92]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800375c:	4313      	orrs	r3, r2
 800375e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003762:	4b15      	ldr	r3, [pc, #84]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003768:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	4911      	ldr	r1, [pc, #68]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8003772:	4313      	orrs	r3, r2
 8003774:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003778:	4b0f      	ldr	r3, [pc, #60]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a0e      	ldr	r2, [pc, #56]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800377e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003782:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003784:	f7fd fe1c 	bl	80013c0 <HAL_GetTick>
 8003788:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800378a:	e008      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800378c:	f7fd fe18 	bl	80013c0 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	2b64      	cmp	r3, #100	; 0x64
 8003798:	d901      	bls.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e007      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800379e:	4b06      	ldr	r3, [pc, #24]	; (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037aa:	d1ef      	bne.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	40023800 	.word	0x40023800

080037bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d101      	bne.n	80037ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e040      	b.n	8003850 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d106      	bne.n	80037e4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037de:	6878      	ldr	r0, [r7, #4]
 80037e0:	f7fd fd28 	bl	8001234 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2224      	movs	r2, #36	; 0x24
 80037e8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0201 	bic.w	r2, r2, #1
 80037f8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f990 	bl	8003b20 <UART_SetConfig>
 8003800:	4603      	mov	r3, r0
 8003802:	2b01      	cmp	r3, #1
 8003804:	d101      	bne.n	800380a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e022      	b.n	8003850 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	2b00      	cmp	r3, #0
 8003810:	d002      	beq.n	8003818 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f000 fc2e 	bl	8004074 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685a      	ldr	r2, [r3, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003826:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003836:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 fcb5 	bl	80041b8 <UART_CheckIdleState>
 800384e:	4603      	mov	r3, r0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	69db      	ldr	r3, [r3, #28]
 8003866:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003878:	69fa      	ldr	r2, [r7, #28]
 800387a:	f640 030f 	movw	r3, #2063	; 0x80f
 800387e:	4013      	ands	r3, r2
 8003880:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d113      	bne.n	80038b0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	f003 0320 	and.w	r3, r3, #32
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00e      	beq.n	80038b0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	f003 0320 	and.w	r3, r3, #32
 8003898:	2b00      	cmp	r3, #0
 800389a:	d009      	beq.n	80038b0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8114 	beq.w	8003ace <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	4798      	blx	r3
      }
      return;
 80038ae:	e10e      	b.n	8003ace <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 80d6 	beq.w	8003a64 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d105      	bne.n	80038ce <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80038c2:	69bb      	ldr	r3, [r7, #24]
 80038c4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	f000 80cb 	beq.w	8003a64 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00e      	beq.n	80038f6 <HAL_UART_IRQHandler+0x9e>
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d009      	beq.n	80038f6 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2201      	movs	r2, #1
 80038e8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038ee:	f043 0201 	orr.w	r2, r3, #1
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00e      	beq.n	800391e <HAL_UART_IRQHandler+0xc6>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d009      	beq.n	800391e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2202      	movs	r2, #2
 8003910:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003916:	f043 0204 	orr.w	r2, r3, #4
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	f003 0304 	and.w	r3, r3, #4
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00e      	beq.n	8003946 <HAL_UART_IRQHandler+0xee>
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d009      	beq.n	8003946 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2204      	movs	r2, #4
 8003938:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800393e:	f043 0202 	orr.w	r2, r3, #2
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	f003 0308 	and.w	r3, r3, #8
 800394c:	2b00      	cmp	r3, #0
 800394e:	d013      	beq.n	8003978 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003950:	69bb      	ldr	r3, [r7, #24]
 8003952:	f003 0320 	and.w	r3, r3, #32
 8003956:	2b00      	cmp	r3, #0
 8003958:	d104      	bne.n	8003964 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800395a:	697b      	ldr	r3, [r7, #20]
 800395c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003960:	2b00      	cmp	r3, #0
 8003962:	d009      	beq.n	8003978 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2208      	movs	r2, #8
 800396a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003970:	f043 0208 	orr.w	r2, r3, #8
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003978:	69fb      	ldr	r3, [r7, #28]
 800397a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00f      	beq.n	80039a2 <HAL_UART_IRQHandler+0x14a>
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00a      	beq.n	80039a2 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003994:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800399a:	f043 0220 	orr.w	r2, r3, #32
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	f000 8093 	beq.w	8003ad2 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	f003 0320 	and.w	r3, r3, #32
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00c      	beq.n	80039d0 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	f003 0320 	and.w	r3, r3, #32
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d007      	beq.n	80039d0 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d003      	beq.n	80039d0 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039d4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039e0:	2b40      	cmp	r3, #64	; 0x40
 80039e2:	d004      	beq.n	80039ee <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d031      	beq.n	8003a52 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f000 fca2 	bl	8004338 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fe:	2b40      	cmp	r3, #64	; 0x40
 8003a00:	d123      	bne.n	8003a4a <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a10:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d013      	beq.n	8003a42 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a1e:	4a30      	ldr	r2, [pc, #192]	; (8003ae0 <HAL_UART_IRQHandler+0x288>)
 8003a20:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7fd fe09 	bl	800163e <HAL_DMA_Abort_IT>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d016      	beq.n	8003a60 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8003a3c:	4610      	mov	r0, r2
 8003a3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a40:	e00e      	b.n	8003a60 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	f000 f858 	bl	8003af8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a48:	e00a      	b.n	8003a60 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f854 	bl	8003af8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a50:	e006      	b.n	8003a60 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f850 	bl	8003af8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8003a5e:	e038      	b.n	8003ad2 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a60:	bf00      	nop
    return;
 8003a62:	e036      	b.n	8003ad2 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d00d      	beq.n	8003a8a <HAL_UART_IRQHandler+0x232>
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003a80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f842 	bl	8003b0c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003a88:	e026      	b.n	8003ad8 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00d      	beq.n	8003ab0 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d008      	beq.n	8003ab0 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d017      	beq.n	8003ad6 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003aaa:	6878      	ldr	r0, [r7, #4]
 8003aac:	4798      	blx	r3
    }
    return;
 8003aae:	e012      	b.n	8003ad6 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00e      	beq.n	8003ad8 <HAL_UART_IRQHandler+0x280>
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d009      	beq.n	8003ad8 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f000 fc6d 	bl	80043a4 <UART_EndTransmit_IT>
    return;
 8003aca:	bf00      	nop
 8003acc:	e004      	b.n	8003ad8 <HAL_UART_IRQHandler+0x280>
      return;
 8003ace:	bf00      	nop
 8003ad0:	e002      	b.n	8003ad8 <HAL_UART_IRQHandler+0x280>
    return;
 8003ad2:	bf00      	nop
 8003ad4:	e000      	b.n	8003ad8 <HAL_UART_IRQHandler+0x280>
    return;
 8003ad6:	bf00      	nop
  }

}
 8003ad8:	3720      	adds	r7, #32
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	08004379 	.word	0x08004379

08003ae4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr

08003b20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b088      	sub	sp, #32
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689a      	ldr	r2, [r3, #8]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	69db      	ldr	r3, [r3, #28]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	4bb1      	ldr	r3, [pc, #708]	; (8003e14 <UART_SetConfig+0x2f4>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6812      	ldr	r2, [r2, #0]
 8003b56:	6939      	ldr	r1, [r7, #16]
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68da      	ldr	r2, [r3, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	699b      	ldr	r3, [r3, #24]
 8003b76:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	693a      	ldr	r2, [r7, #16]
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a9f      	ldr	r2, [pc, #636]	; (8003e18 <UART_SetConfig+0x2f8>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d121      	bne.n	8003be4 <UART_SetConfig+0xc4>
 8003ba0:	4b9e      	ldr	r3, [pc, #632]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba6:	f003 0303 	and.w	r3, r3, #3
 8003baa:	2b03      	cmp	r3, #3
 8003bac:	d816      	bhi.n	8003bdc <UART_SetConfig+0xbc>
 8003bae:	a201      	add	r2, pc, #4	; (adr r2, 8003bb4 <UART_SetConfig+0x94>)
 8003bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bb4:	08003bc5 	.word	0x08003bc5
 8003bb8:	08003bd1 	.word	0x08003bd1
 8003bbc:	08003bcb 	.word	0x08003bcb
 8003bc0:	08003bd7 	.word	0x08003bd7
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	77fb      	strb	r3, [r7, #31]
 8003bc8:	e151      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003bca:	2302      	movs	r3, #2
 8003bcc:	77fb      	strb	r3, [r7, #31]
 8003bce:	e14e      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003bd0:	2304      	movs	r3, #4
 8003bd2:	77fb      	strb	r3, [r7, #31]
 8003bd4:	e14b      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003bd6:	2308      	movs	r3, #8
 8003bd8:	77fb      	strb	r3, [r7, #31]
 8003bda:	e148      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003bdc:	2310      	movs	r3, #16
 8003bde:	77fb      	strb	r3, [r7, #31]
 8003be0:	bf00      	nop
 8003be2:	e144      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a8d      	ldr	r2, [pc, #564]	; (8003e20 <UART_SetConfig+0x300>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d134      	bne.n	8003c58 <UART_SetConfig+0x138>
 8003bee:	4b8b      	ldr	r3, [pc, #556]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	f003 030c 	and.w	r3, r3, #12
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	d829      	bhi.n	8003c50 <UART_SetConfig+0x130>
 8003bfc:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <UART_SetConfig+0xe4>)
 8003bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c02:	bf00      	nop
 8003c04:	08003c39 	.word	0x08003c39
 8003c08:	08003c51 	.word	0x08003c51
 8003c0c:	08003c51 	.word	0x08003c51
 8003c10:	08003c51 	.word	0x08003c51
 8003c14:	08003c45 	.word	0x08003c45
 8003c18:	08003c51 	.word	0x08003c51
 8003c1c:	08003c51 	.word	0x08003c51
 8003c20:	08003c51 	.word	0x08003c51
 8003c24:	08003c3f 	.word	0x08003c3f
 8003c28:	08003c51 	.word	0x08003c51
 8003c2c:	08003c51 	.word	0x08003c51
 8003c30:	08003c51 	.word	0x08003c51
 8003c34:	08003c4b 	.word	0x08003c4b
 8003c38:	2300      	movs	r3, #0
 8003c3a:	77fb      	strb	r3, [r7, #31]
 8003c3c:	e117      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c3e:	2302      	movs	r3, #2
 8003c40:	77fb      	strb	r3, [r7, #31]
 8003c42:	e114      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c44:	2304      	movs	r3, #4
 8003c46:	77fb      	strb	r3, [r7, #31]
 8003c48:	e111      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c4a:	2308      	movs	r3, #8
 8003c4c:	77fb      	strb	r3, [r7, #31]
 8003c4e:	e10e      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c50:	2310      	movs	r3, #16
 8003c52:	77fb      	strb	r3, [r7, #31]
 8003c54:	bf00      	nop
 8003c56:	e10a      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a71      	ldr	r2, [pc, #452]	; (8003e24 <UART_SetConfig+0x304>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d120      	bne.n	8003ca4 <UART_SetConfig+0x184>
 8003c62:	4b6e      	ldr	r3, [pc, #440]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c68:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003c6c:	2b10      	cmp	r3, #16
 8003c6e:	d00f      	beq.n	8003c90 <UART_SetConfig+0x170>
 8003c70:	2b10      	cmp	r3, #16
 8003c72:	d802      	bhi.n	8003c7a <UART_SetConfig+0x15a>
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d005      	beq.n	8003c84 <UART_SetConfig+0x164>
 8003c78:	e010      	b.n	8003c9c <UART_SetConfig+0x17c>
 8003c7a:	2b20      	cmp	r3, #32
 8003c7c:	d005      	beq.n	8003c8a <UART_SetConfig+0x16a>
 8003c7e:	2b30      	cmp	r3, #48	; 0x30
 8003c80:	d009      	beq.n	8003c96 <UART_SetConfig+0x176>
 8003c82:	e00b      	b.n	8003c9c <UART_SetConfig+0x17c>
 8003c84:	2300      	movs	r3, #0
 8003c86:	77fb      	strb	r3, [r7, #31]
 8003c88:	e0f1      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	77fb      	strb	r3, [r7, #31]
 8003c8e:	e0ee      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c90:	2304      	movs	r3, #4
 8003c92:	77fb      	strb	r3, [r7, #31]
 8003c94:	e0eb      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c96:	2308      	movs	r3, #8
 8003c98:	77fb      	strb	r3, [r7, #31]
 8003c9a:	e0e8      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003c9c:	2310      	movs	r3, #16
 8003c9e:	77fb      	strb	r3, [r7, #31]
 8003ca0:	bf00      	nop
 8003ca2:	e0e4      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a5f      	ldr	r2, [pc, #380]	; (8003e28 <UART_SetConfig+0x308>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d120      	bne.n	8003cf0 <UART_SetConfig+0x1d0>
 8003cae:	4b5b      	ldr	r3, [pc, #364]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003cb8:	2b40      	cmp	r3, #64	; 0x40
 8003cba:	d00f      	beq.n	8003cdc <UART_SetConfig+0x1bc>
 8003cbc:	2b40      	cmp	r3, #64	; 0x40
 8003cbe:	d802      	bhi.n	8003cc6 <UART_SetConfig+0x1a6>
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <UART_SetConfig+0x1b0>
 8003cc4:	e010      	b.n	8003ce8 <UART_SetConfig+0x1c8>
 8003cc6:	2b80      	cmp	r3, #128	; 0x80
 8003cc8:	d005      	beq.n	8003cd6 <UART_SetConfig+0x1b6>
 8003cca:	2bc0      	cmp	r3, #192	; 0xc0
 8003ccc:	d009      	beq.n	8003ce2 <UART_SetConfig+0x1c2>
 8003cce:	e00b      	b.n	8003ce8 <UART_SetConfig+0x1c8>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	77fb      	strb	r3, [r7, #31]
 8003cd4:	e0cb      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	77fb      	strb	r3, [r7, #31]
 8003cda:	e0c8      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003cdc:	2304      	movs	r3, #4
 8003cde:	77fb      	strb	r3, [r7, #31]
 8003ce0:	e0c5      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003ce2:	2308      	movs	r3, #8
 8003ce4:	77fb      	strb	r3, [r7, #31]
 8003ce6:	e0c2      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003ce8:	2310      	movs	r3, #16
 8003cea:	77fb      	strb	r3, [r7, #31]
 8003cec:	bf00      	nop
 8003cee:	e0be      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a4d      	ldr	r2, [pc, #308]	; (8003e2c <UART_SetConfig+0x30c>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d124      	bne.n	8003d44 <UART_SetConfig+0x224>
 8003cfa:	4b48      	ldr	r3, [pc, #288]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d08:	d012      	beq.n	8003d30 <UART_SetConfig+0x210>
 8003d0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d0e:	d802      	bhi.n	8003d16 <UART_SetConfig+0x1f6>
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d007      	beq.n	8003d24 <UART_SetConfig+0x204>
 8003d14:	e012      	b.n	8003d3c <UART_SetConfig+0x21c>
 8003d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d1a:	d006      	beq.n	8003d2a <UART_SetConfig+0x20a>
 8003d1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d20:	d009      	beq.n	8003d36 <UART_SetConfig+0x216>
 8003d22:	e00b      	b.n	8003d3c <UART_SetConfig+0x21c>
 8003d24:	2300      	movs	r3, #0
 8003d26:	77fb      	strb	r3, [r7, #31]
 8003d28:	e0a1      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	77fb      	strb	r3, [r7, #31]
 8003d2e:	e09e      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d30:	2304      	movs	r3, #4
 8003d32:	77fb      	strb	r3, [r7, #31]
 8003d34:	e09b      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d36:	2308      	movs	r3, #8
 8003d38:	77fb      	strb	r3, [r7, #31]
 8003d3a:	e098      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	77fb      	strb	r3, [r7, #31]
 8003d40:	bf00      	nop
 8003d42:	e094      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a39      	ldr	r2, [pc, #228]	; (8003e30 <UART_SetConfig+0x310>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d124      	bne.n	8003d98 <UART_SetConfig+0x278>
 8003d4e:	4b33      	ldr	r3, [pc, #204]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d5c:	d012      	beq.n	8003d84 <UART_SetConfig+0x264>
 8003d5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d62:	d802      	bhi.n	8003d6a <UART_SetConfig+0x24a>
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d007      	beq.n	8003d78 <UART_SetConfig+0x258>
 8003d68:	e012      	b.n	8003d90 <UART_SetConfig+0x270>
 8003d6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d6e:	d006      	beq.n	8003d7e <UART_SetConfig+0x25e>
 8003d70:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d74:	d009      	beq.n	8003d8a <UART_SetConfig+0x26a>
 8003d76:	e00b      	b.n	8003d90 <UART_SetConfig+0x270>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	77fb      	strb	r3, [r7, #31]
 8003d7c:	e077      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d7e:	2302      	movs	r3, #2
 8003d80:	77fb      	strb	r3, [r7, #31]
 8003d82:	e074      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d84:	2304      	movs	r3, #4
 8003d86:	77fb      	strb	r3, [r7, #31]
 8003d88:	e071      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d8a:	2308      	movs	r3, #8
 8003d8c:	77fb      	strb	r3, [r7, #31]
 8003d8e:	e06e      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d90:	2310      	movs	r3, #16
 8003d92:	77fb      	strb	r3, [r7, #31]
 8003d94:	bf00      	nop
 8003d96:	e06a      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a25      	ldr	r2, [pc, #148]	; (8003e34 <UART_SetConfig+0x314>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d124      	bne.n	8003dec <UART_SetConfig+0x2cc>
 8003da2:	4b1e      	ldr	r3, [pc, #120]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003da8:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003dac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db0:	d012      	beq.n	8003dd8 <UART_SetConfig+0x2b8>
 8003db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db6:	d802      	bhi.n	8003dbe <UART_SetConfig+0x29e>
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d007      	beq.n	8003dcc <UART_SetConfig+0x2ac>
 8003dbc:	e012      	b.n	8003de4 <UART_SetConfig+0x2c4>
 8003dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dc2:	d006      	beq.n	8003dd2 <UART_SetConfig+0x2b2>
 8003dc4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003dc8:	d009      	beq.n	8003dde <UART_SetConfig+0x2be>
 8003dca:	e00b      	b.n	8003de4 <UART_SetConfig+0x2c4>
 8003dcc:	2300      	movs	r3, #0
 8003dce:	77fb      	strb	r3, [r7, #31]
 8003dd0:	e04d      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003dd2:	2302      	movs	r3, #2
 8003dd4:	77fb      	strb	r3, [r7, #31]
 8003dd6:	e04a      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	77fb      	strb	r3, [r7, #31]
 8003ddc:	e047      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003dde:	2308      	movs	r3, #8
 8003de0:	77fb      	strb	r3, [r7, #31]
 8003de2:	e044      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003de4:	2310      	movs	r3, #16
 8003de6:	77fb      	strb	r3, [r7, #31]
 8003de8:	bf00      	nop
 8003dea:	e040      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a11      	ldr	r2, [pc, #68]	; (8003e38 <UART_SetConfig+0x318>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d139      	bne.n	8003e6a <UART_SetConfig+0x34a>
 8003df6:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <UART_SetConfig+0x2fc>)
 8003df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003e00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e04:	d027      	beq.n	8003e56 <UART_SetConfig+0x336>
 8003e06:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e0a:	d817      	bhi.n	8003e3c <UART_SetConfig+0x31c>
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d01c      	beq.n	8003e4a <UART_SetConfig+0x32a>
 8003e10:	e027      	b.n	8003e62 <UART_SetConfig+0x342>
 8003e12:	bf00      	nop
 8003e14:	efff69f3 	.word	0xefff69f3
 8003e18:	40011000 	.word	0x40011000
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	40004400 	.word	0x40004400
 8003e24:	40004800 	.word	0x40004800
 8003e28:	40004c00 	.word	0x40004c00
 8003e2c:	40005000 	.word	0x40005000
 8003e30:	40011400 	.word	0x40011400
 8003e34:	40007800 	.word	0x40007800
 8003e38:	40007c00 	.word	0x40007c00
 8003e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e40:	d006      	beq.n	8003e50 <UART_SetConfig+0x330>
 8003e42:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003e46:	d009      	beq.n	8003e5c <UART_SetConfig+0x33c>
 8003e48:	e00b      	b.n	8003e62 <UART_SetConfig+0x342>
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	77fb      	strb	r3, [r7, #31]
 8003e4e:	e00e      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003e50:	2302      	movs	r3, #2
 8003e52:	77fb      	strb	r3, [r7, #31]
 8003e54:	e00b      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003e56:	2304      	movs	r3, #4
 8003e58:	77fb      	strb	r3, [r7, #31]
 8003e5a:	e008      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	77fb      	strb	r3, [r7, #31]
 8003e60:	e005      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003e62:	2310      	movs	r3, #16
 8003e64:	77fb      	strb	r3, [r7, #31]
 8003e66:	bf00      	nop
 8003e68:	e001      	b.n	8003e6e <UART_SetConfig+0x34e>
 8003e6a:	2310      	movs	r3, #16
 8003e6c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e76:	d17f      	bne.n	8003f78 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8003e78:	7ffb      	ldrb	r3, [r7, #31]
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d85c      	bhi.n	8003f38 <UART_SetConfig+0x418>
 8003e7e:	a201      	add	r2, pc, #4	; (adr r2, 8003e84 <UART_SetConfig+0x364>)
 8003e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e84:	08003ea9 	.word	0x08003ea9
 8003e88:	08003ec9 	.word	0x08003ec9
 8003e8c:	08003ee9 	.word	0x08003ee9
 8003e90:	08003f39 	.word	0x08003f39
 8003e94:	08003f01 	.word	0x08003f01
 8003e98:	08003f39 	.word	0x08003f39
 8003e9c:	08003f39 	.word	0x08003f39
 8003ea0:	08003f39 	.word	0x08003f39
 8003ea4:	08003f21 	.word	0x08003f21
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ea8:	f7ff f83a 	bl	8002f20 <HAL_RCC_GetPCLK1Freq>
 8003eac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	005a      	lsls	r2, r3, #1
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	085b      	lsrs	r3, r3, #1
 8003eb8:	441a      	add	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	61bb      	str	r3, [r7, #24]
        break;
 8003ec6:	e03a      	b.n	8003f3e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ec8:	f7ff f83e 	bl	8002f48 <HAL_RCC_GetPCLK2Freq>
 8003ecc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	005a      	lsls	r2, r3, #1
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	085b      	lsrs	r3, r3, #1
 8003ed8:	441a      	add	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	61bb      	str	r3, [r7, #24]
        break;
 8003ee6:	e02a      	b.n	8003f3e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	085a      	lsrs	r2, r3, #1
 8003eee:	4b5f      	ldr	r3, [pc, #380]	; (800406c <UART_SetConfig+0x54c>)
 8003ef0:	4413      	add	r3, r2
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	6852      	ldr	r2, [r2, #4]
 8003ef6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	61bb      	str	r3, [r7, #24]
        break;
 8003efe:	e01e      	b.n	8003f3e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f00:	f7fe ff50 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8003f04:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	005a      	lsls	r2, r3, #1
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	085b      	lsrs	r3, r3, #1
 8003f10:	441a      	add	r2, r3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	61bb      	str	r3, [r7, #24]
        break;
 8003f1e:	e00e      	b.n	8003f3e <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	085b      	lsrs	r3, r3, #1
 8003f26:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	61bb      	str	r3, [r7, #24]
        break;
 8003f36:	e002      	b.n	8003f3e <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8003f38:	2301      	movs	r3, #1
 8003f3a:	75fb      	strb	r3, [r7, #23]
        break;
 8003f3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f3e:	69bb      	ldr	r3, [r7, #24]
 8003f40:	2b0f      	cmp	r3, #15
 8003f42:	d916      	bls.n	8003f72 <UART_SetConfig+0x452>
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f4a:	d212      	bcs.n	8003f72 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	f023 030f 	bic.w	r3, r3, #15
 8003f54:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	085b      	lsrs	r3, r3, #1
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	f003 0307 	and.w	r3, r3, #7
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	897b      	ldrh	r3, [r7, #10]
 8003f64:	4313      	orrs	r3, r2
 8003f66:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	897a      	ldrh	r2, [r7, #10]
 8003f6e:	60da      	str	r2, [r3, #12]
 8003f70:	e070      	b.n	8004054 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	75fb      	strb	r3, [r7, #23]
 8003f76:	e06d      	b.n	8004054 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8003f78:	7ffb      	ldrb	r3, [r7, #31]
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d859      	bhi.n	8004032 <UART_SetConfig+0x512>
 8003f7e:	a201      	add	r2, pc, #4	; (adr r2, 8003f84 <UART_SetConfig+0x464>)
 8003f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f84:	08003fa9 	.word	0x08003fa9
 8003f88:	08003fc7 	.word	0x08003fc7
 8003f8c:	08003fe5 	.word	0x08003fe5
 8003f90:	08004033 	.word	0x08004033
 8003f94:	08003ffd 	.word	0x08003ffd
 8003f98:	08004033 	.word	0x08004033
 8003f9c:	08004033 	.word	0x08004033
 8003fa0:	08004033 	.word	0x08004033
 8003fa4:	0800401b 	.word	0x0800401b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa8:	f7fe ffba 	bl	8002f20 <HAL_RCC_GetPCLK1Freq>
 8003fac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	085a      	lsrs	r2, r3, #1
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	441a      	add	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc0:	b29b      	uxth	r3, r3
 8003fc2:	61bb      	str	r3, [r7, #24]
        break;
 8003fc4:	e038      	b.n	8004038 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fc6:	f7fe ffbf 	bl	8002f48 <HAL_RCC_GetPCLK2Freq>
 8003fca:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	085a      	lsrs	r2, r3, #1
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	441a      	add	r2, r3
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	61bb      	str	r3, [r7, #24]
        break;
 8003fe2:	e029      	b.n	8004038 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	085a      	lsrs	r2, r3, #1
 8003fea:	4b21      	ldr	r3, [pc, #132]	; (8004070 <UART_SetConfig+0x550>)
 8003fec:	4413      	add	r3, r2
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	6852      	ldr	r2, [r2, #4]
 8003ff2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	61bb      	str	r3, [r7, #24]
        break;
 8003ffa:	e01d      	b.n	8004038 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ffc:	f7fe fed2 	bl	8002da4 <HAL_RCC_GetSysClockFreq>
 8004000:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	085a      	lsrs	r2, r3, #1
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	441a      	add	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	fbb2 f3f3 	udiv	r3, r2, r3
 8004014:	b29b      	uxth	r3, r3
 8004016:	61bb      	str	r3, [r7, #24]
        break;
 8004018:	e00e      	b.n	8004038 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	085b      	lsrs	r3, r3, #1
 8004020:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	fbb2 f3f3 	udiv	r3, r2, r3
 800402c:	b29b      	uxth	r3, r3
 800402e:	61bb      	str	r3, [r7, #24]
        break;
 8004030:	e002      	b.n	8004038 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	75fb      	strb	r3, [r7, #23]
        break;
 8004036:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	2b0f      	cmp	r3, #15
 800403c:	d908      	bls.n	8004050 <UART_SetConfig+0x530>
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004044:	d204      	bcs.n	8004050 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	69ba      	ldr	r2, [r7, #24]
 800404c:	60da      	str	r2, [r3, #12]
 800404e:	e001      	b.n	8004054 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004060:	7dfb      	ldrb	r3, [r7, #23]
}
 8004062:	4618      	mov	r0, r3
 8004064:	3720      	adds	r7, #32
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	01e84800 	.word	0x01e84800
 8004070:	00f42400 	.word	0x00f42400

08004074 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004080:	f003 0301 	and.w	r3, r3, #1
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00a      	beq.n	800409e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	430a      	orrs	r2, r1
 800409c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00a      	beq.n	80040c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	430a      	orrs	r2, r1
 80040be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c4:	f003 0304 	and.w	r3, r3, #4
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00a      	beq.n	80040e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	430a      	orrs	r2, r1
 80040e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00a      	beq.n	8004104 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	430a      	orrs	r2, r1
 8004102:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004108:	f003 0310 	and.w	r3, r3, #16
 800410c:	2b00      	cmp	r3, #0
 800410e:	d00a      	beq.n	8004126 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	430a      	orrs	r2, r1
 8004124:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412a:	f003 0320 	and.w	r3, r3, #32
 800412e:	2b00      	cmp	r3, #0
 8004130:	d00a      	beq.n	8004148 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	430a      	orrs	r2, r1
 8004146:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004150:	2b00      	cmp	r3, #0
 8004152:	d01a      	beq.n	800418a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	430a      	orrs	r2, r1
 8004168:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004172:	d10a      	bne.n	800418a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	430a      	orrs	r2, r1
 8004188:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	430a      	orrs	r2, r1
 80041aa:	605a      	str	r2, [r3, #4]
  }
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af02      	add	r7, sp, #8
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80041c6:	f7fd f8fb 	bl	80013c0 <HAL_GetTick>
 80041ca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b08      	cmp	r3, #8
 80041d8:	d10e      	bne.n	80041f8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041da:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041de:	9300      	str	r3, [sp, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 f82a 	bl	8004242 <UART_WaitOnFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d001      	beq.n	80041f8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041f4:	2303      	movs	r3, #3
 80041f6:	e020      	b.n	800423a <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0304 	and.w	r3, r3, #4
 8004202:	2b04      	cmp	r3, #4
 8004204:	d10e      	bne.n	8004224 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004206:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800420a:	9300      	str	r3, [sp, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 f814 	bl	8004242 <UART_WaitOnFlagUntilTimeout>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	e00a      	b.n	800423a <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2220      	movs	r2, #32
 8004228:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2220      	movs	r2, #32
 800422e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	60f8      	str	r0, [r7, #12]
 800424a:	60b9      	str	r1, [r7, #8]
 800424c:	603b      	str	r3, [r7, #0]
 800424e:	4613      	mov	r3, r2
 8004250:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004252:	e05d      	b.n	8004310 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800425a:	d059      	beq.n	8004310 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800425c:	f7fd f8b0 	bl	80013c0 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	69ba      	ldr	r2, [r7, #24]
 8004268:	429a      	cmp	r2, r3
 800426a:	d302      	bcc.n	8004272 <UART_WaitOnFlagUntilTimeout+0x30>
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d11b      	bne.n	80042aa <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004280:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	689a      	ldr	r2, [r3, #8]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f022 0201 	bic.w	r2, r2, #1
 8004290:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2220      	movs	r2, #32
 8004296:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2220      	movs	r2, #32
 800429c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e042      	b.n	8004330 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02b      	beq.n	8004310 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042c6:	d123      	bne.n	8004310 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042d0:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80042e0:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2220      	movs	r2, #32
 80042f6:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2220      	movs	r2, #32
 80042fc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2220      	movs	r2, #32
 8004302:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e00f      	b.n	8004330 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	69da      	ldr	r2, [r3, #28]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	4013      	ands	r3, r2
 800431a:	68ba      	ldr	r2, [r7, #8]
 800431c:	429a      	cmp	r2, r3
 800431e:	bf0c      	ite	eq
 8004320:	2301      	moveq	r3, #1
 8004322:	2300      	movne	r3, #0
 8004324:	b2db      	uxtb	r3, r3
 8004326:	461a      	mov	r2, r3
 8004328:	79fb      	ldrb	r3, [r7, #7]
 800432a:	429a      	cmp	r2, r3
 800432c:	d092      	beq.n	8004254 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3710      	adds	r7, #16
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}

08004338 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800434e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 0201 	bic.w	r2, r2, #1
 800435e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2220      	movs	r2, #32
 8004364:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	661a      	str	r2, [r3, #96]	; 0x60
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004384:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004396:	68f8      	ldr	r0, [r7, #12]
 8004398:	f7ff fbae 	bl	8003af8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800439c:	bf00      	nop
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043ba:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2220      	movs	r2, #32
 80043c0:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f7ff fb8b 	bl	8003ae4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043ce:	bf00      	nop
 80043d0:	3708      	adds	r7, #8
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
	...

080043d8 <__libc_init_array>:
 80043d8:	b570      	push	{r4, r5, r6, lr}
 80043da:	4e0d      	ldr	r6, [pc, #52]	; (8004410 <__libc_init_array+0x38>)
 80043dc:	4c0d      	ldr	r4, [pc, #52]	; (8004414 <__libc_init_array+0x3c>)
 80043de:	1ba4      	subs	r4, r4, r6
 80043e0:	10a4      	asrs	r4, r4, #2
 80043e2:	2500      	movs	r5, #0
 80043e4:	42a5      	cmp	r5, r4
 80043e6:	d109      	bne.n	80043fc <__libc_init_array+0x24>
 80043e8:	4e0b      	ldr	r6, [pc, #44]	; (8004418 <__libc_init_array+0x40>)
 80043ea:	4c0c      	ldr	r4, [pc, #48]	; (800441c <__libc_init_array+0x44>)
 80043ec:	f000 f830 	bl	8004450 <_init>
 80043f0:	1ba4      	subs	r4, r4, r6
 80043f2:	10a4      	asrs	r4, r4, #2
 80043f4:	2500      	movs	r5, #0
 80043f6:	42a5      	cmp	r5, r4
 80043f8:	d105      	bne.n	8004406 <__libc_init_array+0x2e>
 80043fa:	bd70      	pop	{r4, r5, r6, pc}
 80043fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004400:	4798      	blx	r3
 8004402:	3501      	adds	r5, #1
 8004404:	e7ee      	b.n	80043e4 <__libc_init_array+0xc>
 8004406:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800440a:	4798      	blx	r3
 800440c:	3501      	adds	r5, #1
 800440e:	e7f2      	b.n	80043f6 <__libc_init_array+0x1e>
 8004410:	08004488 	.word	0x08004488
 8004414:	08004488 	.word	0x08004488
 8004418:	08004488 	.word	0x08004488
 800441c:	0800448c 	.word	0x0800448c

08004420 <memcmp>:
 8004420:	b530      	push	{r4, r5, lr}
 8004422:	2400      	movs	r4, #0
 8004424:	42a2      	cmp	r2, r4
 8004426:	d101      	bne.n	800442c <memcmp+0xc>
 8004428:	2000      	movs	r0, #0
 800442a:	e007      	b.n	800443c <memcmp+0x1c>
 800442c:	5d03      	ldrb	r3, [r0, r4]
 800442e:	3401      	adds	r4, #1
 8004430:	190d      	adds	r5, r1, r4
 8004432:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8004436:	42ab      	cmp	r3, r5
 8004438:	d0f4      	beq.n	8004424 <memcmp+0x4>
 800443a:	1b58      	subs	r0, r3, r5
 800443c:	bd30      	pop	{r4, r5, pc}

0800443e <memset>:
 800443e:	4402      	add	r2, r0
 8004440:	4603      	mov	r3, r0
 8004442:	4293      	cmp	r3, r2
 8004444:	d100      	bne.n	8004448 <memset+0xa>
 8004446:	4770      	bx	lr
 8004448:	f803 1b01 	strb.w	r1, [r3], #1
 800444c:	e7f9      	b.n	8004442 <memset+0x4>
	...

08004450 <_init>:
 8004450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004452:	bf00      	nop
 8004454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004456:	bc08      	pop	{r3}
 8004458:	469e      	mov	lr, r3
 800445a:	4770      	bx	lr

0800445c <_fini>:
 800445c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800445e:	bf00      	nop
 8004460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004462:	bc08      	pop	{r3}
 8004464:	469e      	mov	lr, r3
 8004466:	4770      	bx	lr
