#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fedd9c2860 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o000001fedda65f68 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001fedda54830_0 .net "input0", 9 0, o000001fedda65f68;  0 drivers
o000001fedda65f98 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001fedda53ed0_0 .net "input1", 9 0, o000001fedda65f98;  0 drivers
v000001fedda54470_0 .var "output_y", 9 0;
o000001fedda65ff8 .functor BUFZ 1, C4<z>; HiZ drive
v000001fedda53f70_0 .net "selectLine", 0 0, o000001fedda65ff8;  0 drivers
E_000001fedda43eb0 .event anyedge, v000001fedda53f70_0, v000001fedda53ed0_0, v000001fedda54830_0;
S_000001fedd9240b0 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v000001feddac8ab0_0 .net "ALU_Result", 31 0, v000001fedda540b0_0;  1 drivers
v000001feddacc850_0 .net "EX_branchTarget", 31 0, v000001feddac3580_0;  1 drivers
v000001feddacd9d0_0 .net "EX_op2", 31 0, v000001feddab1880_0;  1 drivers
v000001feddacc2b0_0 .net "IR", 31 0, v000001feddac4520_0;  1 drivers
v000001feddacd110_0 .net "Input_EX_controlBus", 21 0, v000001feddac47a0_0;  1 drivers
v000001feddaccad0_0 .net "Input_OF_IR", 31 0, v000001feddac4160_0;  1 drivers
v000001feddacdc50_0 .net "Input_OF_controlBus", 21 0, v000001feddac0e20_0;  1 drivers
v000001feddacde30_0 .net "MA_Ld_Result", 31 0, v000001feddab03e0_0;  1 drivers
v000001feddacd1b0_0 .net "MA_writeEnable", 0 0, v000001feddab02a0_0;  1 drivers
v000001feddacdcf0_0 .net "MDR", 31 0, v000001feddab1ec0_0;  1 drivers
v000001feddacd2f0_0 .net "Operand_2", 31 0, v000001feddabf1d0_0;  1 drivers
v000001feddacd250_0 .net "Operand_A", 31 0, v000001feddabf270_0;  1 drivers
v000001feddacd390_0 .net "Operand_B", 31 0, v000001feddabeaf0_0;  1 drivers
v000001feddaccf30_0 .net "Operand_EX_2", 31 0, v000001feddac3760_0;  1 drivers
v000001feddacc0d0_0 .net "Operand_EX_A", 31 0, v000001feddac4660_0;  1 drivers
v000001feddacd6b0_0 .net "Operand_EX_B", 31 0, v000001feddac4700_0;  1 drivers
v000001feddaccd50_0 .net "Output_OF_controlBus", 21 0, v000001feddabf8b0_0;  1 drivers
v000001feddacda70_0 .net "PC", 31 0, v000001feddac9410_0;  1 drivers
v000001feddacd7f0_0 .net "RW_Data_value", 31 0, v000001feddac70e0_0;  1 drivers
v000001feddacc170_0 .net "RW_isWb", 0 0, v000001feddac7c20_0;  1 drivers
v000001feddacc8f0_0 .net "RW_rd", 3 0, v000001feddac7680_0;  1 drivers
v000001feddacc490_0 .net "branchPC", 31 0, v000001feddab16a0_0;  1 drivers
v000001feddacc670_0 .net "branchTarget", 31 0, v000001feddabec30_0;  1 drivers
v000001feddacc210_0 .var "clk", 0 0;
v000001feddacd750_0 .net "input_EX_IR", 31 0, v000001feddac3da0_0;  1 drivers
v000001feddacd930_0 .net "input_EX_PC", 31 0, v000001feddac3e40_0;  1 drivers
v000001feddacc350_0 .net "input_MA_ALU_Result", 31 0, v000001feddac1d20_0;  1 drivers
v000001feddacdd90_0 .net "input_MA_IR", 31 0, v000001feddac07e0_0;  1 drivers
v000001feddaccb70_0 .net "input_MA_PC", 31 0, v000001feddac1e60_0;  1 drivers
v000001feddacded0_0 .net "input_MA_controlBus", 21 0, v000001feddac1320_0;  1 drivers
v000001feddacdb10_0 .net "input_MA_op2", 31 0, v000001feddac0420_0;  1 drivers
v000001feddacc5d0_0 .net "input_OF_PC", 31 0, v000001feddac3c60_0;  1 drivers
v000001feddacd430_0 .net "input_RW_ALU_Result", 31 0, v000001feddac42a0_0;  1 drivers
v000001feddacc3f0_0 .net "input_RW_IR", 31 0, v000001feddac3940_0;  1 drivers
v000001feddacc990_0 .net "input_RW_Ld_Result", 31 0, v000001feddac45c0_0;  1 drivers
v000001feddacc530_0 .net "input_RW_PC", 31 0, v000001feddac3d00_0;  1 drivers
v000001feddacd890_0 .net "input_RW_controlBus", 21 0, v000001feddac43e0_0;  1 drivers
v000001feddacc710_0 .net "isReturn_result", 3 0, v000001feddabfdb0_0;  1 drivers
v000001feddacd4d0_0 .net "isStore_result", 3 0, v000001feddabeff0_0;  1 drivers
v000001feddacc7b0_0 .net "is_Branch_Taken", 0 0, v000001feddab14c0_0;  1 drivers
v000001feddacd570_0 .net "outputPC", 31 0, v000001feddac4340_0;  1 drivers
v000001feddacdf70_0 .net "output_EX_IR", 31 0, v000001feddab17e0_0;  1 drivers
v000001feddacd610_0 .net "output_EX_PC", 31 0, v000001feddab1920_0;  1 drivers
v000001feddacdbb0_0 .net "output_EX_controlBus", 21 0, v000001feddab1a60_0;  1 drivers
v000001feddacca30_0 .net "output_MA_ALU_Result", 31 0, v000001feddabe4b0_0;  1 drivers
v000001feddaccc10_0 .net "output_MA_IR", 31 0, v000001feddabeeb0_0;  1 drivers
v000001feddacccb0_0 .net "output_MA_PC", 31 0, v000001feddabf630_0;  1 drivers
v000001feddaccdf0_0 .net "output_MA_controlBus", 21 0, v000001feddabf6d0_0;  1 drivers
v000001feddacd070_0 .net "output_OF_IR", 31 0, v000001feddabe0f0_0;  1 drivers
v000001feddacce90_0 .net "output_OF_PC", 31 0, v000001feddabea50_0;  1 drivers
v000001feddaccfd0_0 .net "output_register_file", 31 0, v000001feddac60a0_0;  1 drivers
v000001feddace400_0 .net "reset", 0 0, v000001feddac8bf0_0;  1 drivers
S_000001fedd932500 .scope module, "processor" "pipeline_top_module" 3 66, 4 39 0, S_000001fedd9240b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_A";
    .port_info 14 /OUTPUT 32 "Operand_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
    .port_info 51 /OUTPUT 32 "input_RW_PC";
    .port_info 52 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 53 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 54 /OUTPUT 32 "input_RW_IR";
    .port_info 55 /OUTPUT 22 "input_RW_controlBus";
    .port_info 56 /OUTPUT 32 "RW_Data_value";
    .port_info 57 /OUTPUT 4 "RW_rd";
    .port_info 58 /OUTPUT 1 "RW_isWb";
    .port_info 59 /OUTPUT 32 "output_register_file";
v000001feddac63c0_0 .net "ALU_Result", 31 0, v000001fedda540b0_0;  alias, 1 drivers
o000001fedda69bf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001feddac7860_0 .net "EX_branchPC", 31 0, o000001fedda69bf8;  0 drivers
v000001feddac6be0_0 .net "EX_branchTarget", 31 0, v000001feddac3580_0;  alias, 1 drivers
o000001fedda69c28 .functor BUFZ 1, C4<z>; HiZ drive
v000001feddac6460_0 .net "EX_is_Branch_Taken", 0 0, o000001fedda69c28;  0 drivers
v000001feddac66e0_0 .net "EX_op2", 31 0, v000001feddab1880_0;  alias, 1 drivers
v000001feddac6500_0 .net "IR", 31 0, v000001feddac4520_0;  alias, 1 drivers
v000001feddac6dc0_0 .net "Input_EX_controlBus", 21 0, v000001feddac47a0_0;  alias, 1 drivers
v000001feddac7360_0 .net "Input_OF_IR", 31 0, v000001feddac4160_0;  alias, 1 drivers
v000001feddac7400_0 .net "Input_OF_controlBus", 21 0, v000001feddac0e20_0;  alias, 1 drivers
v000001feddac74a0_0 .net "MA_Ld_Result", 31 0, v000001feddab03e0_0;  alias, 1 drivers
v000001feddac7900_0 .net "MA_writeEnable", 0 0, v000001feddab02a0_0;  alias, 1 drivers
v000001feddac8290_0 .net "MDR", 31 0, v000001feddab1ec0_0;  alias, 1 drivers
v000001feddac8830_0 .net "Operand_2", 31 0, v000001feddabf1d0_0;  alias, 1 drivers
v000001feddac9870_0 .net "Operand_A", 31 0, v000001feddabf270_0;  alias, 1 drivers
v000001feddac8790_0 .net "Operand_B", 31 0, v000001feddabeaf0_0;  alias, 1 drivers
v000001feddac9550_0 .net "Operand_EX_2", 31 0, v000001feddac3760_0;  alias, 1 drivers
v000001feddac8e70_0 .net "Operand_EX_A", 31 0, v000001feddac4660_0;  alias, 1 drivers
v000001feddac9910_0 .net "Operand_EX_B", 31 0, v000001feddac4700_0;  alias, 1 drivers
v000001feddac8f10_0 .net "Output_OF_controlBus", 21 0, v000001feddabf8b0_0;  alias, 1 drivers
v000001feddac9410_0 .var "PC", 31 0;
v000001feddac88d0_0 .net "RW_Data_value", 31 0, v000001feddac70e0_0;  alias, 1 drivers
v000001feddac8fb0_0 .net "RW_isWb", 0 0, v000001feddac7c20_0;  alias, 1 drivers
v000001feddac94b0_0 .net "RW_rd", 3 0, v000001feddac7680_0;  alias, 1 drivers
o000001fedda69c58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001feddac9eb0_0 .net "address", 31 0, o000001fedda69c58;  0 drivers
v000001feddac8dd0_0 .net "branchPC", 31 0, v000001feddab16a0_0;  alias, 1 drivers
v000001feddac8650_0 .net "branchTarget", 31 0, v000001feddabec30_0;  alias, 1 drivers
v000001feddac8470_0 .net "clk", 0 0, v000001feddacc210_0;  1 drivers
v000001feddac9050_0 .net "input_EX_IR", 31 0, v000001feddac3da0_0;  alias, 1 drivers
v000001feddac9370_0 .net "input_EX_PC", 31 0, v000001feddac3e40_0;  alias, 1 drivers
v000001feddac8970_0 .net "input_MA_ALU_Result", 31 0, v000001feddac1d20_0;  alias, 1 drivers
v000001feddac9c30_0 .net "input_MA_IR", 31 0, v000001feddac07e0_0;  alias, 1 drivers
v000001feddac99b0_0 .net "input_MA_PC", 31 0, v000001feddac1e60_0;  alias, 1 drivers
v000001feddac8c90_0 .net "input_MA_controlBus", 21 0, v000001feddac1320_0;  alias, 1 drivers
v000001feddac95f0_0 .net "input_MA_op2", 31 0, v000001feddac0420_0;  alias, 1 drivers
v000001feddac8330_0 .net "input_OF_PC", 31 0, v000001feddac3c60_0;  alias, 1 drivers
v000001feddac9690_0 .net "input_RW_ALU_Result", 31 0, v000001feddac42a0_0;  alias, 1 drivers
v000001feddac9230_0 .net "input_RW_IR", 31 0, v000001feddac3940_0;  alias, 1 drivers
v000001feddac90f0_0 .net "input_RW_Ld_Result", 31 0, v000001feddac45c0_0;  alias, 1 drivers
v000001feddac9730_0 .net "input_RW_PC", 31 0, v000001feddac3d00_0;  alias, 1 drivers
v000001feddac8d30_0 .net "input_RW_controlBus", 21 0, v000001feddac43e0_0;  alias, 1 drivers
v000001feddac83d0_0 .net "isReturn_result", 3 0, v000001feddabfdb0_0;  alias, 1 drivers
v000001feddac9190_0 .net "isStore_result", 3 0, v000001feddabeff0_0;  alias, 1 drivers
v000001feddac92d0_0 .net "is_Branch_Taken", 0 0, v000001feddab14c0_0;  alias, 1 drivers
v000001feddac97d0_0 .net "op1", 31 0, v000001feddac65a0_0;  1 drivers
v000001feddac9af0_0 .net "op2", 31 0, v000001feddac6820_0;  1 drivers
v000001feddac9a50_0 .net "output_EX_IR", 31 0, v000001feddab17e0_0;  alias, 1 drivers
v000001feddac9b90_0 .net "output_EX_PC", 31 0, v000001feddab1920_0;  alias, 1 drivers
v000001feddac9cd0_0 .net "output_EX_controlBus", 21 0, v000001feddab1a60_0;  alias, 1 drivers
v000001feddac9d70_0 .net "output_IF_PC", 31 0, v000001feddac4340_0;  alias, 1 drivers
v000001feddac9e10_0 .net "output_MA_ALU_Result", 31 0, v000001feddabe4b0_0;  alias, 1 drivers
v000001feddac8150_0 .net "output_MA_IR", 31 0, v000001feddabeeb0_0;  alias, 1 drivers
v000001feddac81f0_0 .net "output_MA_PC", 31 0, v000001feddabf630_0;  alias, 1 drivers
v000001feddac9f50_0 .net "output_MA_controlBus", 21 0, v000001feddabf6d0_0;  alias, 1 drivers
v000001feddac8b50_0 .net "output_OF_IR", 31 0, v000001feddabe0f0_0;  alias, 1 drivers
v000001feddac80b0_0 .net "output_OF_PC", 31 0, v000001feddabea50_0;  alias, 1 drivers
v000001feddac8510_0 .net "output_register_file", 31 0, v000001feddac60a0_0;  alias, 1 drivers
v000001feddac8a10_0 .net "readData", 31 0, v000001feddac1a00_0;  1 drivers
v000001feddac8bf0_0 .var "reset", 0 0;
o000001fedda69c88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001feddac85b0_0 .net "writeData", 31 0, o000001fedda69c88;  0 drivers
o000001fedda69cb8 .functor BUFZ 1, C4<z>; HiZ drive
v000001feddac86f0_0 .net "writeEnable", 0 0, o000001fedda69cb8;  0 drivers
S_000001fedd962000 .scope module, "ALU_cycle" "ALU_Stage" 4 198, 5 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v000001feddab0480_0 .net "ALU_Result", 31 0, v000001fedda540b0_0;  alias, 1 drivers
v000001feddab11a0_0 .net "EX_branchPC", 31 0, v000001feddab16a0_0;  alias, 1 drivers
v000001feddab07a0_0 .net "EX_branchTarget", 31 0, v000001feddac3580_0;  alias, 1 drivers
v000001feddab1740_0 .net "EX_is_Branch_Taken", 0 0, v000001feddab14c0_0;  alias, 1 drivers
v000001feddab1880_0 .var "EX_op2", 31 0;
v000001feddab0ca0_0 .net "Input_EX_controlBus", 21 0, v000001feddac47a0_0;  alias, 1 drivers
v000001feddab0520_0 .net "Operand_EX_2", 31 0, v000001feddac3760_0;  alias, 1 drivers
v000001feddab12e0_0 .net "Operand_EX_A", 31 0, v000001feddac4660_0;  alias, 1 drivers
v000001feddab05c0_0 .net "Operand_EX_B", 31 0, v000001feddac4700_0;  alias, 1 drivers
v000001feddab1560_0 .net "flags", 1 0, v000001fedda54b50_0;  1 drivers
v000001feddab0d40_0 .net "input_EX_IR", 31 0, v000001feddac3da0_0;  alias, 1 drivers
v000001feddab1c40_0 .net "input_EX_PC", 31 0, v000001feddac3e40_0;  alias, 1 drivers
v000001feddab17e0_0 .var "output_EX_IR", 31 0;
v000001feddab1920_0 .var "output_EX_PC", 31 0;
v000001feddab1a60_0 .var "output_EX_controlBus", 21 0;
E_000001fedda43f30 .event anyedge, v000001feddab1c40_0, v000001feddab0d40_0, v000001feddab0fc0_0, v000001feddab0520_0;
L_000001feddace2c0 .part v000001feddac47a0_0, 9, 13;
S_000001fedd962190 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_000001fedd962000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v000001fedda545b0_0 .net "ALU_Signals", 21 9, L_000001feddace2c0;  1 drivers
v000001fedda540b0_0 .var "EX_ALU_Result", 31 0;
v000001fedda54290_0 .net "Operand_EX_A", 31 0, v000001feddac4660_0;  alias, 1 drivers
v000001fedda54970_0 .net "Operand_EX_B", 31 0, v000001feddac4700_0;  alias, 1 drivers
v000001fedda54b50_0 .var "flags", 1 0;
v000001fedda53c50_0 .var "isAdd", 0 0;
v000001feddab08e0_0 .var "isAnd", 0 0;
v000001feddab0700_0 .var "isAsr", 0 0;
v000001feddab0a20_0 .var "isCmp", 0 0;
v000001feddab1600_0 .var "isDiv", 0 0;
v000001feddab1380_0 .var "isLsl", 0 0;
v000001feddab1b00_0 .var "isLsr", 0 0;
v000001feddab19c0_0 .var "isMod", 0 0;
v000001feddab1ce0_0 .var "isMov", 0 0;
v000001feddab1420_0 .var "isMul", 0 0;
v000001feddab0e80_0 .var "isNot", 0 0;
v000001feddab0160_0 .var "isOr", 0 0;
v000001feddab0200_0 .var "isSub", 0 0;
E_000001fedda43b70/0 .event anyedge, v000001fedda545b0_0, v000001fedda53c50_0, v000001fedda54290_0, v000001fedda54970_0;
E_000001fedda43b70/1 .event anyedge, v000001feddab0200_0, v000001feddab0a20_0, v000001fedda540b0_0, v000001feddab1420_0;
E_000001fedda43b70/2 .event anyedge, v000001feddab1600_0, v000001feddab19c0_0, v000001feddab1380_0, v000001feddab1b00_0;
E_000001fedda43b70/3 .event anyedge, v000001feddab0700_0, v000001feddab0160_0, v000001feddab08e0_0, v000001feddab0e80_0;
E_000001fedda43b70/4 .event anyedge, v000001feddab1ce0_0;
E_000001fedda43b70 .event/or E_000001fedda43b70/0, E_000001fedda43b70/1, E_000001fedda43b70/2, E_000001fedda43b70/3, E_000001fedda43b70/4;
S_000001fedd938230 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_000001fedd962000;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v000001feddab0f20_0 .net "EX_branchPC", 31 0, v000001feddab16a0_0;  alias, 1 drivers
v000001feddab1e20_0 .net "EX_branchTarget", 31 0, v000001feddac3580_0;  alias, 1 drivers
v000001feddab14c0_0 .var "EX_is_Branch_Taken", 0 0;
v000001feddab0fc0_0 .net "Input_EX_controlBus", 21 0, v000001feddac47a0_0;  alias, 1 drivers
v000001feddab0980_0 .net "Operand_EX_A", 31 0, v000001feddac4660_0;  alias, 1 drivers
v000001feddab0c00_0 .net "flags", 1 0, v000001fedda54b50_0;  alias, 1 drivers
v000001feddab1240_0 .var "isBeq", 0 0;
v000001feddab1060_0 .var "isBgt", 0 0;
v000001feddab00c0_0 .var "isRet", 0 0;
v000001feddab1d80_0 .var "isUbranch", 0 0;
E_000001fedda43fb0/0 .event anyedge, v000001feddab0fc0_0, v000001feddab1240_0, v000001fedda54b50_0, v000001feddab1060_0;
E_000001fedda43fb0/1 .event anyedge, v000001feddab1d80_0;
E_000001fedda43fb0 .event/or E_000001fedda43fb0/0, E_000001fedda43fb0/1;
S_000001fedd9383c0 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_000001fedd938230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001fedda43f70 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001feddab1100_0 .net "input0", 31 0, v000001feddac3580_0;  alias, 1 drivers
v000001feddab0020_0 .net "input1", 31 0, v000001feddac4660_0;  alias, 1 drivers
v000001feddab16a0_0 .var "output_y", 31 0;
v000001feddab0de0_0 .net "selectLine", 0 0, v000001feddab00c0_0;  1 drivers
E_000001fedda441f0 .event anyedge, v000001feddab0de0_0, v000001fedda54290_0, v000001feddab1100_0;
S_000001fedd9410d0 .scope module, "MA_cycle" "MA_stage" 4 230, 9 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /INPUT 32 "readData";
    .port_info 6 /OUTPUT 32 "output_MA_PC";
    .port_info 7 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "output_MA_IR";
    .port_info 9 /OUTPUT 22 "output_MA_controlBus";
    .port_info 10 /OUTPUT 32 "MA_Ld_Result";
    .port_info 11 /OUTPUT 32 "MDR";
    .port_info 12 /OUTPUT 1 "MA_writeEnable";
v000001feddab1ba0_0 .var "MAR", 31 0;
v000001feddab03e0_0 .var "MA_Ld_Result", 31 0;
v000001feddab02a0_0 .var "MA_writeEnable", 0 0;
v000001feddab1ec0_0 .var "MDR", 31 0;
v000001feddab0340_0 .net "input_MA_ALU_Result", 31 0, v000001feddac1d20_0;  alias, 1 drivers
v000001feddab0660_0 .net "input_MA_IR", 31 0, v000001feddac07e0_0;  alias, 1 drivers
v000001feddab0840_0 .net "input_MA_PC", 31 0, v000001feddac1e60_0;  alias, 1 drivers
v000001feddab0ac0_0 .net "input_MA_controlBus", 21 0, v000001feddac1320_0;  alias, 1 drivers
v000001feddab0b60_0 .net "input_MA_op2", 31 0, v000001feddac0420_0;  alias, 1 drivers
v000001feddabef50_0 .var "isLd", 0 0;
v000001feddabf810_0 .var "isSt", 0 0;
v000001feddabe4b0_0 .var "output_MA_ALU_Result", 31 0;
v000001feddabeeb0_0 .var "output_MA_IR", 31 0;
v000001feddabf630_0 .var "output_MA_PC", 31 0;
v000001feddabf6d0_0 .var "output_MA_controlBus", 21 0;
v000001feddabe5f0_0 .net "readData", 31 0, v000001feddac1a00_0;  alias, 1 drivers
E_000001fedda43930/0 .event anyedge, v000001feddab0ac0_0, v000001feddabf810_0, v000001feddab0340_0, v000001feddab0b60_0;
E_000001fedda43930/1 .event anyedge, v000001feddab0840_0, v000001feddab0660_0, v000001feddabe5f0_0;
E_000001fedda43930 .event/or E_000001fedda43930/0, E_000001fedda43930/1;
S_000001fedd941260 .scope module, "OperandFetch" "OF_stage" 4 160, 10 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Input_OF_PC";
    .port_info 2 /INPUT 32 "Input_OF_IR";
    .port_info 3 /INPUT 22 "Input_OF_controlBus";
    .port_info 4 /INPUT 32 "op1";
    .port_info 5 /INPUT 32 "op2";
    .port_info 6 /OUTPUT 32 "output_OF_PC";
    .port_info 7 /OUTPUT 32 "branchTarget";
    .port_info 8 /OUTPUT 32 "Operand_A";
    .port_info 9 /OUTPUT 32 "Operand_B";
    .port_info 10 /OUTPUT 32 "Operand_2";
    .port_info 11 /OUTPUT 32 "output_OF_IR";
    .port_info 12 /OUTPUT 4 "isStore_result";
    .port_info 13 /OUTPUT 4 "isReturn_result";
    .port_info 14 /OUTPUT 22 "Output_OF_controlBus";
v000001feddabf4f0_0 .net "Input_OF_IR", 31 0, v000001feddac4160_0;  alias, 1 drivers
v000001feddabf9f0_0 .net "Input_OF_PC", 31 0, v000001feddac3c60_0;  alias, 1 drivers
v000001feddabe2d0_0 .net "Input_OF_controlBus", 21 0, v000001feddac0e20_0;  alias, 1 drivers
v000001feddabf1d0_0 .var "Operand_2", 31 0;
v000001feddabf270_0 .var "Operand_A", 31 0;
v000001feddabfef0_0 .net "Operand_B", 31 0, v000001feddabeaf0_0;  alias, 1 drivers
v000001feddabf8b0_0 .var "Output_OF_controlBus", 21 0;
v000001feddabf310_0 .net "branchTarget", 31 0, v000001feddabec30_0;  alias, 1 drivers
v000001feddabfa90_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddabe230_0 .net "immediateVlaue", 31 0, v000001feddabf130_0;  1 drivers
v000001feddabe370_0 .var "isImmediate", 0 0;
v000001feddabfb30_0 .var "isReturn", 0 0;
v000001feddabf3b0_0 .net "isReturn_result", 3 0, v000001feddabfdb0_0;  alias, 1 drivers
v000001feddabfbd0_0 .var "isStore", 0 0;
v000001feddabfc70_0 .net "isStore_result", 3 0, v000001feddabeff0_0;  alias, 1 drivers
v000001feddabfd10_0 .net "op1", 31 0, v000001feddac65a0_0;  alias, 1 drivers
v000001feddabfe50_0 .net "op2", 31 0, v000001feddac6820_0;  alias, 1 drivers
v000001feddabe0f0_0 .var "output_OF_IR", 31 0;
v000001feddabea50_0 .var "output_OF_PC", 31 0;
v000001feddabe190_0 .var "ra", 3 0;
v000001feddabe410_0 .var "rd", 3 0;
v000001feddabe7d0_0 .var "rs1", 3 0;
v000001feddabe870_0 .var "rs2", 3 0;
E_000001fedda43a30/0 .event anyedge, v000001feddabeb90_0, v000001feddabe2d0_0, v000001feddabf590_0, v000001feddabe550_0;
E_000001fedda43a30/1 .event anyedge, v000001feddabfd10_0;
E_000001fedda43a30 .event/or E_000001fedda43a30/0, E_000001fedda43a30/1;
S_000001fedd9518a0 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 44, 11 1 0, S_000001fedd941260;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v000001feddabf130_0 .var "Immx", 31 0;
v000001feddabec30_0 .var "branchTarget", 31 0;
v000001feddabecd0_0 .net "hModifier", 0 0, L_000001feddace7c0;  1 drivers
v000001feddabf590_0 .net "input_OF_PC", 31 0, v000001feddac3c60_0;  alias, 1 drivers
v000001feddabeb90_0 .net "instruction", 31 0, v000001feddac4160_0;  alias, 1 drivers
v000001feddabf450_0 .var "tempBranchTarget", 31 0;
v000001feddabed70_0 .net "uModifier", 0 0, L_000001feddacefe0;  1 drivers
E_000001fedda44030 .event anyedge, v000001feddabed70_0, v000001feddabecd0_0, v000001feddabeb90_0;
E_000001fedda432f0 .event anyedge, v000001feddabeb90_0, v000001feddabf450_0, v000001feddabf590_0;
L_000001feddacefe0 .part v000001feddac4160_0, 16, 1;
L_000001feddace7c0 .part v000001feddac4160_0, 17, 1;
S_000001fedd951a30 .scope module, "isImmediate_mux" "mux_2x1" 10 52, 8 1 0, S_000001fedd941260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001fedda43ab0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001feddabe550_0 .net "input0", 31 0, v000001feddac6820_0;  alias, 1 drivers
v000001feddabee10_0 .net "input1", 31 0, v000001feddabf130_0;  alias, 1 drivers
v000001feddabeaf0_0 .var "output_y", 31 0;
v000001feddabf770_0 .net "selectLine", 0 0, v000001feddabe370_0;  1 drivers
E_000001fedda44070 .event anyedge, v000001feddabf770_0, v000001feddabf130_0, v000001feddabe550_0;
S_000001fedd973d40 .scope module, "isRet_Mux" "mux_2x1" 10 37, 8 1 0, S_000001fedd941260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001fedda440b0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001feddabe690_0 .net "input0", 3 0, v000001feddabe7d0_0;  1 drivers
v000001feddabe730_0 .net "input1", 3 0, v000001feddabe190_0;  1 drivers
v000001feddabfdb0_0 .var "output_y", 3 0;
v000001feddabe050_0 .net "selectLine", 0 0, v000001feddabfb30_0;  1 drivers
E_000001fedda43af0 .event anyedge, v000001feddabe050_0, v000001feddabe730_0, v000001feddabe690_0;
S_000001fedd973ed0 .scope module, "isStore_mux" "mux_2x1" 10 30, 8 1 0, S_000001fedd941260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001fedda43bf0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001feddabf950_0 .net "input0", 3 0, v000001feddabe870_0;  1 drivers
v000001feddabe9b0_0 .net "input1", 3 0, v000001feddabe410_0;  1 drivers
v000001feddabeff0_0 .var "output_y", 3 0;
v000001feddabf090_0 .net "selectLine", 0 0, v000001feddabfbd0_0;  1 drivers
E_000001fedda436f0 .event anyedge, v000001feddabf090_0, v000001feddabe9b0_0, v000001feddabf950_0;
S_000001fedd949f30 .scope module, "controlUnit" "Control_Unit" 4 154, 12 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v000001feddabe910_0 .var "I", 0 0;
v000001feddac0ec0_0 .net "Input_OF_IR", 31 0, v000001feddac4160_0;  alias, 1 drivers
v000001feddac0e20_0 .var "controlBus", 21 0;
v000001feddac0920_0 .var "isAdd", 0 0;
v000001feddac0b00_0 .var "isAnd", 0 0;
v000001feddac1820_0 .var "isAsr", 0 0;
v000001feddac04c0_0 .var "isBeq", 0 0;
v000001feddac0060_0 .var "isBgt", 0 0;
v000001feddac1dc0_0 .var "isCall", 0 0;
v000001feddac1f00_0 .var "isCmp", 0 0;
v000001feddac16e0_0 .var "isDiv", 0 0;
v000001feddac0ba0_0 .var "isImmediate", 0 0;
v000001feddac1460_0 .var "isLd", 0 0;
v000001feddac0d80_0 .var "isLsl", 0 0;
v000001feddac1140_0 .var "isLsr", 0 0;
v000001feddac13c0_0 .var "isMod", 0 0;
v000001feddac06a0_0 .var "isMov", 0 0;
v000001feddac0f60_0 .var "isMul", 0 0;
v000001feddac0560_0 .var "isNot", 0 0;
v000001feddac18c0_0 .var "isOr", 0 0;
v000001feddac0ce0_0 .var "isRet", 0 0;
v000001feddac1000_0 .var "isSt", 0 0;
v000001feddac15a0_0 .var "isSub", 0 0;
v000001feddac01a0_0 .var "isUbranch", 0 0;
v000001feddac10a0_0 .var "isWb", 0 0;
v000001feddac1960_0 .var "op1", 0 0;
v000001feddac0100_0 .var "op2", 0 0;
v000001feddac11e0_0 .var "op3", 0 0;
v000001feddac1500_0 .var "op4", 0 0;
v000001feddac1640_0 .var "op5", 0 0;
v000001feddac1280_0 .net "reset", 0 0, v000001feddac8bf0_0;  alias, 1 drivers
E_000001fedda441b0/0 .event anyedge, v000001feddabeb90_0, v000001feddac1640_0, v000001feddac1500_0, v000001feddac11e0_0;
E_000001fedda441b0/1 .event anyedge, v000001feddac0100_0, v000001feddac1960_0, v000001feddabe910_0, v000001feddac06a0_0;
E_000001fedda441b0/2 .event anyedge, v000001feddac0560_0, v000001feddac0b00_0, v000001feddac18c0_0, v000001feddac1820_0;
E_000001fedda441b0/3 .event anyedge, v000001feddac1140_0, v000001feddac0d80_0, v000001feddac13c0_0, v000001feddac16e0_0;
E_000001fedda441b0/4 .event anyedge, v000001feddac0f60_0, v000001feddac1f00_0, v000001feddac15a0_0, v000001feddac0920_0;
E_000001fedda441b0/5 .event anyedge, v000001feddac1dc0_0, v000001feddac01a0_0, v000001feddac10a0_0, v000001feddac0ba0_0;
E_000001fedda441b0/6 .event anyedge, v000001feddac0ce0_0, v000001feddac0060_0, v000001feddac04c0_0, v000001feddac1460_0;
E_000001fedda441b0/7 .event anyedge, v000001feddac1000_0;
E_000001fedda441b0 .event/or E_000001fedda441b0/0, E_000001fedda441b0/1, E_000001fedda441b0/2, E_000001fedda441b0/3, E_000001fedda441b0/4, E_000001fedda441b0/5, E_000001fedda441b0/6, E_000001fedda441b0/7;
E_000001fedda44230 .event posedge, v000001feddac1280_0;
S_000001fedd94a0c0 .scope module, "data_memory" "memory" 4 125, 13 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v000001feddac1780_0 .net "address", 31 0, v000001feddabe4b0_0;  alias, 1 drivers
v000001feddac0240_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac0600_0 .var/i "i", 31 0;
v000001feddac02e0 .array "memory", 536870912 0, 7 0;
v000001feddac1a00_0 .var "readData", 31 0;
v000001feddac0740_0 .net "reset", 0 0, v000001feddac8bf0_0;  alias, 1 drivers
v000001feddac1aa0_0 .net "writeData", 31 0, v000001feddab1ec0_0;  alias, 1 drivers
v000001feddac1b40_0 .net "writeEnable", 0 0, v000001feddab02a0_0;  alias, 1 drivers
E_000001fedda432b0 .event negedge, v000001feddabfa90_0;
S_000001fedd946fe0 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 216, 14 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v000001feddac0380_0 .net "ALU_Result", 31 0, v000001fedda540b0_0;  alias, 1 drivers
v000001feddac1be0_0 .net "EX_op2", 31 0, v000001feddab1880_0;  alias, 1 drivers
v000001feddac1c80_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac1d20_0 .var "input_MA_ALU_Result", 31 0;
v000001feddac07e0_0 .var "input_MA_IR", 31 0;
v000001feddac1e60_0 .var "input_MA_PC", 31 0;
v000001feddac1320_0 .var "input_MA_controlBus", 21 0;
v000001feddac0420_0 .var "input_MA_op2", 31 0;
v000001feddac0880_0 .net "output_EX_IR", 31 0, v000001feddab17e0_0;  alias, 1 drivers
v000001feddac09c0_0 .net "output_EX_PC", 31 0, v000001feddab1920_0;  alias, 1 drivers
v000001feddac0a60_0 .net "output_EX_controlBus", 21 0, v000001feddab1a60_0;  alias, 1 drivers
S_000001fedd947170 .scope module, "iFetch" "IF_cycle" 4 136, 15 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /OUTPUT 32 "IR";
    .port_info 6 /OUTPUT 32 "outputPC";
v000001feddac4e80_0 .net "IR", 31 0, v000001feddac4520_0;  alias, 1 drivers
v000001feddac4ca0_0 .var "PC", 31 0;
L_000001feddad00a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001feddac3f80_0 .net/2u *"_ivl_0", 31 0, L_000001feddad00a8;  1 drivers
v000001feddac4980_0 .var "address", 31 0;
v000001feddac39e0_0 .net "branchPC", 31 0, v000001feddab16a0_0;  alias, 1 drivers
v000001feddac3b20_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac3620_0 .net "inputPC", 31 0, v000001feddac9410_0;  alias, 1 drivers
v000001feddac3440_0 .net "is_Branch_Taken", 0 0, v000001feddab14c0_0;  alias, 1 drivers
v000001feddac48e0_0 .net "mux_nextPC", 31 0, v000001feddac33a0_0;  1 drivers
v000001feddac4340_0 .var "outputPC", 31 0;
v000001feddac3bc0_0 .net "reset", 0 0, v000001feddac8bf0_0;  alias, 1 drivers
E_000001fedda43370/0 .event negedge, v000001feddabfa90_0;
E_000001fedda43370/1 .event posedge, v000001feddac1280_0;
E_000001fedda43370 .event/or E_000001fedda43370/0, E_000001fedda43370/1;
L_000001feddacf1c0 .arith/sum 32, v000001feddac4ca0_0, L_000001feddad00a8;
S_000001feddac2070 .scope module, "iMemory" "InstructionMemory" 15 27, 16 2 0, S_000001fedd947170;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000001feddac0c40_0 .net "address", 31 0, v000001feddac4980_0;  1 drivers
v000001feddac4020_0 .var/i "file", 31 0;
v000001feddac3080_0 .var/i "i", 31 0;
v000001feddac4520_0 .var "instruction", 31 0;
v000001feddac4f20 .array "instructionMemory", 4095 0, 7 0;
v000001feddac3300_0 .var/i "readResult", 31 0;
v000001feddac4b60_0 .var "temp", 31 0;
E_000001fedda433b0 .event anyedge, v000001feddac0c40_0;
S_000001feddac2840 .scope module, "pc_mux" "mux_2x1" 15 15, 8 1 0, S_000001fedd947170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001fedda43770 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v000001feddac3ee0_0 .net "input0", 31 0, L_000001feddacf1c0;  1 drivers
v000001feddac3260_0 .net "input1", 31 0, v000001feddab16a0_0;  alias, 1 drivers
v000001feddac33a0_0 .var "output_y", 31 0;
v000001feddac40c0_0 .net "selectLine", 0 0, v000001feddab14c0_0;  alias, 1 drivers
E_000001fedda437b0 .event anyedge, v000001feddab14c0_0, v000001feddab16a0_0, v000001feddac3ee0_0;
S_000001feddac2cf0 .scope module, "latch_if_of" "IF_OF_Latch" 4 146, 17 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /OUTPUT 32 "Input_OF_PC";
    .port_info 4 /OUTPUT 32 "OF_instruction";
v000001feddac4ac0_0 .net "IF_instruction", 31 0, v000001feddac4520_0;  alias, 1 drivers
v000001feddac3c60_0 .var "Input_OF_PC", 31 0;
v000001feddac4160_0 .var "OF_instruction", 31 0;
v000001feddac4d40_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac3120_0 .net "output_IF_PC", 31 0, v000001feddac4340_0;  alias, 1 drivers
S_000001feddac2390 .scope module, "ma_ra_latch" "MA_RW_Latch" 4 247, 18 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_MA_PC";
    .port_info 2 /INPUT 32 "output_MA_ALU_Result";
    .port_info 3 /INPUT 32 "output_MA_IR";
    .port_info 4 /INPUT 22 "output_MA_controlBus";
    .port_info 5 /INPUT 32 "MA_Ld_Result";
    .port_info 6 /OUTPUT 32 "input_RW_PC";
    .port_info 7 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 8 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 9 /OUTPUT 32 "input_RW_IR";
    .port_info 10 /OUTPUT 22 "input_RW_controlBus";
v000001feddac31c0_0 .net "MA_Ld_Result", 31 0, v000001feddab03e0_0;  alias, 1 drivers
v000001feddac34e0_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac42a0_0 .var "input_RW_ALU_Result", 31 0;
v000001feddac3940_0 .var "input_RW_IR", 31 0;
v000001feddac45c0_0 .var "input_RW_Ld_Result", 31 0;
v000001feddac3d00_0 .var "input_RW_PC", 31 0;
v000001feddac43e0_0 .var "input_RW_controlBus", 21 0;
v000001feddac36c0_0 .net "output_MA_ALU_Result", 31 0, v000001feddabe4b0_0;  alias, 1 drivers
v000001feddac4200_0 .net "output_MA_IR", 31 0, v000001feddabeeb0_0;  alias, 1 drivers
v000001feddac4a20_0 .net "output_MA_PC", 31 0, v000001feddabf630_0;  alias, 1 drivers
v000001feddac3800_0 .net "output_MA_controlBus", 21 0, v000001feddabf6d0_0;  alias, 1 drivers
S_000001feddac2520 .scope module, "of_ex_latch" "OF_EX_Latch" 4 179, 19 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /OUTPUT 32 "input_EX_PC";
    .port_info 9 /OUTPUT 32 "EX_branchTarget";
    .port_info 10 /OUTPUT 32 "Operand_EX_A";
    .port_info 11 /OUTPUT 32 "Operand_EX_B";
    .port_info 12 /OUTPUT 32 "Operand_EX_2";
    .port_info 13 /OUTPUT 32 "input_EX_IR";
    .port_info 14 /OUTPUT 22 "Input_EX_controlBus";
v000001feddac3580_0 .var "EX_branchTarget", 31 0;
v000001feddac47a0_0 .var "Input_EX_controlBus", 21 0;
v000001feddac4480_0 .net "OF_branchTarget", 31 0, v000001feddabec30_0;  alias, 1 drivers
v000001feddac3760_0 .var "Operand_EX_2", 31 0;
v000001feddac4660_0 .var "Operand_EX_A", 31 0;
v000001feddac4700_0 .var "Operand_EX_B", 31 0;
v000001feddac4840_0 .net "Operand_OF_2", 31 0, v000001feddabf1d0_0;  alias, 1 drivers
v000001feddac4c00_0 .net "Operand_OF_A", 31 0, v000001feddabf270_0;  alias, 1 drivers
v000001feddac4de0_0 .net "Operand_OF_B", 31 0, v000001feddabeaf0_0;  alias, 1 drivers
v000001feddac38a0_0 .net "Output_OF_controlBus", 21 0, v000001feddabf8b0_0;  alias, 1 drivers
v000001feddac3a80_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac3da0_0 .var "input_EX_IR", 31 0;
v000001feddac3e40_0 .var "input_EX_PC", 31 0;
v000001feddac7540_0 .net "output_OF_IR", 31 0, v000001feddabe0f0_0;  alias, 1 drivers
v000001feddac6960_0 .net "output_OF_PC", 31 0, v000001feddabea50_0;  alias, 1 drivers
S_000001feddac2e80 .scope module, "r_File_processor" "registerFile" 4 111, 20 3 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "op1";
    .port_info 4 /INPUT 4 "op2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "output_register_file";
v000001feddac7a40_0 .net "clk", 0 0, v000001feddacc210_0;  alias, 1 drivers
v000001feddac6f00_0 .net "dReg", 3 0, v000001feddac7680_0;  alias, 1 drivers
v000001feddac6280_0 .var/i "k", 31 0;
v000001feddac6a00_0 .net "op1", 3 0, v000001feddabfdb0_0;  alias, 1 drivers
v000001feddac7e00_0 .net "op2", 3 0, v000001feddabeff0_0;  alias, 1 drivers
v000001feddac60a0_0 .var "output_register_file", 31 0;
v000001feddac65a0_0 .var "rdData1", 31 0;
v000001feddac6820_0 .var "rdData2", 31 0;
v000001feddac79a0 .array "registerfile", 15 0, 31 0;
v000001feddac6fa0_0 .net "reset", 0 0, v000001feddac8bf0_0;  alias, 1 drivers
v000001feddac7040_0 .var "temp", 0 0;
v000001feddac6140_0 .net "wrData", 31 0, v000001feddac70e0_0;  alias, 1 drivers
v000001feddac7cc0_0 .net "writeEnable", 0 0, v000001feddac7c20_0;  alias, 1 drivers
E_000001fedda44270/0 .event anyedge, v000001feddac1280_0, v000001feddac7cc0_0, v000001feddac6f00_0, v000001feddac6140_0;
v000001feddac79a0_0 .array/port v000001feddac79a0, 0;
v000001feddac79a0_1 .array/port v000001feddac79a0, 1;
v000001feddac79a0_2 .array/port v000001feddac79a0, 2;
v000001feddac79a0_3 .array/port v000001feddac79a0, 3;
E_000001fedda44270/1 .event anyedge, v000001feddac79a0_0, v000001feddac79a0_1, v000001feddac79a0_2, v000001feddac79a0_3;
v000001feddac79a0_4 .array/port v000001feddac79a0, 4;
v000001feddac79a0_5 .array/port v000001feddac79a0, 5;
v000001feddac79a0_6 .array/port v000001feddac79a0, 6;
v000001feddac79a0_7 .array/port v000001feddac79a0, 7;
E_000001fedda44270/2 .event anyedge, v000001feddac79a0_4, v000001feddac79a0_5, v000001feddac79a0_6, v000001feddac79a0_7;
v000001feddac79a0_8 .array/port v000001feddac79a0, 8;
v000001feddac79a0_9 .array/port v000001feddac79a0, 9;
v000001feddac79a0_10 .array/port v000001feddac79a0, 10;
v000001feddac79a0_11 .array/port v000001feddac79a0, 11;
E_000001fedda44270/3 .event anyedge, v000001feddac79a0_8, v000001feddac79a0_9, v000001feddac79a0_10, v000001feddac79a0_11;
v000001feddac79a0_12 .array/port v000001feddac79a0, 12;
v000001feddac79a0_13 .array/port v000001feddac79a0, 13;
v000001feddac79a0_14 .array/port v000001feddac79a0, 14;
v000001feddac79a0_15 .array/port v000001feddac79a0, 15;
E_000001fedda44270/4 .event anyedge, v000001feddac79a0_12, v000001feddac79a0_13, v000001feddac79a0_14, v000001feddac79a0_15;
E_000001fedda44270 .event/or E_000001fedda44270/0, E_000001fedda44270/1, E_000001fedda44270/2, E_000001fedda44270/3, E_000001fedda44270/4;
E_000001fedda44830/0 .event anyedge, v000001feddabfdb0_0, v000001feddac79a0_0, v000001feddac79a0_1, v000001feddac79a0_2;
E_000001fedda44830/1 .event anyedge, v000001feddac79a0_3, v000001feddac79a0_4, v000001feddac79a0_5, v000001feddac79a0_6;
E_000001fedda44830/2 .event anyedge, v000001feddac79a0_7, v000001feddac79a0_8, v000001feddac79a0_9, v000001feddac79a0_10;
E_000001fedda44830/3 .event anyedge, v000001feddac79a0_11, v000001feddac79a0_12, v000001feddac79a0_13, v000001feddac79a0_14;
E_000001fedda44830/4 .event anyedge, v000001feddac79a0_15, v000001feddabeff0_0;
E_000001fedda44830 .event/or E_000001fedda44830/0, E_000001fedda44830/1, E_000001fedda44830/2, E_000001fedda44830/3, E_000001fedda44830/4;
S_000001feddac29d0 .scope module, "rw_stage" "RW_stage" 4 261, 21 1 0, S_000001fedd932500;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_RW_PC";
    .port_info 1 /INPUT 32 "input_RW_Ld_Result";
    .port_info 2 /INPUT 32 "input_RW_ALU_Result";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /INPUT 22 "input_RW_controlBus";
    .port_info 5 /OUTPUT 32 "RW_Data_value";
    .port_info 6 /OUTPUT 4 "RW_rd";
    .port_info 7 /OUTPUT 1 "RW_isWb";
v000001feddac7ae0_0 .net "RW_Data_value", 31 0, v000001feddac70e0_0;  alias, 1 drivers
v000001feddac7c20_0 .var "RW_isWb", 0 0;
v000001feddac7220_0 .net "RW_rd", 3 0, v000001feddac7680_0;  alias, 1 drivers
L_000001feddad00f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001feddac6aa0_0 .net/2u *"_ivl_0", 31 0, L_000001feddad00f0;  1 drivers
v000001feddac7720_0 .net "input_RW_ALU_Result", 31 0, v000001feddac42a0_0;  alias, 1 drivers
v000001feddac75e0_0 .net "input_RW_IR", 31 0, v000001feddac3940_0;  alias, 1 drivers
v000001feddac7ea0_0 .net "input_RW_Ld_Result", 31 0, v000001feddac45c0_0;  alias, 1 drivers
v000001feddac6b40_0 .net "input_RW_PC", 31 0, v000001feddac3d00_0;  alias, 1 drivers
v000001feddac6640_0 .net "input_RW_controlBus", 21 0, v000001feddac43e0_0;  alias, 1 drivers
v000001feddac7f40_0 .var "isCall", 0 0;
v000001feddac77c0_0 .var "isLd", 0 0;
v000001feddac61e0_0 .var "mux_selectLines", 1 0;
v000001feddac7180_0 .var "ra", 3 0;
v000001feddac6780_0 .var "rd", 3 0;
E_000001fedda444f0 .event anyedge, v000001feddac43e0_0, v000001feddac3940_0, v000001feddac7d60_0, v000001feddac77c0_0;
L_000001feddacfc60 .arith/sum 32, v000001feddac3d00_0, L_000001feddad00f0;
S_000001feddac2200 .scope module, "isCall_mux" "mux_2x1" 21 28, 8 1 0, S_000001feddac29d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_000001fedda44e30 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v000001feddac6320_0 .net "input0", 3 0, v000001feddac6780_0;  1 drivers
v000001feddac72c0_0 .net "input1", 3 0, v000001feddac7180_0;  1 drivers
v000001feddac7680_0 .var "output_y", 3 0;
v000001feddac7d60_0 .net "selectLine", 0 0, v000001feddac7f40_0;  1 drivers
E_000001fedda44e70 .event anyedge, v000001feddac7d60_0, v000001feddac72c0_0, v000001feddac6320_0;
S_000001feddac26b0 .scope module, "isLD_or_isCall_MUX" "mux_3x1" 21 20, 22 1 0, S_000001feddac29d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 32 "input2";
    .port_info 4 /INPUT 2 "selectLine";
P_000001fedda449f0 .param/l "regSize" 0 22 1, +C4<00000000000000000000000000100000>;
v000001feddac68c0_0 .net "input0", 31 0, v000001feddac42a0_0;  alias, 1 drivers
v000001feddac7b80_0 .net "input1", 31 0, v000001feddac45c0_0;  alias, 1 drivers
v000001feddac6d20_0 .net "input2", 31 0, L_000001feddacfc60;  1 drivers
v000001feddac70e0_0 .var "output_y", 31 0;
v000001feddac6c80_0 .net "selectLine", 1 0, v000001feddac61e0_0;  1 drivers
E_000001fedda448f0 .event anyedge, v000001feddac6c80_0, v000001feddac42a0_0, v000001feddac45c0_0, v000001feddac6d20_0;
    .scope S_000001fedd9c2860;
T_0 ;
    %wait E_000001fedda43eb0;
    %load/vec4 v000001fedda53f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000001fedda53ed0_0;
    %store/vec4 v000001fedda54470_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fedda54830_0;
    %store/vec4 v000001fedda54470_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001feddac2e80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feddac7040_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_000001feddac2e80;
T_2 ;
    %wait E_000001fedda44830;
    %load/vec4 v000001feddac6a00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001feddac79a0, 4;
    %store/vec4 v000001feddac65a0_0, 0, 32;
    %load/vec4 v000001feddac7e00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001feddac79a0, 4;
    %store/vec4 v000001feddac6820_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001feddac2e80;
T_3 ;
    %wait E_000001fedda44270;
    %load/vec4 v000001feddac6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feddac6280_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001feddac6280_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001feddac6280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac79a0, 0, 4;
    %load/vec4 v000001feddac6280_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feddac6280_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001feddac7cc0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v000001feddac6f00_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v000001feddac6f00_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001feddac6140_0;
    %load/vec4 v000001feddac6f00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac79a0, 0, 4;
T_3.4 ;
    %load/vec4 v000001feddac6f00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001feddac79a0, 4;
    %assign/vec4 v000001feddac60a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001fedd94a0c0;
T_4 ;
    %wait E_000001fedda432b0;
    %load/vec4 v000001feddac1780_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001feddac02e0, 4;
    %load/vec4 v000001feddac1780_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001feddac02e0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1780_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001feddac02e0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001feddac1780_0;
    %load/vec4a v000001feddac02e0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001feddac1a00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fedd94a0c0;
T_5 ;
    %wait E_000001fedda432b0;
    %load/vec4 v000001feddac1b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001feddac1aa0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v000001feddac1780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac02e0, 0, 4;
    %load/vec4 v000001feddac1aa0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001feddac1780_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac02e0, 0, 4;
    %load/vec4 v000001feddac1aa0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001feddac1780_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac02e0, 0, 4;
    %load/vec4 v000001feddac1aa0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001feddac1780_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac02e0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fedd94a0c0;
T_6 ;
    %wait E_000001fedda44230;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feddac0600_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001feddac0600_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001feddac0600_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001feddac02e0, 0, 4;
    %load/vec4 v000001feddac0600_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feddac0600_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001feddac2840;
T_7 ;
    %wait E_000001fedda437b0;
    %load/vec4 v000001feddac40c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001feddac3260_0;
    %store/vec4 v000001feddac33a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001feddac3ee0_0;
    %store/vec4 v000001feddac33a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001feddac2070;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v000001feddac4020_0, 0, 32;
    %load/vec4 v000001feddac4020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001feddac3080_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v000001feddac4020_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v000001feddac4020_0, "%h\012", v000001feddac4b60_0 {0 0 0};
    %store/vec4 v000001feddac3300_0, 0, 32;
    %load/vec4 v000001feddac3300_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001feddac4b60_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v000001feddac3080_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v000001feddac4b60_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001feddac3080_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001feddac4f20, 4, 0;
    %load/vec4 v000001feddac4b60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001feddac3080_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001feddac4f20, 4, 0;
    %load/vec4 v000001feddac4b60_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001feddac3080_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001feddac4f20, 4, 0;
    %load/vec4 v000001feddac4b60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000001feddac3080_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v000001feddac4f20, 4, 0;
    %load/vec4 v000001feddac3080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001feddac3080_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v000001feddac4020_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001feddac4f20, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001feddac4f20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001feddac4f20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001feddac4f20, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_000001feddac2070;
T_9 ;
    %wait E_000001fedda433b0;
    %load/vec4 v000001feddac0c40_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001feddac4f20, 4;
    %load/vec4 v000001feddac0c40_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001feddac4f20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0c40_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001feddac4f20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000001feddac0c40_0;
    %load/vec4a v000001feddac4f20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001feddac4520_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001fedd947170;
T_10 ;
    %wait E_000001fedda43370;
    %load/vec4 v000001feddac3bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001feddac4ca0_0, 0;
    %vpi_call 15 38 "$display", "Resetting everything" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001feddac4ca0_0;
    %assign/vec4 v000001feddac4980_0, 0;
    %load/vec4 v000001feddac4ca0_0;
    %assign/vec4 v000001feddac4340_0, 0;
    %load/vec4 v000001feddac48e0_0;
    %assign/vec4 v000001feddac4ca0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001feddac2cf0;
T_11 ;
    %wait E_000001fedda432b0;
    %load/vec4 v000001feddac3120_0;
    %assign/vec4 v000001feddac3c60_0, 0;
    %load/vec4 v000001feddac4ac0_0;
    %assign/vec4 v000001feddac4160_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fedd949f30;
T_12 ;
    %wait E_000001fedda44230;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v000001feddac0e20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fedd949f30;
T_13 ;
    %wait E_000001fedda441b0;
    %load/vec4 v000001feddac0ec0_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v000001feddabe910_0, 0;
    %load/vec4 v000001feddac0ec0_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v000001feddac1960_0, 0;
    %load/vec4 v000001feddac0ec0_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v000001feddac0100_0, 0;
    %load/vec4 v000001feddac0ec0_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v000001feddac11e0_0, 0;
    %load/vec4 v000001feddac0ec0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v000001feddac1500_0, 0;
    %load/vec4 v000001feddac0ec0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001feddac1640_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac1000_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac1460_0, 0;
    %load/vec4 v000001feddac1640_0;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac04c0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac0060_0, 0;
    %load/vec4 v000001feddac1640_0;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac0ce0_0, 0;
    %load/vec4 v000001feddabe910_0;
    %assign/vec4 v000001feddac0ba0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %load/vec4 v000001feddac1500_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v000001feddac1640_0;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v000001feddac10a0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %load/vec4 v000001feddac0100_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v000001feddac11e0_0;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v000001feddac01a0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac1dc0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v000001feddac0920_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac15a0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac1f00_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac0f60_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac16e0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac13c0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac0d80_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac1140_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac1820_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac18c0_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %inv;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %and;
    %load/vec4 v000001feddac0100_0;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac0b00_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %inv;
    %and;
    %assign/vec4 v000001feddac0560_0, 0;
    %load/vec4 v000001feddac1640_0;
    %inv;
    %load/vec4 v000001feddac1500_0;
    %and;
    %load/vec4 v000001feddac11e0_0;
    %inv;
    %and;
    %load/vec4 v000001feddac0100_0;
    %inv;
    %and;
    %load/vec4 v000001feddac1960_0;
    %and;
    %assign/vec4 v000001feddac06a0_0, 0;
    %load/vec4 v000001feddac06a0_0;
    %load/vec4 v000001feddac0560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0b00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac18c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac13c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac16e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0f60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac15a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0920_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1dc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac01a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac10a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac0060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001feddac1000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001feddac0e20_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fedd973ed0;
T_14 ;
    %wait E_000001fedda436f0;
    %load/vec4 v000001feddabf090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v000001feddabe9b0_0;
    %store/vec4 v000001feddabeff0_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001feddabf950_0;
    %store/vec4 v000001feddabeff0_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fedd973d40;
T_15 ;
    %wait E_000001fedda43af0;
    %load/vec4 v000001feddabe050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000001feddabe730_0;
    %store/vec4 v000001feddabfdb0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001feddabe690_0;
    %store/vec4 v000001feddabfdb0_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001fedd9518a0;
T_16 ;
    %wait E_000001fedda432f0;
    %load/vec4 v000001feddabeb90_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001feddabf450_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001feddabf450_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001feddabf450_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001feddabf450_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v000001feddabf450_0;
    %load/vec4 v000001feddabf590_0;
    %add;
    %assign/vec4 v000001feddabec30_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001fedd9518a0;
T_17 ;
    %wait E_000001fedda44030;
    %load/vec4 v000001feddabed70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v000001feddabecd0_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001feddabeb90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001feddabeb90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001feddabf130_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001feddabed70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001feddabeb90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001feddabf130_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v000001feddabecd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v000001feddabeb90_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v000001feddabf130_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001fedd951a30;
T_18 ;
    %wait E_000001fedda44070;
    %load/vec4 v000001feddabf770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000001feddabee10_0;
    %store/vec4 v000001feddabeaf0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001feddabe550_0;
    %store/vec4 v000001feddabeaf0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001fedd941260;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001feddabe190_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_000001fedd941260;
T_20 ;
    %wait E_000001fedda43a30;
    %load/vec4 v000001feddabf4f0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001feddabe410_0, 0;
    %load/vec4 v000001feddabf4f0_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v000001feddabe7d0_0, 0;
    %load/vec4 v000001feddabf4f0_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v000001feddabe870_0, 0;
    %load/vec4 v000001feddabe2d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001feddabfbd0_0, 0;
    %load/vec4 v000001feddabe2d0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001feddabfb30_0, 0;
    %load/vec4 v000001feddabe2d0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v000001feddabe370_0, 0;
    %load/vec4 v000001feddabf9f0_0;
    %assign/vec4 v000001feddabea50_0, 0;
    %load/vec4 v000001feddabf4f0_0;
    %assign/vec4 v000001feddabe0f0_0, 0;
    %load/vec4 v000001feddabfe50_0;
    %assign/vec4 v000001feddabf1d0_0, 0;
    %load/vec4 v000001feddabfd10_0;
    %assign/vec4 v000001feddabf270_0, 0;
    %load/vec4 v000001feddabe2d0_0;
    %assign/vec4 v000001feddabf8b0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001feddac2520;
T_21 ;
    %wait E_000001fedda432b0;
    %load/vec4 v000001feddac6960_0;
    %assign/vec4 v000001feddac3e40_0, 0;
    %load/vec4 v000001feddac4480_0;
    %assign/vec4 v000001feddac3580_0, 0;
    %load/vec4 v000001feddac4c00_0;
    %assign/vec4 v000001feddac4660_0, 0;
    %load/vec4 v000001feddac4de0_0;
    %assign/vec4 v000001feddac4700_0, 0;
    %load/vec4 v000001feddac4840_0;
    %assign/vec4 v000001feddac3760_0, 0;
    %load/vec4 v000001feddac7540_0;
    %assign/vec4 v000001feddac3da0_0, 0;
    %load/vec4 v000001feddac38a0_0;
    %assign/vec4 v000001feddac47a0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fedd9383c0;
T_22 ;
    %wait E_000001fedda441f0;
    %load/vec4 v000001feddab0de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v000001feddab0020_0;
    %store/vec4 v000001feddab16a0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001feddab1100_0;
    %store/vec4 v000001feddab16a0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001fedd938230;
T_23 ;
    %wait E_000001fedda43fb0;
    %load/vec4 v000001feddab0fc0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001feddab00c0_0, 0;
    %load/vec4 v000001feddab0fc0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001feddab1240_0, 0;
    %load/vec4 v000001feddab0fc0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001feddab1060_0, 0;
    %load/vec4 v000001feddab0fc0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001feddab1d80_0, 0;
    %load/vec4 v000001feddab1240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v000001feddab0c00_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v000001feddab1060_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v000001feddab0c00_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v000001feddab1d80_0;
    %or;
T_23.0;
    %assign/vec4 v000001feddab14c0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001fedd962190;
T_24 ;
    %wait E_000001fedda43b70;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v000001fedda53c50_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v000001feddab0200_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v000001feddab0a20_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001feddab1420_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001feddab1600_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 5, 4;
    %store/vec4 v000001feddab19c0_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 6, 4;
    %store/vec4 v000001feddab1380_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v000001feddab1b00_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v000001feddab0700_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 9, 5;
    %store/vec4 v000001feddab0160_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 10, 5;
    %store/vec4 v000001feddab08e0_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 11, 5;
    %store/vec4 v000001feddab0e80_0, 0, 1;
    %load/vec4 v000001fedda545b0_0;
    %parti/s 1, 12, 5;
    %store/vec4 v000001feddab1ce0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fedda54b50_0, 0, 2;
    %load/vec4 v000001fedda53c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %add;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001feddab0200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %sub;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v000001feddab0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %sub;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %load/vec4 v000001fedda540b0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fedda54b50_0, 4, 1;
    %load/vec4 v000001fedda540b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001fedda54b50_0, 4, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v000001feddab1420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %mul;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v000001feddab1600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %div;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v000001feddab19c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %mod;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v000001feddab1380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v000001fedda54290_0;
    %ix/getv 4, v000001fedda54970_0;
    %shiftl 4;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v000001feddab1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v000001fedda54290_0;
    %ix/getv 4, v000001fedda54970_0;
    %shiftr 4;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v000001feddab0700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v000001fedda54290_0;
    %ix/getv 4, v000001fedda54970_0;
    %shiftr 4;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v000001feddab0160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %or;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001feddab08e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v000001fedda54290_0;
    %load/vec4 v000001fedda54970_0;
    %and;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v000001feddab0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v000001fedda54290_0;
    %inv;
    %store/vec4 v000001fedda540b0_0, 0, 32;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v000001feddab1ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v000001fedda54970_0;
    %store/vec4 v000001fedda540b0_0, 0, 32;
T_24.28 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001fedd962000;
T_25 ;
    %wait E_000001fedda43f30;
    %load/vec4 v000001feddab1c40_0;
    %assign/vec4 v000001feddab1920_0, 0;
    %load/vec4 v000001feddab0d40_0;
    %assign/vec4 v000001feddab17e0_0, 0;
    %load/vec4 v000001feddab0ca0_0;
    %assign/vec4 v000001feddab1a60_0, 0;
    %load/vec4 v000001feddab0520_0;
    %assign/vec4 v000001feddab1880_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001fedd946fe0;
T_26 ;
    %wait E_000001fedda432b0;
    %load/vec4 v000001feddac09c0_0;
    %assign/vec4 v000001feddac1e60_0, 0;
    %load/vec4 v000001feddac0380_0;
    %assign/vec4 v000001feddac1d20_0, 0;
    %load/vec4 v000001feddac1be0_0;
    %assign/vec4 v000001feddac0420_0, 0;
    %load/vec4 v000001feddac0880_0;
    %assign/vec4 v000001feddac07e0_0, 0;
    %load/vec4 v000001feddac0a60_0;
    %assign/vec4 v000001feddac1320_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000001fedd9410d0;
T_27 ;
    %wait E_000001fedda43930;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001feddab02a0_0, 0;
    %load/vec4 v000001feddab0ac0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001feddabf810_0, 0;
    %load/vec4 v000001feddab0ac0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001feddabef50_0, 0;
    %load/vec4 v000001feddabf810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001feddab02a0_0, 0;
T_27.0 ;
    %load/vec4 v000001feddab0340_0;
    %assign/vec4 v000001feddab1ba0_0, 0;
    %load/vec4 v000001feddab0b60_0;
    %assign/vec4 v000001feddab1ec0_0, 0;
    %load/vec4 v000001feddab0840_0;
    %assign/vec4 v000001feddabf630_0, 0;
    %load/vec4 v000001feddab0340_0;
    %assign/vec4 v000001feddabe4b0_0, 0;
    %load/vec4 v000001feddab0660_0;
    %assign/vec4 v000001feddabeeb0_0, 0;
    %load/vec4 v000001feddab0ac0_0;
    %assign/vec4 v000001feddabf6d0_0, 0;
    %load/vec4 v000001feddabe5f0_0;
    %assign/vec4 v000001feddab03e0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001feddac2390;
T_28 ;
    %wait E_000001fedda432b0;
    %load/vec4 v000001feddac4a20_0;
    %assign/vec4 v000001feddac3d00_0, 0;
    %load/vec4 v000001feddac31c0_0;
    %assign/vec4 v000001feddac45c0_0, 0;
    %load/vec4 v000001feddac36c0_0;
    %assign/vec4 v000001feddac42a0_0, 0;
    %load/vec4 v000001feddac4200_0;
    %assign/vec4 v000001feddac3940_0, 0;
    %load/vec4 v000001feddac3800_0;
    %assign/vec4 v000001feddac43e0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000001feddac26b0;
T_29 ;
    %wait E_000001fedda448f0;
    %load/vec4 v000001feddac6c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %jmp T_29.3;
T_29.0 ;
    %load/vec4 v000001feddac68c0_0;
    %store/vec4 v000001feddac70e0_0, 0, 32;
    %jmp T_29.3;
T_29.1 ;
    %load/vec4 v000001feddac7b80_0;
    %store/vec4 v000001feddac70e0_0, 0, 32;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v000001feddac6d20_0;
    %store/vec4 v000001feddac70e0_0, 0, 32;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001feddac2200;
T_30 ;
    %wait E_000001fedda44e70;
    %load/vec4 v000001feddac7d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v000001feddac72c0_0;
    %store/vec4 v000001feddac7680_0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000001feddac6320_0;
    %store/vec4 v000001feddac7680_0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001feddac29d0;
T_31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001feddac7180_0, 0, 4;
    %end;
    .thread T_31;
    .scope S_000001feddac29d0;
T_32 ;
    %wait E_000001fedda444f0;
    %load/vec4 v000001feddac6640_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001feddac77c0_0, 0;
    %load/vec4 v000001feddac6640_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v000001feddac7f40_0, 0;
    %load/vec4 v000001feddac6640_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001feddac7c20_0, 0;
    %load/vec4 v000001feddac75e0_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v000001feddac6780_0, 0;
    %load/vec4 v000001feddac7f40_0;
    %load/vec4 v000001feddac77c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001feddac61e0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001fedd932500;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feddac8bf0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001feddac8bf0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_000001fedd9240b0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001feddacc210_0, 0, 1;
T_34.0 ;
    %delay 5000, 0;
    %load/vec4 v000001feddacc210_0;
    %inv;
    %store/vec4 v000001feddacc210_0, 0, 1;
    %jmp T_34.0;
    %end;
    .thread T_34;
    .scope S_000001fedd9240b0;
T_35 ;
    %vpi_call 3 129 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 130 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fedd9240b0 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001fedd9240b0;
T_36 ;
    %delay 250000, 0;
    %vpi_call 3 137 "$finish" {0 0 0};
    %end;
    .thread T_36;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./IF_OF_latch.v";
    "./MA_RW_latch.v";
    "./OF_EX_latch.v";
    "././registerFile.v";
    "./RW_Cycle.v";
    "./mux_3x1.v";
