Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\xxpeng\de10-standard\DE10_Standard_DCC\v\lpm_nco.qsys --block-symbol-file --output-directory=D:\xxpeng\de10-standard\DE10_Standard_DCC\v\lpm_nco --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading v/lpm_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\xxpeng\de10-standard\DE10_Standard_DCC\v\lpm_nco.qsys --synthesis=VERILOG --output-directory=D:\xxpeng\de10-standard\DE10_Standard_DCC\v\lpm_nco\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading v/lpm_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 16.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: lpm_nco: Generating lpm_nco "lpm_nco" for QUARTUS_SYNTH
Info: nco_ii_0: "lpm_nco" instantiated altera_nco_ii "nco_ii_0"
Info: lpm_nco: Done "lpm_nco" with 2 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
