verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../ipstatic/gtwizard_ultrascale_v1_5_3/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/gtwizard_ultrascale_v1_5_gthe3_channel.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gthe3_channel_wrapper.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/gtwizard_ultrascale_v1_5_gthe3_common.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gthe3_common_wrapper.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gtwizard_gthe3.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt_gtwizard_top.v" 
verilog gtwizard_ultrascale_v1_5_3 "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/ip_0/sim/pcie3_ultrascale_0_gt.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_tph_tbl.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pipe_lane.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_16k.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_rep_8k.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_req_8k.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_gt_channel.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pipe_pipeline.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pipe_misc.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_init_ctrl.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_gt_common.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_8k.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_rep.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_req.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_sync.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram_cpl.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_sys_clk_gen.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_rst.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_txeq.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_clk.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_bram.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_rxeq.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_gtwizard_top.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_wrapper.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pcie3_uscale_wrapper.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pcie3_uscale_top.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_phy_sync_cell.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_rxcdrhold.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/source/pcie3_ultrascale_0_pcie3_uscale_core_top.v" 
verilog xil_defaultlib "../../../../HMC-Fresh-Copy.srcs/sources_1/ip/pcie3_ultrascale_0/sim/pcie3_ultrascale_0.v" 

verilog xil_defaultlib "glbl.v"

nosort
