Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2703311998c44a66b150785a4ed751f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_toplayer_behav xil_defaultlib.tb_toplayer xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 21 differs from formal bit length 17 for port addra [D:/Code/Project/Vivado/VD_end.srcs/vending_machine.v:214]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port douta [D:/Code/Project/Vivado/VD_end.srcs/vending_machine.v:215]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_50M
Compiling module xil_defaultlib.key_filter
Compiling module xil_defaultlib.vga_driver
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.image_rom_blk_mem_gen_mux
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RAM...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,RDA...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_prim_width...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_top
Compiling module xil_defaultlib.image_rom_blk_mem_gen_v8_4_1_syn...
Compiling module xil_defaultlib.image_rom_blk_mem_gen_v8_4_1
Compiling module xil_defaultlib.image_rom
Compiling module xil_defaultlib.vga_display
Compiling module xil_defaultlib.sale
Compiling module xil_defaultlib.top_layer
Compiling module xil_defaultlib.tb_toplayer
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_toplayer_behav
