# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Apr 25 12:30:09 2022


##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                         Requested     Requested     Clock                           Clock                     Clock
Clock                         Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                  1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     935  
=========================================================================================================================
