{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 16:57:12 2017 " "Info: Processing started: Fri Nov 03 16:57:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off full_adder_g_p -c full_adder_g_p --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder_g_p -c full_adder_g_p --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin output1\[6\] 14.070 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"output1\[6\]\" is 14.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns cin 1 PIN PIN_V2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 6; PIN Node = 'cin'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "LPM_Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/LPM_Block1.bdf" { { 104 -24 144 120 "cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.284 ns) + CELL(0.420 ns) 7.556 ns My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|_~2 2 COMB LCCOMB_X32_Y4_N26 2 " "Info: 2: + IC(6.284 ns) + CELL(0.420 ns) = 7.556 ns; Loc. = LCCOMB_X32_Y4_N26; Fanout = 2; COMB Node = 'My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|_~2'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.704 ns" { cin My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|_~2 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/quartusii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.414 ns) 8.729 ns My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|result_int\[2\]~5 3 COMB LCCOMB_X32_Y3_N8 2 " "Info: 3: + IC(0.759 ns) + CELL(0.414 ns) = 8.729 ns; Loc. = LCCOMB_X32_Y3_N8; Fanout = 2; COMB Node = 'My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|result_int\[2\]~5'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|_~2 My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_g8i.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/db/add_sub_g8i.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.800 ns My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|result_int\[3\]~7 4 COMB LCCOMB_X32_Y3_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.800 ns; Loc. = LCCOMB_X32_Y3_N10; Fanout = 2; COMB Node = 'My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|result_int\[3\]~7'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[2]~5 My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_g8i.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/db/add_sub_g8i.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.210 ns My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|result_int\[4\]~8 5 COMB LCCOMB_X32_Y3_N12 7 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 9.210 ns; Loc. = LCCOMB_X32_Y3_N12; Fanout = 7; COMB Node = 'My_LPM_RCA:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_g8i:auto_generated\|result_int\[4\]~8'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[3]~7 My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[4]~8 } "NODE_NAME" } } { "db/add_sub_g8i.tdf" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/db/add_sub_g8i.tdf" 33 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.420 ns) 10.155 ns Seg_Display:inst7\|Mux0~0 6 COMB LCCOMB_X32_Y3_N18 1 " "Info: 6: + IC(0.525 ns) + CELL(0.420 ns) = 10.155 ns; Loc. = LCCOMB_X32_Y3_N18; Fanout = 1; COMB Node = 'Seg_Display:inst7\|Mux0~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.945 ns" { My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[4]~8 Seg_Display:inst7|Mux0~0 } "NODE_NAME" } } { "seg_display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/seg_display.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(2.798 ns) 14.070 ns output1\[6\] 7 PIN PIN_AF10 0 " "Info: 7: + IC(1.117 ns) + CELL(2.798 ns) = 14.070 ns; Loc. = PIN_AF10; Fanout = 0; PIN Node = 'output1\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.915 ns" { Seg_Display:inst7|Mux0~0 output1[6] } "NODE_NAME" } } { "LPM_Block1.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab6/Ripple_Carry_Adder/LPM_Block1.bdf" { { 120 832 1008 136 "output1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.385 ns ( 38.27 % ) " "Info: Total cell delay = 5.385 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.685 ns ( 61.73 % ) " "Info: Total interconnect delay = 8.685 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "14.070 ns" { cin My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|_~2 My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[2]~5 My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[3]~7 My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[4]~8 Seg_Display:inst7|Mux0~0 output1[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "14.070 ns" { cin {} cin~combout {} My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|_~2 {} My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[2]~5 {} My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[3]~7 {} My_LPM_RCA:inst|lpm_add_sub:lpm_add_sub_component|add_sub_g8i:auto_generated|result_int[4]~8 {} Seg_Display:inst7|Mux0~0 {} output1[6] {} } { 0.000ns 0.000ns 6.284ns 0.759ns 0.000ns 0.000ns 0.525ns 1.117ns } { 0.000ns 0.852ns 0.420ns 0.414ns 0.071ns 0.410ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 16:57:13 2017 " "Info: Processing ended: Fri Nov 03 16:57:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
