
---------- Begin Simulation Statistics ----------
simSeconds                                   0.324842                       # Number of seconds simulated (Second)
simTicks                                 324842020000                       # Number of ticks simulated (Tick)
finalTick                                324842020000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    610.29                       # Real time elapsed on the host (Second)
hostTickRate                                532270582                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     688412                       # Number of bytes of host memory used (Byte)
simInsts                                    100000001                       # Number of instructions simulated (Count)
simOps                                      101181429                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   163855                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     165791                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        324842020                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.248420                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.307842                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups                16296682                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          14806147                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            482391                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             13366508                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               249075                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                13225572                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.989456                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  349144                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           77644                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              73342                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4302                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         7825                       # Number of mispredicted indirect branches. (Count)
system.cpu.commitStats0.numInsts            100000001                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              101181429                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.248420                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.307842                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1326      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     66005622     65.23%     65.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        17514      0.02%     65.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        12479      0.01%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            5      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           25      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            5      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            5      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc         1257      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            3      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu           39      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         2127      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         2719      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1008      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     65.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     21687905     21.43%     86.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     13449390     13.29%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    101181429                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       26171431                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          26171431                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      26171431                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         26171431                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      8297998                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         8297998                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      8297998                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        8297998                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 466883338000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 466883338000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 466883338000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 466883338000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     34469429                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      34469429                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     34469429                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     34469429                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.240735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.240735                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.240735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.240735                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 56264.575865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 56264.575865                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 56264.575865                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 56264.575865                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      4151364                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           4151364                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4143847                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4143847                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4143847                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4143847                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      4154151                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      4154151                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      4154151                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      4154151                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 225774284000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 225774284000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 225774284000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 225774284000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.120517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.120517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.120517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.120517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54349.079752                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54349.079752                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54349.079752                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54349.079752                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                4153128                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            1                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       114000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       114000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data       114000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total       114000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            1                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       112000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       112000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data       112000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total       112000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     21055710                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21055710                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         8610                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8610                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    858793000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    858793000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     21064320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     21064320                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000409                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000409                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 99743.670151                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 99743.670151                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            5                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            5                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8605                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8605                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    841178000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    841178000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000409                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000409                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 97754.561302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 97754.561302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data          310                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total             310                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          310                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      5115721                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        5115721                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      8289388                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      8289388                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 466024545000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 466024545000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     13405109                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     13405109                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.618375                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.618375                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 56219.415112                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 56219.415112                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      4143842                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      4143842                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      4145546                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      4145546                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 224933106000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 224933106000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.309251                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.309251                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 54258.982050                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 54258.982050                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.854014                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             30325900                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            4154152                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.300142                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              234000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1021.854014                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          197                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          507                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          295                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2210217960                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2210217960                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps      1353497                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            54176982                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                7680                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           23517286                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          13359765                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                 318                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       36713185                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          36713185                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      36713185                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         36713185                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         6214                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            6214                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         6214                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           6214                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    285657000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    285657000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    285657000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    285657000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     36719399                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      36719399                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     36719399                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     36719399                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000169                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000169                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000169                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000169                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 45969.906662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 45969.906662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 45969.906662                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 45969.906662                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         5283                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              5283                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         6214                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         6214                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         6214                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         6214                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    273229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    273229000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    273229000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    273229000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000169                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000169                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000169                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000169                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 43969.906662                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 43969.906662                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 43969.906662                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 43969.906662                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   5283                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     36713185                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        36713185                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         6214                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          6214                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    285657000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    285657000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     36719399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     36719399                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000169                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000169                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 45969.906662                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 45969.906662                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         6214                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         6214                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    273229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    273229000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000169                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 43969.906662                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 43969.906662                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           602.175141                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             36719399                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               6214                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            5909.140489                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              113000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   602.175141                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.588062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.588062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          931                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           82                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          841                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.909180                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           73445012                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          73445012                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  101181429                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   157                       # Number of system calls (Count)
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   4879                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   2505                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      7384                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  4879                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  2505                       # number of overall hits (Count)
system.l2.overallHits::total                     7384                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1335                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                25834                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   27169                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1335                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               25834                       # number of overall misses (Count)
system.l2.overallMisses::total                  27169                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       150947000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2798949000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2949896000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      150947000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2798949000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2949896000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               6214                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              28339                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 34553                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              6214                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             28339                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                34553                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.214837                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.911606                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.786299                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.214837                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.911606                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.786299                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 113068.913858                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 108343.616939                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    108575.803305                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 113068.913858                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 108343.616939                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   108575.803305                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              4135836                       # number of writebacks (Count)
system.l2.writebacks::total                   4135836                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1335                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            25834                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               27169                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1335                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           25834                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              27169                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    124247000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2282269000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     2406516000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    124247000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2282269000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    2406516000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.214837                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.911606                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.786299                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.214837                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.911606                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.786299                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 93068.913858                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 88343.616939                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 88575.803305                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 93068.913858                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 88343.616939                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 88575.803305                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        4136950                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data      4125813                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total         4125813                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data      4125813                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total       4125813                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data      4125813                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total      4125813                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data 119648577000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total 119648577000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        29000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            4879                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               4879                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1335                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1335                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    150947000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    150947000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         6214                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           6214                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.214837                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.214837                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 113068.913858                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 113068.913858                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1335                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1335                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    124247000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    124247000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.214837                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.214837                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 93068.913858                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 93068.913858                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                575                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   575                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            19158                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               19158                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2024165000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2024165000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          19733                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             19733                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.970861                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.970861                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 105656.383756                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 105656.383756                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        19158                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           19158                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1641005000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1641005000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.970861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.970861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 85656.383756                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 85656.383756                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           1930                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1930                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         6676                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6676                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    774784000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    774784000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         8606                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          8606                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.775738                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.775738                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 116055.122828                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 116055.122828                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         6676                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6676                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    641264000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    641264000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.775738                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.775738                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 96055.122828                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 96055.122828                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         5283                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             5283                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         5283                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         5283                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      4151364                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          4151364                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      4151364                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      4151364                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 16129.108180                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      4192962                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    4153334                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.009541                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       92000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12193.833589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       147.150242                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3788.124349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.744253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.008981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.231209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.984443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16384                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::2                  125                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                  640                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                15619                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  137253734                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 137253734                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   8271672.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2670.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     51668.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004611696750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds       370029                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds       370029                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3437050                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            8018369                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       27169                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    4135836                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     54338                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  8271672                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 54338                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              8271672                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   26821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   26829                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     331                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     324                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                 369667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                 475538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                 768581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                 693649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                 424329                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                 403817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                 425265                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                 433550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                 437106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                 434679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                 405010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                 404760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                 485289                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                 473832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                 383854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                 383113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                 381370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                 381264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                  20868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                  21680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                  18886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                  14882                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                  10210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   9782                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                   5261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                   5182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples       370029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean       0.146837                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      6.479542                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127        370028    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total        370029                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples       370029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      22.354067                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     22.156356                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      3.338628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              339      0.09%      0.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               11      0.00%      0.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2418      0.65%      0.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               13      0.00%      0.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20           115821     31.30%     32.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                7      0.00%     32.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22           176825     47.79%     79.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                1      0.00%     79.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24            50461     13.64%     93.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     93.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26             1482      0.40%     93.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28             1465      0.40%     94.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30             3554      0.96%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32             6065      1.64%     96.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34             4001      1.08%     97.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36              980      0.26%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38             5274      1.43%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40             1299      0.35%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42               12      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total        370029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3477632                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys            529387008                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              10705610.06854963                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              1629675274.15326381                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  324651645000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      77984.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       170880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      3306752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks    529385792                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 526040.319537478499                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 10179569.749012149870                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 1629671530.795184612274                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2670                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        51668                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      8271672                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    103847500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1778871250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7745208423250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     38894.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34428.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    936353.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       170880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      3306752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3477632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       170880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       170880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks    529387008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total    529387008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1335                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        25834                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           27169                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      4135836                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        4135836                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         526040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       10179570                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          10705610                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       526040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        526040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   1629675274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       1629675274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   1629675274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        526040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      10179570                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1640380884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                54338                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             8271653                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3436                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3630                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3428                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0       516887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1       516896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2       516682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3       516778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4       516878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5       516936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       517228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7       517302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8       517174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9       517284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10       517096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11       516904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12       516864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13       516714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14       517070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15       516960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               863881250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             271690000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1882718750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                15898.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34648.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               42085                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            7712056                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           93.23                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       571850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   931.823772                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   843.662119                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   249.887290                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        13279      2.32%      2.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        22053      3.86%      6.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        10896      1.91%      8.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         6689      1.17%      9.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         5694      1.00%     10.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        10097      1.77%     12.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6120      1.07%     13.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        13955      2.44%     15.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       483067     84.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       571850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3477632                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten          529385792                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               10.705610                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             1629.671531                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.08                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              12.73                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               93.13                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2045467200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1087191600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      199048920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy   21587764140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25642166160.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  68412713280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  67128629760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  186102981060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   572.903041                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 172962757750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10846940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 141032322250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2037541800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1082979150                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      188924400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy   21590264520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25642166160.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  68315605800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  67210404480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  186067886310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   572.795005                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 173185926000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10846940000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 140809154000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8011                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       4135836                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               368                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              19158                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             19158                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8011                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq        4125813                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      8316355                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 8316355                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    532864640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                532864640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            4152982                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  4152982    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              4152982                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         41375874000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          254821750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        8289186                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      4136204                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              14820                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      8287200                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         5283                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             2878                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             19733                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            19733                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           6214                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          8606                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq       4125813                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp      4125813                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        17711                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12461432                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               12479143                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1471616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    535001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536473600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         4136950                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 529387008                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           8297316                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000090                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.009494                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 8296568     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     748      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             8297316                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 324842020000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        24945365000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          31070000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4267508000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       8318777                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      4158411                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             746                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          746                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                       164310704                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       160531316                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
