EXP-6

date:

                              SIMULATE AND SYNTHESIS INVERTER USING CADENCE

    AIM:
         To Simulate and Synthesis Inverter using CADENCE

APPARATUS REQUIRED: CADENCE VIRTUOSO

PROCEDURE:

STEP:1 Cadence Virtuoso open procedere

STEP:2 Open MobaXterm

STEP:3 Click on Session (Top left Cornet)

STEP:4 Choose SSH

STEP:5 In Remote Host enter then on Password "student@cadence.saveetha.in"

STEP:6 Type xdg-open .

STEP:7 Create a new folder.

STEP:8 Right click on folder window open.

STEP:9 Terminal Command window will be opened.

STEP:10 In Command window type the following.
->pwd
->tcsh
-> Source / Cadence / Install /cshrc
->Welcome to Cadence tools suite"
->Virtuoso

STEP:11 Analog design window will be opened.

STEP:12 Analog design using Virtuoso.

STEP:13 In Virtuoso.

STEP:14 File New library library nanae".

STEP:15 Choose Attach to an existing technology library.

STEP:16 Choose the folder where you. need to work
->gpdk045 Apply

STEP:17 File cell veew choose library Type coll name.

STEP:18 Schematic windere will be opened

INVERTER:

![image](https://github.com/kristipatishivani/VLSI-LAB-EXP-6/assets/161432255/2f956830-3361-4829-8b42-8149fbca525f)

OUTPUT:

![image](https://github.com/kristipatishivani/VLSI-LAB-EXP-6/assets/161432255/17cb65f3-f0b3-4296-bf92-290c9a62fda1)

NAND:

![image](https://github.com/kristipatishivani/VLSI-LAB-EXP-6/assets/161432255/9135047c-41cf-4cf8-b199-5668695fd765)

OUTPUT:

![image](https://github.com/kristipatishivani/VLSI-LAB-EXP-6/assets/161432255/01cbca18-f652-4e81-b331-449b928e1620)

NOR:

![image](https://github.com/kristipatishivani/VLSI-LAB-EXP-6/assets/161432255/79c6014e-6233-4c88-ae9e-e0fd9342f29e)

OUTPUT:

![image](https://github.com/kristipatishivani/VLSI-LAB-EXP-6/assets/161432255/b81946e0-711f-4be9-bf9c-c6d6fcf26695)

RESULT:

The Simulate and Synthesis Inverter using CADENCE is successfully verified.















    
