<!DOCTYPE html>
<html>
  <head>
    <title>RISC-V Summit Europe -- Barcelona -- 5-9 June 2023</title>
    <meta charset="UTF-8" />
    <meta name="keywords" content="RISC-V, open source, open source hardware, open hardware, ISA" />
    <meta name="author" content="Christian Fabre (CEA, France)" />
    <meta name="title" property="og:title" content="RISC-V Summit Europe, 5-9th June 2023, Barcelona, Spain" />
    <meta name="image" property="og:image" content="https://riscv-europe.org/media/banners/Barcelona-meta.jpg" />
    <meta name="description" property="og:description" content="The RISC-V Summit Europe in (Barcelona, 5-9th June 2023), will be the premier event that connects the European movers and shakers - from industry, government, research, academia and ecosystem support - that are building the future of innovation on RISC-V and open-source hardware." />
    <meta http-equiv="refresh" content="1800" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <link rel="stylesheet" href="css/fonts.css">
    <link rel="stylesheet" href="css/root.css">
    <link rel="stylesheet" href="css/table-week.css">
    <link rel="stylesheet" href="css/table-colors.css">
    <link rel="stylesheet" href="css/organizers.css">
    <link rel="stylesheet" href="css/banner.css">
    <link rel="stylesheet" href="css/nav.css">
    <link rel="stylesheet" href="css/sponsor-boxes.css">
  </head>
  <body>

  <header class="header-desktop">
    <div style="display: flex; align-items: center; padding: 5px">
    <div style="flex: 1">
      <img style="width: 100%" src="media/logos/RISCV-logo.png" alt="RISC-V" />
    </div>
    <div class="banner" style="flex: 1; text-align: center;">
      RISC-V Summit Europe
    </div>
    <div class="banner" style="flex: 1; text-align: right;">
      5-9 June Barcelona
    </div>
</div>
    <nav class="menu menu-desktop">
      <ul>
	<li><a href="index.html" title="Summit">Summit</a></li>
	<li><a href="twg-meetings.html" title="Technical Working Group Meetings (Mon 5 afternoon)">Technical Working Group Meetings (Mon 5 afternoon)</a></li>
	<li><a href="conference.html" title="Conference (Tue 6-Thu 8)">Conference (Tue 6-Thu 8)</a></li>
	<li><a href="posters.html" title="Posters (Tue 6-Thu 8)">Posters (Tue 6-Thu 8)</a></li>
	<li><a href="side-events.html" title="Side Events (Fri 9)">Side Events (Fri 9)</a></li>
	<li><a href="registration.html" title="Registration">Registration</a></li>
        <li><a href="accommodation.html" title="Accommodation">Accommodation</a></li>
	<li><a href="venue.html" title="Venue">Venue</a></li>
	<li><a href="sponsoring.html" title="Sponsoring">Sponsoring</a></li>
	<li><a href="about.html" title="About">About</a></li>
      </ul>
    </nav>
  </header>

  <header class="header-mobile">
    <div style="font-weight: bold; color: white; float: left;">
        <a href="./"><img src="media/logos/RISCV-logo-mobile.png" style="vertical-align: middle; height: 50px" /></a>
        <span style="vertical-align: middle;"><span style="display: inline-block;">Summit Europe 2023,</span> <span style="display: inline-block;">5-9 June 2023,</span> <span style="display: inline-block;">Barcelona, Spain</span></span>
      </div>
        <input class="side-menu" type="checkbox" id="side-menu" />
        <label class="hamb" for="side-menu"><span class="hamb-line"></span></label>
        <nav class="menu menu-mobile">
          <ul>
            <li><a href="index.html" title="Summit">Summit</a></li>
            <li><a href="twg-meetings.html" title="Technical Working Group Meetings (Mon 5 afternoon)">Technical Working Group Meetings (Mon 5 afternoon)</a></li>
            <li><a href="conference.html" title="Conference (Tue 6-Thu 8)">Conference (Tue 6-Thu 8)</a></li>
            <li><a href="posters.html" title="Posters (Tue 6-Thu 8)">Posters (Tue 6-Thu 8)</a></li>
            <li><a href="side-events.html" title="Side Events (Fri 9)">Side Events (Fri 9)</a></li>
            <li><a href="registration.html" title="Registration">Registration</a></li>
            <li><a href="accommodation.html" title="Accommodation">Accommodation</a></li>
            <li><a href="venue.html" title="Venue">Venue</a></li>
            <li><a href="sponsoring.html" title="Sponsoring">Sponsoring</a></li>
            <li><a href="about.html" title="About">About</a></li>
          </ul>
        </nav>

  </header>
<article>
    <div>
      <p>This page lists posters accepted for publication.</p>
<p>Quick link to reach posters presented each day:</p>
<ul>
<li><a href="#posters-on-display-tuesday-june-6th">Tuesday 6th</a>.</li>
<li><a href="#posters-on-display-wednesday-june-7th">Wednesday 7th</a></li>
<li><a href="#posters-on-display-thursday-june-8th">Thursday 8th</a>.</li>
</ul>
<p>Posters are sorted by alphabetical order of presenter’s last name.</p>
<p>But first of all, a few remarks for the poster presenters:</p>
<ul>
<li>Preparation before the conference:
<ul>
<li>Posters shall be printed in A0 format, in portrait mode.</li>
<li>Each presenter shall bring his own poster on site.</li>
<li>There are no <em>RISC-V Summit Europe</em> template for posters.</li>
<li>The final version of the two pages extended abstract shall be povided according to the template provided in <a href="https://github.com/riscv-europe/riscv-europe-summit-templates" class="uri">https://github.com/riscv-europe/riscv-europe-summit-templates</a>.</li>
</ul></li>
<li>About poster sessions:
<ul>
<li>As far as possible, posters have been dispatched throughout the three days to match topics addressed in the plenary track of the day.</li>
<li>Each poster will be displayed for a full day.</li>
<li>Presenters are expected to stand next to their posters during breaks, lunches, and during the early evening cocktail on Tuesday 6th.</li>
<li>In order to allow authors to attend the conference pleanry track, the exhibition and poster area will be open only during breaks and lunches, plus on Tuesday 6th, during the on-site cocktail in late afternoon.</li>
</ul></li>
<li>Administrativia:
<ul>
<li>At least one author of the poster must register for the core conference (Tue-Thu). Posters without registered authors will not be put on display nor referenced on the web site.</li>
</ul></li>
<li>Publication on the conference web site:
<ul>
<li>The final version of the extended abstract shall be provided as PDF before the conference for publication on the web site.</li>
<li>A &lt; 150 words summary, a &lt; 150 words bio of the presenter, together with his affiliation and URLs shall be provided by mail to be used in the program on the conference web site.</li>
<li>The final version of the posters <em>may</em> also be provided for publication. This is not mandatory but highly recommended.</li>
<li>The final PDF version of the abstract, the 150 words bio and summary, and the poster PDF, if applicable, shall be sent to <a href="mailto:europe-slides-posters-final@riscv.org">europe-slides-posters-final@riscv.org</a>.</li>
</ul></li>
</ul>
<h2 id="posters-on-display-tuesday-june-6th">Posters on Display Tuesday June 6th</h2>
<p>Presenters are expected to be with their poster during the morning break, lunch and afternoon break, as well as during the early evening cocktail on Tuesday 6.</p>
<h3 id="karim-ait-lahssaine-memory-authenticated-encryption-engine-for-a-risc-v-processor">Karim Ait Lahssaine – Memory Authenticated Encryption Engine for a RISC-V processor</h3>
<p>Karim Ait Lahssaine (Cea, Grenoble, France) , Olivier Savry.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="mehdi-akeddar-an-opensource-framework-for-edge-to-cloud-inference-on-resource-constrained-risc-v-systems">Mehdi Akeddar – An opensource framework for edge-to-cloud inference on resource-constrained RISC-V systems</h3>
<p>Mehdi Akeddar , Thomas Rieder, Guillaume Chacun, Bruno Da Rocha Carvalho, Marina Zapater.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="caaliph-andriamisaina-secure-platform-for-ict-systems-rooted-at-the-silicon-manufacturing-process">Caaliph Andriamisaina – SECURE PLATFORM FOR ICT SYSTEMS ROOTED AT THE SILICON MANUFACTURING PROCESS</h3>
<p>Caaliph Andriamisaina (Cea, List, Palaiseau, France) , Farhat Thabet, Jean-Roch Coulon, Guillaume Chauvon, Alejandro Cabrera Aldaya, Nicola Tuveri, Macarena C. Martinez-Rodriguez, Piedad Brox.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="marcello-barbirotta-adding-dynamic-triple-modular-redundancy-on-a-risc-v-microarchitecture">Marcello Barbirotta – Adding Dynamic Triple Modular Redundancy on a RISC-V Microarchitecture</h3>
<p>Marcello Barbirotta (Sapienza University Of Rome, Roma, Italia) , Abdallah Cheikh, Antonio Mastrandrea, Francesco Menichelli, Mauro Olivieri.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="benjamin-cabé-open-source-all-the-way-down-with-zephyr-and-risc-v">Benjamin Cabé – Open Source All the Way Down with Zephyr and RISC-V</h3>
<p>Benjamin Cabé (Linux Foundation, Toulouse, France)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="joaquim-maria-castella-triginer-enhancing-safety-with-risc-v-based-spider-autonomous-robot-a-use-case-from-the-ecsel-fractal-project">Joaquim Maria Castella Triginer – Enhancing Safety with RISC-V-based SPIDER Autonomous Robot: A Use-Case from the ECSEL FRACTAL Project</h3>
<p>Joaquim Maria Castella Triginer (Virual Vehicle Research Gmbh, Graz, Austria) , Joaquim Maria Castella Triginer, Helio Fernandez, FENG CHANG, Sergi Alcaide, Ramon Canal, Jaume Abella.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="balaji-chegu-software-hardware-co-processing-in-risc-v-using-openvx-for-embedded-vision-applications">Balaji Chegu – Software Hardware Co-processing in RISC-V using OpenVX™ for Embedded Vision Applications</h3>
<p>Balaji Chegu (Microchip, Bangalore, India) , Prakash Reddy Battu, Yogesh Agrawal, Arun Naik.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="junchao-chen-towards-high-reliability-systems-design-using-agile-hardware-development-flow">Junchao Chen – Towards High-Reliability Systems Design using Agile Hardware Development Flow</h3>
<p>Junchao Chen (IHP-Innovations for High Performance Microelectronics, Frankfurt Oder, Germany) , Li Lu, Markus Ulbricht, Milos Krstic.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="warren-chen-latency-reduction-in-a-system-with-iopmp">Warren Chen – Latency Reduction in a System with IOPMP</h3>
<p>Warren Chen (Andes Technology, Hsinchu, Taiwan) , Paul Shan-Chyun Ku.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="raúl-de-la-cruz-providing-qos-policies-for-mixed-criticality-applications-on-risc-v-based-mpsocs">Raúl de la Cruz – Providing QoS policies for mixed-criticality applications on RISC-V based MPSoCs</h3>
<p>Raúl de la Cruz (Collins Aerospace, Cork, Ireland) , Gonzalo Salinas Hernando.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="wolfgang-ecker-scale4edge-scaling-risc-v-for-edge-applications">Wolfgang Ecker – Scale4Edge – Scaling RISC-V for Edge Applications</h3>
<p>Wolfgang Ecker (Infineon Technologies) , Milos Krstic, Markus Ulbricht, Andreas Mauderer, Eyck Jentzsch, Andreas Koch, Bastian Koppelmann, Wolfgang Mueller, Babak Sadiye, Niklas Bruns, Rolf Drechsler, Daniel Mueller-gritschneder, Jan Schlamelcher, Kim Grüttner, Jörg Bormann, Wolfgang Kunz, Reinhold Heckmann, Gerhard Angst, Ralf Wimmer, Bernd Becker, Tobias Faller, Paul Palomero Bernardo, Oliver Bringmann, Johannes Partzsch, Christian Mayr.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="zaruba-florian-next-generation-edge-ai-solutions-built-on-risc-v">Zaruba Florian – Next-Generation Edge AI Solutions built on RISC-V</h3>
<p>Zaruba Florian (Axelera AI / OpenHW Group, Zürich, Switzerland)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="bob-frankel-introducing-em-taking-risc-v-software-over-the-edge">Bob Frankel – Introducing Em – Taking RISC-V Software Over The Edge</h3>
<p>Bob Frankel (Bespoke IoT, Santa Barbara, United States)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="francisco-javier-fuentes-safeti-traffic-injector-enhancement-for-effective-interference-testing-in-critical-real-time-systems">Francisco Javier Fuentes – SafeTI Traffic Injector Enhancement for Effective Interference Testing in Critical Real-Time Systems</h3>
<p>Francisco Javier Fuentes (Barcelona Supercomputing Center, La Garriga, Spain) , Raimon Casanova, Sergi Alcaide, Jaume Abella.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="pablo-fuentes-towards-an-educational-hardware-lab-based-on-risc-v">Pablo Fuentes – Towards an Educational Hardware Lab Based on RISC-V</h3>
<p>Pablo Fuentes (Universidad de Cantabria, Cantabria, Spain) , Vladimir Mateev, Borja Pérez, Cristóbal Camarero, Pablo Fuentes, Carmen Martínez.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="felix-garcia-carballeira-creator-a-tool-for-teaching-assembly-programming-with-risc-v">Felix Garcia-Carballeira – CREATOR: a tool for teaching assembly programming with RISC-V</h3>
<p>Felix Garcia-Carballeira (Universidad Carlos III De Madrid, Leganes, Spain) , Alejandro Calderon, Diego Camarmas-Alonso, Elias del Pozo-Puñal.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="tobias-jauch-detecting-and-patching-transient-execution-side-channels-in-an-out-of-order-risc-v-core">Tobias Jauch – Detecting and Patching Transient Execution Side Channels in an Out-of-Order RISC-V Core</h3>
<p>Tobias Jauch (RPTU Kaiserslautern-Landau, Kaiserslautern, Germany) , Alex Wezel, Mohammad Fadiheh, Dominik Stoffel, Wolfgang Kunz.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="leonidas-kosmidis-the-metasat-hardware-platform-a-high-performance-multicore-ai-simd-and-gpu-risc-v-platform-for-on-board-processing">Leonidas Kosmidis – The METASAT Hardware Platform: A High-Performance Multicore, AI SIMD and GPU RISC-V Platform for On-board Processing</h3>
<p>Leonidas Kosmidis (Barcelona Supercomputing Center (BSC), Barcelona, Spain) , Marc Solé I Bonet, Jannis Wolf, Ivan Rodriguez Ferrández, Matina Maria Trompouki.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="helmut-kurth-security-evaluation-of-a-risc-v-based-soc">Helmut Kurth – Security Evaluation of a RISC-V-based SoC</h3>
<p>Helmut Kurth (atsec GmbH) , Rasma Araby, Cheng Jiang.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jingzhou-li-falcon-a-dual-core-lockstep-microprocessor-based-on-risc-v-isa">Jingzhou Li – Falcon: A Dual-Core Lockstep Microprocessor Based on RISC-V ISA</h3>
<p>Jingzhou Li (Tsinghua University, Beijing, China) , Huaiyu Chen, Wenbin Zhang, Hu He.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="li-lu-simulation-based-fault-injection-on-ibex-core-with-uvm-environment">Li Lu – Simulation-based Fault Injection on Ibex Core with UVM Environment</h3>
<p>Li Lu (IHP-Leibniz-Institut für innovative Mikroelektronik, Frankfurt Oder, Germany) , Junchao Chen, Markus Ulbricht, Milos Krstic.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="javier-mora-a-three-perspective-analysis-of-risc-v-design-tools-for-safety-and-security-architectures">Javier Mora – A three perspective analysis of RISC-V design tools for safety and security architectures</h3>
<p>Javier Mora (Collins Aerospace, Cork, Ireland) , Alejandro García-Gener, Gonzalo Salinas Hernando.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="shahzaib-muhammad-kashif-chipshop-a-cloud-based-gui-for-accelerating-soc-design">Shahzaib Muhammad Kashif – ChipShop: A Cloud-Based GUI for Accelerating SoC Design</h3>
<p>Shahzaib Muhammad Kashif (Usman Institute Of Technology (uit), Karachi, Pakistan) , Talha Ahmed, Farhan Ahmed Karim, Mahnoor Ismail.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="pegdwende-romaric-nikiema-time-bounded-error-mitigation-through-dual-core-lockstep-risc-v-using-hls">Pegdwende Romaric Nikiema – Time-Bounded Error Mitigation through Dual-Core Lockstep RISC-V using HLS</h3>
<p>Pegdwende Romaric Nikiema (Univ Rennes, Inria, IRISA, CNRS) , Marcello Traiola, Olivier Sentieys, Angeliki Kritikakou.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="william-pensec-when-in-core-dift-faces-fault-injection-attacks">William PENSEC – When in-core DIFT faces fault injection attacks</h3>
<p>William PENSEC (University Southern Brittany, Lorient, France) , Vianney Lapôtre, Guy GOGNIAT.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="darek-palubiak-evaluation-of-critical-flip-flops-in-risc-v-cores-using-fault-injection-for-improved-single-event-upset-resilience">Darek Palubiak – Evaluation of critical flip-flops in RISC-V cores using fault injection for improved single-event-upset resilience</h3>
<p>Darek Palubiak (Cadence Design Systems, Cork, Ireland) , Vitali Karasenko, Connie O’Shea.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="sandro-pinto-interoperable-iot-security-stack-the-risc-v-opportunity">Sandro Pinto – Interoperable IoT Security Stack: The RISC-V Opportunity</h3>
<p>Sandro Pinto (Universidade do Minho, Guimaraes, Portugal) , Matjaz Breskvar, Tiago Gomes, Hristo Koshutanski, Aljosa Pasic, Piotr Krol, Emna Amri, David Puron, Zoltan Hornak, Marco Rovieri, Alexandra Dmitrienko, Ahmad-Reza Sadeghi, Bruno Crispo.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="enrique-s.-quintana-ortí-parallelizing-blis-style-matrix-multiplication-for-tinyml-on-ultra-low-power-multicore-risc-v">Enrique S. Quintana-ortí – Parallelizing BLIS-style Matrix Multiplication for TinyML on Ultra-Low-Power multicore RISC-V</h3>
<p>Enrique S. Quintana-ortí (Universitat Politècnica de València, Valencia, España) , Cristian Ramirez, Adrián Castelló.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="gerard-rauwerda-smallsat-payload-control-data-processing-high-reliability-and-high-security-with-risc-v">Gerard Rauwerda – SmallSat Payload Control &amp; Data Processing: High-Reliability and High-Security With RISC-V</h3>
<p>Gerard Rauwerda (Technolution B.V., Gouda, Netherlands) , Camiel Vletter, Dave Marples, Marco Ottavi, Bruno Forlin, Sybren de Jong, Hans Dekker.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="alvise-rigo-vosyszator-a-flexible-embedded-risc-v-system-virtualizer-targeting-the-cloud">Alvise Rigo – VOSySzator: A flexible embedded RISC-V system virtualizer targeting the cloud</h3>
<p>Alvise Rigo (Virtual Open Systems, Grenoble, France) , Daniel Raho, Samuele Paone, Timos Ampelikiotis.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="luis-felipe-rojas-muñoz-root-of-trust-components-to-increase-security-of-risc-v-based-systems-on-chips">Luis Felipe Rojas Muñoz – Root of Trust Components to Increase Security of RISC-V Based Systems on Chips</h3>
<p>Luis Felipe Rojas Muñoz (Imse-cnm (CSIC/Universidad de Sevilla), Sevilla, Spain) , Macarena Cristina Martínez Rodríguez, Santiago Sánchez Solano, Piedad Brox Jiménez.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="marcel-sarraseca-safels-toward-building-a-lockstep-noel-v-core">Marcel Sarraseca – SafeLS: Toward Building a Lockstep NOEL-V Core</h3>
<p>Marcel Sarraseca (Barcelona Supercomputing Center, Terrassa, Spain) , Sergi Alcaide, Francisco Javier Fuentes, Juan Carlos Rodríguez, FENG CHANG, Ilham Lasfar, Ramon Canal, Francisco J Cazorla, Jaume Abella.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jonas-schupp-silicon-proven-hardware-acceleration-of-post-quantum-cryptography-on-risc-v">Jonas Schupp – Silicon Proven Hardware Acceleration of Post-Quantum Cryptography on RISC-V</h3>
<p>Jonas Schupp (Technical University Of Munich, Munich, Germany) , Patrick Karl, Georg Sigl.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="matteo-sonza-reorda-self-test-libraries-for-risc-v-safety-critical-applications-recent-advances">Matteo Sonza Reorda – Self-Test Libraries for RISC-V safety-critical applications: recent advances</h3>
<p>Matteo Sonza Reorda (Politecnico di Torino) , Riccardo Cantoro, Josie Esteban Rodriguez Condia, Annachiara Ruospo, Ernesto Sanchez.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="markus-ulbricht-the-tetrisc-soc---a-resilient-quad-core-system-based-on-pulpissimo">Markus Ulbricht – The TETRISC SoC - A resilient quad-core system based on Pulpissimo</h3>
<p>Markus Ulbricht (IHP - Leibniz Institute For High Performance Microelectronics, Frankfurt (Oder), Germany) , Li Lu, Junchao Chen, Milos Krstic.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="siqi-zhao-hardware-assisted-virtual-iommu-with-nested-translation">Siqi Zhao – Hardware-Assisted Virtual IOMMU with Nested Translation</h3>
<p>Siqi Zhao (T-head Semiconductor, Hangzhou, China)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h2 id="posters-on-display-wednesday-june-7th">Posters on Display Wednesday June 7th</h2>
<p>Presenters are expected to be with their poster during the morning break, lunch and afternoon break.</p>
<h3 id="xabier-abancens-calvo-extending-openpiton-framework-towards-the-hpc-domain-first-steps">Xabier Abancens Calvo – Extending OpenPiton framework towards the HPC domain: first steps</h3>
<p>Xabier Abancens Calvo (Barcelona Supercomputing Center (BSC), Barcelona, España) , Mohsin Shahbaz, Teresa Cervero Garcia.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="côme-allart-performance-modeling-of-cva6-with-cycle-based-simulation">Côme Allart – Performance Modeling of CVA6 with Cycle-Based Simulation</h3>
<p>Côme Allart (Thales DIS, Meyreuil France - Mines Saint-Etienne, CEA, Leti, Centre CMP, F - 13541 Gardanne France, Aix-en-Provence, France) , Jean-Roch Coulon, André Sintzoff, Olivier Potin, Jean-Baptiste Rigaud.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="marco-bertuletti-parallel-sparse-deep-learning-operators-on-lightweight-risc-v-processors">Marco Bertuletti – Parallel Sparse Deep Learning Operators on Lightweight RISC-V Processors</h3>
<p>Marco Bertuletti (ETH Zurich, Zurich, Switzerland) , Tim Fischer, Yichao Zhang, Luca Benini.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="nick-brown-experiences-of-running-an-hpc-risc-v-testbed">Nick Brown – Experiences of running an HPC RISC-V testbed</h3>
<p>Nick Brown (Epcc At The University Of Edinburgh, Edinburgh, United Kingdom) , Maurice Jamieson, Joseph Lee.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="gregory-chadwick-developing-an-open-source-silicon-ecosystem-the-silicon-commons">Gregory Chadwick – Developing an Open-Source Silicon Ecosystem: The Silicon Commons</h3>
<p>Gregory Chadwick (Lowrisc Cic, Bristol, United Kingdom) , Andreas Kurth, Marno van der Maas.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jin-chufeng-a-micro-arch-design-of-l1-cache-for-gpgpus-supporting-release-consistency-directed-coherence-based-on-rvwmo">Jin Chufeng – A Micro Arch Design of L1 Cache for GPGPUs Supporting Release Consistency-directed Coherence Based on RVWMO</h3>
<p>Jin Chufeng (Tsinghua University, Beijing, China) , Kexiang Yang, Jingzhou Li, He Hu.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="ashish-darbari-end-to-end-formal-verification-of-risc-v-socs">Ashish Darbari – End-to-end formal verification of RISC-V SoCs</h3>
<p>Ashish Darbari (Axiomise, London, United Kingdom) , Adeel Liaquat, Muhammad Bilal Sakhawat.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="conrad-foik-extended-abstract-a-flexible-simulation-environment-for-risc-v">Conrad Foik – Extended Abstract: A Flexible Simulation Environment for RISC-V</h3>
<p>Conrad Foik (Technical University Munich, Munich, Germany) , Conrad Foik, Daniel Mueller-gritschneder, Ulf Schlichtmann, Johannes Kappes, Sebastian Prebeck, Wolfgang Ecker.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="michael-gielda-enabling-collaborative-chip-design-in-the-risc-v-veer-core-and-caliptra-rot-project-with-chips-alliance-tools">Michael Gielda – Enabling Collaborative Chip Design in the RISC-V VeeR core and Caliptra RoT Project with CHIPS Alliance tools</h3>
<p>Michael Gielda (Antmicro, Gothenburg, Sweden) , Karol Gugala, Matt Cockrell.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="gert-goossens-taking-the-risk-out-of-optimizing-your-own-risc-v-architecture-design">Gert Goossens – Taking the Risk out of Optimizing Your Own RISC-V Architecture Design</h3>
<p>Gert Goossens (Synopsys, Leuven, Belgium) , Patrick Verbist, Dominik Auras.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="muhammad-hassan-expanding-risc-v-horizons-streamlining-heterogeneous-systems-evaluation-with-open-source-risc-v-ams-vp-framework">Muhammad Hassan – Expanding RISC-V Horizons: Streamlining Heterogeneous Systems Evaluation with Open Source RISC-V AMS VP Framework</h3>
<p>Muhammad Hassan (DFKI GmbH And University Of Bremen, Bremen, Germany) , Muhammad Hassan, Rolf Drechsler.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="salaheddin-hetalani-wedging-with-formal-verification-to-strengthen-the-quality-of-custom-risc-v-soc">Salaheddin Hetalani – Wedging with formal verification to strengthen the quality of custom RISC-V SoC</h3>
<p>Salaheddin Hetalani (Siemens EDA) , Nicolae Tusinschi, Pascal Gouedo.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="lavanya-jagadeeswaran-changing-the-risc-v-verification-paradigm-with-vyomas-verification-as-a-service-framework">Lavanya Jagadeeswaran – Changing the RISC-V Verification Paradigm with Vyoma’s Verification-as-a-Service Framework</h3>
<p>Lavanya Jagadeeswaran (Vyoma Systems Private Limited, Chennai, India)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="stanislaw-kaushanski-automated-cross-level-verification-flow-of-a-highly-configurable-risc-v-core-family-with-custom-instructions">Stanislaw Kaushanski – Automated Cross-level Verification Flow of a Highly Configurable RISC-V Core Family with Custom Instructions</h3>
<p>Stanislaw Kaushanski (MINRES Technologies GmbH, Munich, Germany) , Eyck Jentzsch.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="tanuj-khandelwal-functional-verification-strategy-for-an-open-source-high-performance-l1-data-cache-for-risc-v-cores">Tanuj Khandelwal – Functional Verification Strategy for an Open-Source High-Performance L1 Data-Cache for RISC-V cores</h3>
<p>Tanuj Khandelwal (Univ. Grenoble Alpes, CEA, LIST, Grenoble, France) , Ludovic Pion, César Fuguet Tortolero, Adrian Evans.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="lucas-klemmer-a-dsl-for-visualizing-pipelines-a-risc-v-case-study">Lucas Klemmer – A DSL for Visualizing Pipelines: A RISC-V Case Study</h3>
<p>Lucas Klemmer (Johannes Kepler University Linz, Linz, Austria) , Daniel Große.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="christos-kotselidis-harnessing-hardware-acceleration-with-risc-v-and-the-eu-processor">Christos Kotselidis – Harnessing Hardware Acceleration with RISC-V and the EU Processor</h3>
<p>Christos Kotselidis (The University Of Manchester, Manchester, United Kingdom) , Juan Fumero, Athanasios Stratikopoulos, Mehdi Goli, Ruyman Reyes, Konstantinos Nikas, Dionisios Pnevmatikatos, Nectarios Koziris.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="larry-lapides-hybrid-simulation-with-emulation-for-risc-v-software-bring-up-and-hardware-software-co-verification">Larry Lapides – Hybrid Simulation with Emulation for RISC-V Software Bring Up and Hardware-Software Co-Verification</h3>
<p>Larry Lapides (Imperas Software) , Kevin McDermott, Simon Davidmann.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="sylvain-lefebvre-iron-selectively-turn-risc-v-binaries-into-hardware-co-processors.">Sylvain Lefebvre – Iron: Selectively turn RISC-V binaries into hardware co-processors.</h3>
<p>Sylvain Lefebvre (Inria, Villers-les-nancy, France)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="marno-van-der-maas-verifying-enhanced-pmp-behavior-in-ibex">Marno van der Maas – Verifying Enhanced PMP Behavior in Ibex</h3>
<p>Marno van der Maas (lowRISC CIC, Cambridge, United Kingdom) , Andreas Kurth, Harry Callahan, Gregory Chadwick.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="kevin-mcdermott-cycle-approximate-simulation-of-risc-v-processors-for-architectural-exploration">Kevin McDermott – Cycle Approximate Simulation of RISC-V Processors for Architectural Exploration</h3>
<p>Kevin McDermott (Imperas Software, Thame, United Kingdom) , Lee Moore, Larry Lapides.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="alberto-moreno-risc-v-core-fpga-tracing-for-verification">Alberto Moreno – RISC-V Core FPGA tracing for verification</h3>
<p>Alberto Moreno (Semidynamics, Barcelona, España) , Josep Sans I Prats, Alex Torregrosa, Roger Espasa.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="stepan-nassyr-programmatically-reaching-the-roof-automated-blis-kernel-generator-for-sve-and-rvv">Stepan Nassyr – Programmatically Reaching the Roof: Automated BLIS Kernel Generator for SVE and RVV</h3>
<p>Stepan Nassyr (Forschungszentrum Juelich Gmbh, Aachen, Germany) , Kaveh Haghighi Mood, Andreas Herten.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="karan-pathak-validating-full-system-risc-v-simulator-a-systematic-approach">Karan Pathak – Validating Full-System RISC-V Simulator: A Systematic Approach</h3>
<p>Karan Pathak (Tu Delft/EPFL, Lausanne, Switzerland) , Joshua Klein, Giovanni Ansaloni, Marina Zapater, David Atienza.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jérôme-quévremont-recent-achievements-of-the-open-source-cva6-core-fpga-optimizations-coprocessor-acceleration-yocto-linux-support">Jérôme Quévremont – Recent Achievements of the Open-Source CVA6 Core: FPGA Optimizations, Coprocessor Acceleration, Yocto Linux Support</h3>
<p>Jérôme Quévremont (Thales Research &amp; Technology, Palaiseau, France) , Sébastien Jacq, Jean-Roch Coulon, Kevin Eyssartier.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="pierre-ravenel-a-gem5-based-cva6-framework-for-microarchitectural-pathfinding">Pierre Ravenel – A gem5-based CVA6 Framework for Microarchitectural Pathfinding</h3>
<p>Pierre Ravenel (Kalray, Grenoble, France)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="manuel-rodríguez-open-source-risc-v-inputoutput-memory-management-unit-iommu-ip">Manuel Rodríguez – Open-source RISC-V Input/Output Memory Management Unit (IOMMU) IP</h3>
<p>Manuel Rodríguez (Centro ALGORITMI/LASI, Universidade Do Minho, Guimarães, Portugal) , Francisco Marques da Costa, Bruno Sá, Sandro Pinto.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="peter-rugg-randomized-testing-of-risc-v-cpus-using-direct-instruction-injection">Peter Rugg – Randomized Testing of RISC-V CPUs using Direct Instruction Injection</h3>
<p>Peter Rugg (University Of Cambridge, Cambridge, United Kingdom) , Alexandre Joannou, Jonathan Woodruff, Franz Fuchs, Marno van der Maas, Matthew Naylor, Michael Roe, Robert N. M. Watson, Peter Neumann, Simon W. Moore.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="fatima-saleem-open-source-risc-v-vector-test-suites-a-comparative-analysis">Fatima Saleem – Open-Source RISC-V Vector Test Suites: A Comparative Analysis</h3>
<p>Fatima Saleem (10xengineers, Lahore, Pakistan) , UMER IMRAN, Quswar Abid, Kamran Malik.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="josep-sans-i-prats-open-source-verification-environment-for-risc-v">Josep Sans I Prats – Open source verification environment for RISC-V</h3>
<p>Josep Sans I Prats (Semidynamics, Barcelona, España) , Alberto Moreno, Alex Torregrosa.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="davide-schiavone-x-heep-an-open-source-extendibleheterogeneous-energy-efficient-risc-v-platform-for-embedded-class-systems">Davide Schiavone – X-HEEP: an open-source eXtendible\Heterogeneous Energy-Efficient RISC-V Platform for Embedded-class systems</h3>
<p>Davide Schiavone (Openhw Group, Geneva, Switzerland) , Jose Miranda Calero, David Atienza.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="quentin-schibler-you-only-use-10-of-your-fpga">Quentin Schibler – You only use 10% of your FPGA</h3>
<p>Quentin Schibler (École Normale Supérieure Paris-Saclay, Cambridge, United Kingdom)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="aimee-sutton-adapting-verification-methodologies-and-techniques-for-the-innovation-of-risc-v">Aimee Sutton – Adapting verification methodologies and techniques for the innovation of RISC-V</h3>
<p>Aimee Sutton (Imperas Software) , Lee Moore, Simon Davidmann.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="eduardo-tomasi-ribeiro-towards-simulation-of-an-unified-address-space-for-128-bit-massively-parallel-computers">Eduardo Tomasi Ribeiro – Towards Simulation of an Unified Address Space for 128-bit Massively Parallel Computers</h3>
<p>Eduardo Tomasi Ribeiro (CEA List, Grenoble, France) , César Fuguet Tortolero, Christian FABRE, Frédéric Pétrot.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="roddy-urquhart-unlocking-the-potential-of-risc-v-with-hwsw-co-design">Roddy Urquhart – Unlocking the potential of RISC-V with HW/SW co-design</h3>
<p>Roddy Urquhart (Codasip)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="kexiang-yang-ventus-an-rvv-based-general-purpose-gpu-design-and-implementation">Kexiang Yang – Ventus: an RVV-based General Purpose GPU Design and Implementation</h3>
<p>Kexiang Yang (Tsinghua University, Beijing, China) , Hualin Wu, Jingzhou Li, Jin Chufeng, Yujie Shi, Xudong Liu, Zexia Yang, Fangfei Yu, Mingyuan Ma, Sipeng Hu, Tianwei Gong, Hu He.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="lilia-zaourar-exploring-risc-v-based-platforms-within-vpsim-simulation-tool-for-high-performance-computing">Lilia Zaourar – Exploring RISC-V based platforms within VPSim simulation tool for High Performance Computing</h3>
<p>Lilia Zaourar (CEA LIST LECA, Paris, France) , Mohamed Benazouz, Lilia Zaourar.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h2 id="posters-on-display-thursday-june-8th">Posters on Display Thursday June 8th</h2>
<p>Presenters are expected to be with their poster during the morning break, lunch and afternoon break.</p>
<h3 id="david-aguiló-kameleon-a-risc-v-based-2-core-multi-accelerator-academic-soc">David Aguiló – Kameleon, a RISC-V based 2-core multi-accelerator academic SoC</h3>
<p>David Aguiló (Barcelona Supercomputing Center) , David Aguiló Domínguez, Oscar Alonso, Max Doblas, César Hernández, Vatistas Kostalampros, Santiago Marco-Sola, Abbas Haghi, Jordi Fornt, Juan Miguel De Haro, Carlos Rojas, Enrico Reggiani, Roger Figueras, Pau Fontova, Xavier Carrril, Hugo Safadi, Diego Mateo, Xavier Aragonés, Jordi Sacristán, Carmen Martínez, Ángel Diéguez, Sergio Moreno, Manuel Lopez, Fernando Arreza, Lluís Terés, Miquel Moretó, Adrián Cristal, Osman Unsal, Mateo Valero.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="riccardo-alidori-hardware-support-for-variable-precision-floating-point-formats-exploration">Riccardo Alidori – Hardware Support for Variable Precision Floating Point Formats Exploration</h3>
<p>Riccardo Alidori (CEA-List, Grenoble, France) , Andrea Bocco.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jack-andrew-virtual-machines-on-risc-v">Jack Andrew – Virtual machines on RISC-V</h3>
<p>Jack Andrew (Imagination Technologies, Cambridge, United Kingdom)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="gerardo-bandera-burgueño-floating-point-hub-adder-for-risc-v-sargantana-processor">Gerardo Bandera Burgueño – Floating Point HUB Adder for RISC-V Sargantana Processor</h3>
<p>Gerardo Bandera Burgueño (University of Malaga) , Javier Salamero, Miquel Moretó, Julio Villalba-moreno.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="ramon-canal-vitamin-v-virtual-environment-and-tool-boxing-for-trustworthy-development-of-risc-v-based-cloud-services">Ramon Canal – Vitamin-V: Virtual Environment and Tool-boxing for Trustworthy Development of RISC-V based Cloud Services</h3>
<p>Ramon Canal (Universitat Politècnica De Catalunya, Barcelona, Spain) , Angelos Arelakis, Alberto Moreno, Josep Lluís Berral, Aaron Call, Stefano Di Carlo, Juanjo Costa, Dimitris Gizopoulos, Vasileios Karakostas, Francesco Lubrano, Konstantinos Nikas, Yiannis Nikolakopoulos, Beatriz Otero, George Papadimitriou, Yannis Papaefstathiou, Dionisios Pnevmatikatos, Daniel Raho, Alvise Rigo, Eva Rodríguez, Alessandro Savino, Alberto Scionti, Nikos Tampouratzis, Alex Torregrosa.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="henri-pierre-charles-how-to-generate-data-dependent-applications-and-handle-platform-heterogeneity">Henri-pierre Charles – How to generate data dependent applications and handle platform heterogeneity ?</h3>
<p>Henri-pierre Charles (CEA, Grenoble, France) , Maha Kooli, Thaddée Bricout, Benjamin Lacour.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="odysseas-chatzopoulos-enabling-design-space-exploration-of-risc-v-accelerator-rich-computing-systems-on-gem5">Odysseas Chatzopoulos – Enabling Design Space Exploration of RISC-V Accelerator-rich Computing Systems on gem5</h3>
<p>Odysseas Chatzopoulos (University Of Athens, Athens, Greece) , George Papadimitriou, Vasileios Karakostas, Dimitris Gizopoulos.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="iacopo-colonnelli-experimenting-with-pytorch-on-risc-v">Iacopo Colonnelli – Experimenting with PyTorch on RISC-V</h3>
<p>Iacopo Colonnelli (University Of Torino, Torino, Italy) , Robert Birke, Marco Aldinucci.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="francisco-costa-open-source-risc-v-advanced-interrupt-architecture-aia-ip">Francisco Costa – Open Source RISC-V Advanced Interrupt Architecture (AIA) IP</h3>
<p>Francisco Costa (University of Minho, Guimaraes, Portugal) , Manuel Rodríguez, Bruno Sá, Sandro Pinto.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="tamer-eren-a-risc-v-based-multi-threaded-general-purpose-gpu-core">Tamer Eren – A RISC-V-based, Multi-threaded General Purpose GPU Core</h3>
<p>Tamer Eren (TÜBİTAK / BİLGEM, İstanbul, Turkey) , Mehmet Eyyüp Ergin, Ömer Güzel, Hasan Erdem Yantır.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jerome-fereyre-vpsdk-a-portability-library-for-extended-arithmetic-operations-targetting-a-risc-v-variable-exended-precision-accelerator.">Jerome Fereyre – VPSDK : a portability library for extended arithmetic operations targetting a RISC-V Variable eXended Precision accelerator.</h3>
<p>Jerome Fereyre (Cea, Grenoble, France) , Alexandre Hoffmann.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jaume-gauchola-hypervision-extension-for-a-risc-v-processor">Jaume Gauchola – Hypervision Extension for a RISC-V Processor</h3>
<p>Jaume Gauchola , Juanjo Costa, Enric Morancho, Ramon Canal, Xavier Carril, Max Doblas, Beatriz Otero, Manuel Alejandro Pajuelo, Eva Rodríguez, Javier Salamero, Javier Verdú.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="pascal-gouedo-cv32e40p-updates-customizing-an-open-source-risc-v-core-at-industrial-grade-experiences-and-challenges">Pascal Gouedo – CV32E40P updates: customizing an open-source RISC-V core at industrial-grade; experiences and challenges</h3>
<p>Pascal Gouedo (Dolphin Design, Grenoble, France) , Yoann PRUVOST, Xavier AUBERT, Olivier MONTFORT, Mike Thompson, Davide Schiavone.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="léo-gourdin-formally-verified-advanced-optimizations-for-risc-v">Léo Gourdin – Formally verified advanced optimizations for RISC-V</h3>
<p>Léo Gourdin (UGA, Grenoble, France) , Léo Gourdin, Sylvain Boulmé.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="frank-gurkaynak-10-years-of-making-pulp-based-chips">Frank Gurkaynak – 10 years of making PULP based chips</h3>
<p>Frank Gurkaynak (Switzerland) , Luca Benini.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jonas-hahnfeld-porting-root-and-cling-to-risc-v">Jonas Hahnfeld – Porting ROOT and Cling to RISC-V</h3>
<p>Jonas Hahnfeld (CERN, Geneva, Switzerland)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="lawrence-hunter-qemu-vector-cryptography-extension-support">Lawrence Hunter – QEMU Vector Cryptography extension support</h3>
<p>Lawrence Hunter (Codethink, Manchester, United Kingdom) , Nazar Kazakov, Kiran Ostrolenk.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="alexandre-joannou-cheri-riscv-extension-progress">Alexandre Joannou – CHERI-RISCV Extension Progress</h3>
<p>Alexandre Joannou (University of Cambridge, Cambridge, United Kingdom) , Robert N. M. Watson, Alex Ridchardson, Jessica Clarke, John Davis, Lawrence Esswood, Ben Laurie, Simon W. Moore, Peter Rugg, Peter Sewell.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="philipp-van-kempen-automated-generation-of-a-risc-v-llvm-toolchain-for-custom-macs">Philipp van Kempen – Automated Generation of a RISC-V LLVM Toolchain for Custom MACs</h3>
<p>Philipp van Kempen (Technical University of Munich, Munich, Germany) , Karsten Emrich, Daniel Mueller-gritschneder, Ulf Schlichtmann.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="maha-kooli-risc-v-based-programming-model-of-a-computational-sram-vector-processing-unit">Maha Kooli – RISC-V based Programming Model of a Computational SRAM Vector Processing Unit</h3>
<p>Maha Kooli (Cea Grenoble, Grenoble, France) , Henri-pierre Charles, Jean Philippe Noël, Bastien Giraud, Thaddée Bricout, Maria Ramirez Corrales.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="guy-lemieux-rvv-lite-v0.5-a-modest-proposal-for-reducing-the-risc-v-vector-extension">Guy Lemieux – RVV-lite v0.5: A Modest Proposal for Reducing the RISC-V Vector Extension</h3>
<p>Guy Lemieux (University Of British Columbia, Vancouver, Canada)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="charisios-loukas-low-latency-user-level-communication-for-risc-v-clusters">Charisios Loukas – Low-latency user-level communication for RISC-V clusters</h3>
<p>Charisios Loukas (FORTH, Herakleion, Greece) , Pantelis Xirouchakis, Michalis Gianioudis, Aggelos Ioannou, Manolis Katevenis, Nikos Chrysos.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="david-mallasén-quintana-percival-integrating-posit-and-quire-arithmetic-into-the-risc-v-ecosystem">David Mallasén Quintana – PERCIVAL: Integrating Posit and Quire Arithmetic into the RISC-V Ecosystem</h3>
<p>David Mallasén Quintana (Universidad Complutense De Madrid, Madrid, España) , Raul Murillo, Alberto A. Del Barrio, Guillermo Botella, Luis Piñuel, Manuel Prieto-Matias.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="hugo-mcnally-relocatable-risc-v-rust-applications-for-embedded-systems">Hugo McNally – Relocatable RISC-V Rust Applications for Embedded Systems</h3>
<p>Hugo McNally (Lowrisc Cic, Cambridge, United Kingdom) , Luís Marques.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="stephan-nolting-developing-custom-risc-v-isa-extensions-for-general-embedded-image-processing-operations">Stephan Nolting – Developing Custom RISC-V ISA Extensions for General Embedded Image Processing Operations</h3>
<p>Stephan Nolting (Fraunhofer IMS, Duisburg, Germany) , Alexander Utz.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="arthur-perais-we-had-64-bit-yes.-what-about-second-64-bit">Arthur Perais – We had 64-bit, yes. What about second 64-bit?</h3>
<p>Arthur Perais (CNRS, Grenoble, France) , Mathieu Bacou, Adam Chader, Chandana Deshpande, Christian FABRE, César Fuguet Tortolero, Pierre Michaud, Frédéric Pétrot, Gaël Thomas, Eduardo Tomasi Ribeiro.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="zdenek-prikryl-risc-v-as-an-enabler-of-heterogeneous-compute">Zdenek Prikryl – RISC-V as an Enabler of Heterogeneous Compute</h3>
<p>Zdenek Prikryl (Codasip)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="maria-ramirez-corrales-improving-post-quantum-cryptography-coupling-near-memory-computing-and-risc-v-cores">Maria Ramirez Corrales – Improving Post-Quantum Cryptography coupling Near-Memory Computing and RISC-V Cores</h3>
<p>Maria Ramirez Corrales (CEA, Grenoble, France) , Emanuele Valea, Jean Philippe Noël.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="kenneth-rovers-the-landscape-of-risc-v-floating-point-support-with-bf16-at-the-centre">Kenneth Rovers – The landscape of RISC-V floating point support with BF16 at the centre</h3>
<p>Kenneth Rovers (Imagination Technologies, Sint-Michielsgestel, Netherlands)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="paul-scheffler-accelerating-irregular-workloads-with-cooperating-indexed-stream-registers">Paul Scheffler – Accelerating Irregular Workloads with Cooperating Indexed Stream Registers</h3>
<p>Paul Scheffler (ETH Zurich, Zürich, Switzerland) , Luca Benini.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="frank-schirrmeister-accelerating-risc-v-developments-through-network-on-chip-noc-automation">Frank Schirrmeister – Accelerating RISC V Developments Through Network-on-Chip (NoC) Automation</h3>
<p>Frank Schirrmeister (Arteris, Campbell, United States) , Frank Schirrmesiter, Michael Frank.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="alexey-shchekin-compact-cordic-accelerator-implementation-for-embedded-risc-v-core">Alexey Shchekin – Compact CORDIC accelerator implementation for embedded RISC-V core</h3>
<p>Alexey Shchekin (Codasip) , Ettore Antonino Giliberti.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="martin-troiber-a-vulkan-graphics-driver-for-risc-v-cpus">Martin Troiber – A Vulkan Graphics Driver for RISC-V CPUs</h3>
<p>Martin Troiber (Technical University Of Munich, Munich, Germany)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="daniel-vázquez-extending-risc-v-datapaths-with-coarse-grained-reconfigurable-architectures">Daniel Vázquez – Extending RISC-V Datapaths with Coarse-Grained Reconfigurable Architectures</h3>
<p>Daniel Vázquez (Universidad Politécnica De Madrid, Madrid, Spain) , Andrés Otero, Alfonso Rodríguez, Eduardo de la Torre.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="nils-wistoff-towards-full-time-protection-of-an-open-source-out-of-order-risc-v-core">Nils Wistoff – Towards Full Time Protection of an Open-Source, Out-of-Order RISC-V Core</h3>
<p>Nils Wistoff (ETH Zürich, Zürich, Switzerland) , Gernot Heiser, Luca Benini.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="michael-wong-towards-risc-v-datacenter-and-cloud-computing-with-accelerators-ecosystem-and-new-isa">Michael Wong – Towards RISC-V Datacenter and Cloud Computing with Accelerators, Ecosystem and new ISA</h3>
<p>Michael Wong (Codeplay, Toronto, Canada)</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="jonathan-woodruff-cheriot-rethinking-security-for-low-cost-embedded-systems">Jonathan Woodruff – CHERIoT: Rethinking Security for Low-Cost Embedded Systems</h3>
<p>Jonathan Woodruff (University of Cambridge, Cambridge, United Kingdom) , Saar Amar, Tony Chen, David Chisnall, Felix Domke, Nathaniel Filardo, Kunyan Liu, Robert Norton-Wright, Yucong Tao, Robert N. M. Watson, Hongyan Xia.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
<h3 id="hualin-wu-accelerate-hpc-and-ai-applications-with-rvv-auto-vectorization">Hualin Wu – Accelerate HPC and AI applications with RVV auto vectorization</h3>
<p>Hualin Wu (Terapines Ltd, Wuhan, China) , Ming Yan.</p>
<p><strong>Summary</strong></p>
<p>(TBD)</p>
<p><em>Bio</em></p>
<p>(TBD)</p>
    </div>

    <div style="width: 100%; text-align: center;">
      <div style="font-size: 1.5em; font-weight: bold; margin-top: 30px; margin-bottom: 20px;">Diamond Sponsors</div>
      <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
        <a href="http://www.andestech.com" target="_blank"><img src="media/logos/sponsors/Andes.svg" width="300px" /></a>
        <a href="https://antmicro.com/" target="_blank"><img src="media/logos/sponsors/antmicro.svg" width="300px" /></a>
        <a href="https://codasip.com" target="_blank"><img src="media/logos/sponsors/Codasip.svg" width="300px" /></a>
        <a href="https://www.imperas.com" target="_blank"><img src="media/logos/sponsors/imperas.svg" width="300px" /></a>
        <a href="https://www.openhwgroup.org" target="_blank"><img src="media/logos/sponsors/openhw.svg" width="300px" /></a>
        <a href="https://semidynamics.com" target="_blank"><img src="media/logos/sponsors/semidynamics.svg" width="300px" /></a>
        <a href="https://www.ventanamicro.com" target="_blank"><img src="media/logos/sponsors/Ventana.svg" width="300px" /></a>
      </div>
      <div style="font-size: 1.5em; font-weight: bold; margin-top: 30px; margin-bottom: 20px;">Gold Sponsors</div>
      <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
        <a href="https://www.agileanalog.com" target="_blank"><img src="media/logos/sponsors/Agile.svg" width="250px" /></a>
        <a href="https://cea.fr" target="_blank"><img src="media/logos/sponsors/CEA.svg" width="250px" /></a>
        <a href="https://www.gaisler.com" target="_blank"><img src="media/logos/sponsors/Gaisler.svg" width="250px" /></a>
        <a href="https://www.microchip.com" target="_blank"><img src="media/logos/sponsors/microchip.svg" width="250px" /></a>
        <a href="https://www.tii.ae" target="_blank"><img src="media/logos/sponsors/tii.svg" width="250px" /></a>
      </div>
      <div style="font-size: 1.5em; font-weight: bold; margin-top: 30px; margin-bottom: 20px;">Silver Sponsors</div>
      <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
        <a href="https://www.axelera.ai" target="_blank"><img src="media/logos/sponsors/Axelera.svg" width="200px" /></a>
        <a href="https://www.axiomise.com" target="_blank"><img src="media/logos/sponsors/axiomise.svg" width="200px" /></a>
        <a href="https://www.codethink.com" target="_blank"><img src="media/logos/sponsors/codethink.svg" width="200px" /></a>
        <a href="https://www.e4company.com" target="_blank"><img src="media/logos/sponsors/E4.svg" width="200px" /></a>
        <a href="https://www.hipeac.net" target="_blank"><img src="media/logos/sponsors/Hipeac.svg" width="200px" /></a>
        <a href="https://irtnanoelec.fr/" target="_blank"><img src="media/logos/sponsors/irtnanoelec.svg" width="200px" /></a>
        <a href="https://lowrisc.org" target="_blank"><img src="media/logos/sponsors/lowrisc.svg" width="200px" /></a>
        <a href="https://mips.com" target="_blank"><img src="media/logos/sponsors/mips.svg" width="200px" /></a>
        <a href="https://synopsys.com" target="_blank"><img src="media/logos/sponsors/synopsys.svg" width="200px" /></a>
      </div>
    </div>

    </div>
  </article>
      <footer>
        <div style="margin-top: 30px;">
          <hr />
	<span style="float: left;">
	  Site generated by <a href="http://jaspervdj.be/hakyll">Hakyll</a>
	  and <a href="http://johnmacfarlane.net/pandoc">pandoc</a>.
	</span>
	<span style="float: right;">
	   Page last updated on <a href="https://github.com/riscv-europe/summit-website">2023-05-23T17:25:11+01:00</a>. 
	</span>
	<p>&nbsp;</p>
      </div>
    </footer>
  </body>
</html>
