Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Mon Feb 23 11:02:03 2015
| Host              : huins-PC running 64-bit major release  (build 7600)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: TFTLCD_CLK (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/a_g2m/UP_CLK_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/H_COUNT_reg[9]/C (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: TFTLCDCtrl_i/b_horizontal/UP_CLKa_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1012 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.816        0.000                      0                 3186        0.050        0.000                      0                 3186        9.020        0.000                       0                   647  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.816        0.000                      0                 3088        0.050        0.000                      0                 3088        9.020        0.000                       0                   647  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.733        0.000                      0                   98        0.790        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.447ns  (logic 0.766ns (6.692%)  route 10.681ns (93.308%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 22.836 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.649     2.943    AHB2PORT1RAM_i/CLK
    SLICE_X32Y88                                                      r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/Q
                         net (fo=17, routed)          0.993     4.454    AHB2PORT1RAM_i/P1HWRITEMUX
    SLICE_X27Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.578 f  AHB2PORT1RAM_i/bufferram_i_i_8/O
                         net (fo=37, routed)          9.152    13.730    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X98Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.854 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.536    14.390    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/I2
    RAMB36_X5Y4          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.657    22.836    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.951    
                         clock uncertainty           -0.302    22.649    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.206    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.940ns  (logic 0.766ns (7.002%)  route 10.174ns (92.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 22.834 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.649     2.943    AHB2PORT1RAM_i/CLK
    SLICE_X32Y88                                                      r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/Q
                         net (fo=17, routed)          0.993     4.454    AHB2PORT1RAM_i/P1HWRITEMUX
    SLICE_X27Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.578 f  AHB2PORT1RAM_i/bufferram_i_i_8/O
                         net (fo=37, routed)          8.690    13.269    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X90Y32         LUT6 (Prop_lut6_I2_O)        0.124    13.393 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.490    13.883    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/I2
    RAMB36_X4Y6          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.655    22.834    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y6                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.949    
                         clock uncertainty           -0.302    22.647    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.204    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.325ns  (required time - arrival time)
  Source:                 AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.941ns  (logic 0.766ns (7.001%)  route 10.175ns (92.999%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.839 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.649     2.943    AHB2PORT1RAM_i/CLK
    SLICE_X32Y88                                                      r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/Q
                         net (fo=17, routed)          0.993     4.454    AHB2PORT1RAM_i/P1HWRITEMUX
    SLICE_X27Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.578 f  AHB2PORT1RAM_i/bufferram_i_i_8/O
                         net (fo=37, routed)          8.691    13.270    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X90Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.394 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.490    13.884    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/I2
    RAMB36_X4Y7          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.660    22.839    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.954    
                         clock uncertainty           -0.302    22.652    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.209    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  8.325    

Slack (MET) :             8.394ns  (required time - arrival time)
  Source:                 AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 0.766ns (7.050%)  route 10.100ns (92.950%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.649     2.943    AHB2PORT1RAM_i/CLK
    SLICE_X32Y88                                                      r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/Q
                         net (fo=17, routed)          0.993     4.454    AHB2PORT1RAM_i/P1HWRITEMUX
    SLICE_X27Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.578 f  AHB2PORT1RAM_i/bufferram_i_i_8/O
                         net (fo=37, routed)          8.571    13.149    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X98Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.273 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9/O
                         net (fo=1, routed)           0.536    13.809    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/I2
    RAMB36_X5Y5          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.654    22.833    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.948    
                         clock uncertainty           -0.302    22.646    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.203    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.203    
                         arrival time                         -13.809    
  -------------------------------------------------------------------
                         slack                                  8.394    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.805ns  (logic 0.704ns (6.515%)  route 10.101ns (93.485%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 22.829 - 20.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697     2.991    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X28Y89                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[15]/Q
                         net (fo=5, routed)           0.809     4.256    AHB2PORT1RAM_i/D[15]
    SLICE_X29Y88         LUT3 (Prop_lut3_I1_O)        0.124     4.380 f  AHB2PORT1RAM_i/bufferram_i_i_10/O
                         net (fo=61, routed)          8.808    13.188    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X90Y27         LUT6 (Prop_lut6_I3_O)        0.124    13.312 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.484    13.796    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/I2
    RAMB36_X4Y5          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.650    22.829    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y5                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.944    
                         clock uncertainty           -0.302    22.642    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.199    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.199    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.770ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 0.608ns (6.008%)  route 9.512ns (93.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 22.833 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.694     2.988    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X31Y86                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/Q
                         net (fo=7, routed)           1.319     4.763    AHB2PORT1RAM_i/D[4]
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.915 r  AHB2PORT1RAM_i/bufferram_i_i_21/O
                         net (fo=60, routed)          8.194    13.108    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X5Y5          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.654    22.833    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.948    
                         clock uncertainty           -0.302    22.646    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    21.878    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.878    
                         arrival time                         -13.108    
  -------------------------------------------------------------------
                         slack                                  8.770    

Slack (MET) :             8.932ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 0.608ns (6.102%)  route 9.356ns (93.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 22.839 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.694     2.988    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X31Y86                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/Q
                         net (fo=7, routed)           1.319     4.763    AHB2PORT1RAM_i/D[4]
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.915 r  AHB2PORT1RAM_i/bufferram_i_i_21/O
                         net (fo=60, routed)          8.037    12.952    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X4Y7          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.660    22.839    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y7                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.954    
                         clock uncertainty           -0.302    22.652    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    21.884    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.884    
                         arrival time                         -12.952    
  -------------------------------------------------------------------
                         slack                                  8.932    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 0.766ns (7.464%)  route 9.497ns (92.536%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 22.841 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.649     2.943    AHB2PORT1RAM_i/CLK
    SLICE_X32Y88                                                      r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/Q
                         net (fo=17, routed)          0.993     4.454    AHB2PORT1RAM_i/P1HWRITEMUX
    SLICE_X27Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.578 f  AHB2PORT1RAM_i/bufferram_i_i_8/O
                         net (fo=37, routed)          7.769    12.347    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X90Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.471 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.735    13.206    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/I2
    RAMB36_X4Y2          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.662    22.841    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.956    
                         clock uncertainty           -0.302    22.654    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.211    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                         -13.206    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.058ns  (required time - arrival time)
  Source:                 AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.201ns  (logic 0.766ns (7.509%)  route 9.435ns (92.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.649     2.943    AHB2PORT1RAM_i/CLK
    SLICE_X32Y88                                                      r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.518     3.461 r  AHB2PORT1RAM_i/P1HWRITEMUX_reg/Q
                         net (fo=17, routed)          0.993     4.454    AHB2PORT1RAM_i/P1HWRITEMUX
    SLICE_X27Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.578 f  AHB2PORT1RAM_i/bufferram_i_i_8/O
                         net (fo=37, routed)          7.951    12.530    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X90Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.654 r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__8/O
                         net (fo=1, routed)           0.490    13.144    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/I2
    RAMB36_X4Y4          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.653    22.832    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y4                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.947    
                         clock uncertainty           -0.302    22.645    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    22.202    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                  9.058    

Slack (MET) :             9.111ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.782ns  (logic 0.608ns (6.215%)  route 9.174ns (93.785%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 22.836 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.694     2.988    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X31Y86                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[4]/Q
                         net (fo=7, routed)           1.319     4.763    AHB2PORT1RAM_i/D[4]
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.152     4.915 r  AHB2PORT1RAM_i/bufferram_i_i_21/O
                         net (fo=60, routed)          7.856    12.770    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X5Y4          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.657    22.836    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y4                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    22.951    
                         clock uncertainty           -0.302    22.649    
    RAMB36_X5Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.768    21.881    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  9.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.577     0.913    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y99                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/Q
                         net (fo=7, routed)           0.161     1.238    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg__0[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.283 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[3]_i_6/O
                         net (fo=1, routed)           0.000     1.283    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count[3]_i_6
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.392 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.393    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count_reg[3]_i_1
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.446 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.446    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_7_wrap_brst_count_reg[7]_i_2
    SLICE_X30Y100        FDRE                                         r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.931     1.297    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y100                                                     r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.313%)  route 0.162ns (29.687%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.577     0.913    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y99                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/Q
                         net (fo=7, routed)           0.161     1.238    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg__0[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.283 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[3]_i_6/O
                         net (fo=1, routed)           0.000     1.283    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count[3]_i_6
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.392 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.393    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count_reg[3]_i_1
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.459 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.459    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_5_wrap_brst_count_reg[7]_i_2
    SLICE_X30Y100        FDRE                                         r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.931     1.297    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y100                                                     r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.249%)  route 0.276ns (62.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.596     0.931    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X16Y49                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[23]/Q
                         net (fo=32, routed)          0.276     1.372    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.905     1.271    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.008    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.304    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.081%)  route 0.278ns (62.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.596     0.931    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X16Y49                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[25]/Q
                         net (fo=32, routed)          0.278     1.374    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X1Y9          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.905     1.271    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.008    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     1.304    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.407ns (71.513%)  route 0.162ns (28.487%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.577     0.913    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y99                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/Q
                         net (fo=7, routed)           0.161     1.238    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg__0[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.283 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[3]_i_6/O
                         net (fo=1, routed)           0.000     1.283    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count[3]_i_6
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.392 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.393    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count_reg[3]_i_1
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.482 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.482    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_6_wrap_brst_count_reg[7]_i_2
    SLICE_X30Y100        FDRE                                         r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.931     1.297    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y100                                                     r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.409ns (71.612%)  route 0.162ns (28.388%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.577     0.913    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y99                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]/Q
                         net (fo=7, routed)           0.161     1.238    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg__0[3]
    SLICE_X30Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.283 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count[3]_i_6/O
                         net (fo=1, routed)           0.000     1.283    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count[3]_i_6
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.392 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.393    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_0_wrap_brst_count_reg[3]_i_1
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.484 r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.484    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/n_4_wrap_brst_count_reg[7]_i_2
    SLICE_X30Y100        FDRE                                         r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.931     1.297    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X30Y100                                                     r  usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.396    usystem_wrapper/system_i/axi_ahblite_bridge_1/U0/AHB_MSTR_IF_MODULE/wrap_brst_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.148ns (36.098%)  route 0.262ns (63.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.596     0.931    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X16Y49                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[29]/Q
                         net (fo=32, routed)          0.262     1.341    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X1Y9          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.905     1.271    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.008    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.243     1.251    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.148ns (34.774%)  route 0.278ns (65.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.596     0.931    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X16Y49                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.148     1.079 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[27]/Q
                         net (fo=32, routed)          0.278     1.357    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X1Y9          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.905     1.271    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.008    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.251    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.962%)  route 0.319ns (66.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.596     0.931    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X16Y49                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[11]/Q
                         net (fo=32, routed)          0.319     1.414    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.905     1.271    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.008    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.304    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.385%)  route 0.327ns (66.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.596     0.931    usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X18Y49                                                      r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HWDATA_i_reg[14]/Q
                         net (fo=32, routed)          0.327     1.423    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.904     1.270    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8                                                       r  AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.264     1.007    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.303    AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                       
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X2Y18   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y16   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y18   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y12   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y13   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y14   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X5Y15   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X4Y12   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X4Y13   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     20.000  17.424  RAMB36_X4Y14   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980     10.000  9.020   SLICE_X34Y95   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                          
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980     10.000  9.020   SLICE_X34Y95   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                          
Low Pulse Width   Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X32Y88   AHB2PORT1RAM_i/P1HWRITEMUX_reg/C                                                                                                                                                          
Low Pulse Width   Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X33Y88   AHB2PORT1RAM_i/PORT1HWRITEOLD_reg/C                                                                                                                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X33Y92   usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs_reg[0]/C                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X33Y91   usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/FSM_sequential_ahb_wr_rd_cs_reg[1]/C                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X27Y85   usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[16]/C                                                                                   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X27Y88   usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[17]/C                                                                                   
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X27Y85   usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[2]/C                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X27Y86   usystem_wrapper/system_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/HSIZE_i_reg[0]/C                                                                                                      
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980     10.000  9.020   SLICE_X34Y95   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                          
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980     10.000  9.020   SLICE_X34Y95   usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                          
High Pulse Width  Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X32Y88   AHB2PORT1RAM_i/P1HWRITEMUX_reg/C                                                                                                                                                          
High Pulse Width  Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X32Y89   AHB2PORT1RAM_i/PORT1HSELREG_reg/C                                                                                                                                                         
High Pulse Width  Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X32Y89   AHB2PORT1RAM_i/PORT1HTRANSREG_reg[1]/C                                                                                                                                                    
High Pulse Width  Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X33Y88   AHB2PORT1RAM_i/PORT1HWRITEOLD_reg/C                                                                                                                                                       
High Pulse Width  Slow    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X32Y89   AHB2PORT1RAM_i/PORT1HWRITEREG_reg/C                                                                                                                                                       
High Pulse Width  Slow    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X48Y81   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     10.000  9.500   SLICE_X48Y81   AHB2PORT1RAM_i/bufferram_i/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C                                           
High Pulse Width  Fast    FDCE/C              n/a            0.500     10.000  9.500   SLICE_X32Y100  register_set_1/curr_haddr_reg[3]/C                                                                                                                                                        



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.733ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_hsize_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.642ns (11.419%)  route 4.980ns (88.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          3.254     8.568    register_set_1/I1
    SLICE_X28Y101        FDCE                                         f  register_set_1/curr_hsize_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.700    22.879    register_set_1/m_ahb_hclk_1
    SLICE_X28Y101                                                     r  register_set_1/curr_hsize_reg[2]/C
                         clock pessimism              0.129    23.008    
                         clock uncertainty           -0.302    22.706    
    SLICE_X28Y101        FDCE (Recov_fdce_C_CLR)     -0.405    22.301    register_set_1/curr_hsize_reg[2]
  -------------------------------------------------------------------
                         required time                         22.301    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 13.733    

Slack (MET) :             13.779ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_hsize_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 0.642ns (11.419%)  route 4.980ns (88.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 22.879 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          3.254     8.568    register_set_1/I1
    SLICE_X28Y101        FDPE                                         f  register_set_1/curr_hsize_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.700    22.879    register_set_1/m_ahb_hclk_1
    SLICE_X28Y101                                                     r  register_set_1/curr_hsize_reg[1]/C
                         clock pessimism              0.129    23.008    
                         clock uncertainty           -0.302    22.706    
    SLICE_X28Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    22.347    register_set_1/curr_hsize_reg[1]
  -------------------------------------------------------------------
                         required time                         22.347    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                 13.779    

Slack (MET) :             13.950ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.642ns (11.885%)  route 4.760ns (88.115%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          3.034     8.348    register_set_1/I1
    SLICE_X29Y109        FDCE                                         f  register_set_1/curr_reg0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X29Y109                                                     r  register_set_1/curr_reg0_reg[12]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X29Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.298    register_set_1/curr_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                 13.950    

Slack (MET) :             14.091ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.642ns (12.202%)  route 4.619ns (87.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.893     8.207    register_set_1/I1
    SLICE_X31Y109        FDCE                                         f  register_set_1/curr_reg1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X31Y109                                                     r  register_set_1/curr_reg1_reg[20]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.298    register_set_1/curr_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 14.091    

Slack (MET) :             14.091ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.642ns (12.202%)  route 4.619ns (87.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.893     8.207    register_set_1/I1
    SLICE_X31Y109        FDCE                                         f  register_set_1/curr_reg1_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X31Y109                                                     r  register_set_1/curr_reg1_reg[22]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.298    register_set_1/curr_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 14.091    

Slack (MET) :             14.091ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.642ns (12.202%)  route 4.619ns (87.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.893     8.207    register_set_1/I1
    SLICE_X31Y109        FDCE                                         f  register_set_1/curr_reg1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X31Y109                                                     r  register_set_1/curr_reg1_reg[4]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.298    register_set_1/curr_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 14.091    

Slack (MET) :             14.091ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.642ns (12.202%)  route 4.619ns (87.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.893     8.207    register_set_1/I1
    SLICE_X31Y109        FDCE                                         f  register_set_1/curr_reg1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X31Y109                                                     r  register_set_1/curr_reg1_reg[5]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X31Y109        FDCE (Recov_fdce_C_CLR)     -0.405    22.298    register_set_1/curr_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 14.091    

Slack (MET) :             14.177ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.642ns (12.202%)  route 4.619ns (87.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.893     8.207    register_set_1/I1
    SLICE_X30Y109        FDCE                                         f  register_set_1/curr_reg1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X30Y109                                                     r  register_set_1/curr_reg1_reg[12]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X30Y109        FDCE (Recov_fdce_C_CLR)     -0.319    22.384    register_set_1/curr_reg1_reg[12]
  -------------------------------------------------------------------
                         required time                         22.384    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 14.177    

Slack (MET) :             14.177ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.642ns (12.202%)  route 4.619ns (87.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 22.876 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.893     8.207    register_set_1/I1
    SLICE_X30Y109        FDCE                                         f  register_set_1/curr_reg1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.697    22.876    register_set_1/m_ahb_hclk_1
    SLICE_X30Y109                                                     r  register_set_1/curr_reg1_reg[15]/C
                         clock pessimism              0.129    23.005    
                         clock uncertainty           -0.302    22.703    
    SLICE_X30Y109        FDCE (Recov_fdce_C_CLR)     -0.319    22.384    register_set_1/curr_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         22.384    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 14.177    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.642ns (12.519%)  route 4.486ns (87.481%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.652     2.946    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          1.726     5.190    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.124     5.314 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          2.760     8.074    register_set_1/I1
    SLICE_X31Y107        FDCE                                         f  register_set_1/curr_reg0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         1.698    22.877    register_set_1/m_ahb_hclk_1
    SLICE_X31Y107                                                     r  register_set_1/curr_reg0_reg[13]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X31Y107        FDCE (Recov_fdce_C_CLR)     -0.405    22.299    register_set_1/curr_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         22.299    
                         arrival time                          -8.074    
  -------------------------------------------------------------------
                         slack                                 14.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.790ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.209ns (19.461%)  route 0.865ns (80.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.202     1.966    register_set_1/I1
    SLICE_X34Y102        FDCE                                         f  register_set_1/curr_reg0_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y102                                                     r  register_set_1/curr_reg0_reg[25]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y102        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.209ns (18.229%)  route 0.938ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.275     2.038    register_set_1/I1
    SLICE_X34Y101        FDCE                                         f  register_set_1/curr_reg0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y101                                                     r  register_set_1/curr_reg0_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.209ns (18.229%)  route 0.938ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.275     2.038    register_set_1/I1
    SLICE_X34Y101        FDCE                                         f  register_set_1/curr_reg0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y101                                                     r  register_set_1/curr_reg0_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.862ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.209ns (18.229%)  route 0.938ns (81.771%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.275     2.038    register_set_1/I1
    SLICE_X34Y101        FDCE                                         f  register_set_1/curr_reg0_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y101                                                     r  register_set_1/curr_reg0_reg[9]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.209ns (17.283%)  route 1.000ns (82.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.337     2.101    register_set_1/I1
    SLICE_X34Y100        FDCE                                         f  register_set_1/curr_reg1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y100                                                     r  register_set_1/curr_reg1_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.209ns (17.283%)  route 1.000ns (82.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.337     2.101    register_set_1/I1
    SLICE_X34Y100        FDCE                                         f  register_set_1/curr_reg1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y100                                                     r  register_set_1/curr_reg1_reg[1]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg1_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.209ns (17.283%)  route 1.000ns (82.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.337     2.101    register_set_1/I1
    SLICE_X34Y100        FDCE                                         f  register_set_1/curr_reg1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X34Y100                                                     r  register_set_1/curr_reg1_reg[9]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    register_set_1/curr_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.195%)  route 1.006ns (82.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.343     2.107    register_set_1/I1
    SLICE_X33Y101        FDCE                                         f  register_set_1/curr_reg0_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X33Y101                                                     r  register_set_1/curr_reg0_reg[16]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.151    register_set_1/curr_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.195%)  route 1.006ns (82.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.343     2.107    register_set_1/I1
    SLICE_X33Y101        FDCE                                         f  register_set_1/curr_reg0_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X33Y101                                                     r  register_set_1/curr_reg0_reg[17]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.151    register_set_1/curr_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            register_set_1/curr_reg0_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.209ns (17.195%)  route 1.006ns (82.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.556     0.892    usystem_wrapper/system_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X36Y95                                                      r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  usystem_wrapper/system_i/proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=38, routed)          0.663     1.719    usystem_wrapper/m_ahb_hresetn_1
    SLICE_X32Y103        LUT1 (Prop_lut1_I0_O)        0.045     1.764 f  usystem_wrapper/curr_hsize[2]_i_1/O
                         net (fo=74, routed)          0.343     2.107    register_set_1/I1
    SLICE_X33Y101        FDCE                                         f  register_set_1/curr_reg0_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  usystem_wrapper/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  usystem_wrapper/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=648, routed)         0.912     1.278    register_set_1/m_ahb_hclk_1
    SLICE_X33Y101                                                     r  register_set_1/curr_reg0_reg[8]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDCE (Remov_fdce_C_CLR)     -0.092     1.151    register_set_1/curr_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.956    





