<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MyAlu.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AddSub1b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AddSub1b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AddSub1b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AddSub1b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AddSub1b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddSub1b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AddSub1b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AddSub1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AddSub1b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AddSub1b.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub1b_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AddSub1b_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AddSub1b_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AddSub1b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AddSub4b.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="AddSub4b.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AddSub4b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AddSub4b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AddSub4b.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddSub4b.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AddSub4b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AddSub4b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AddSub4b.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="AddSub4b.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AddSub4b.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AddSub4b_AddSub4b_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AddSub4b_AddSub4b_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AddSub4b_AddSub4b_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub4b_drc.vf"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AddSub4b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder1b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Adder1b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CreateNumber.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CreateNumber.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CreateNumber.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Mux4to1.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux4to1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkdiv.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clkdiv.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clkdiv.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clkdiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clkdiv.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clkdiv.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="disp_num.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="disp_num.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="disp_num.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="myALU.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="myALU.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="myALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="myALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="myALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="myALU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myALU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="myALU.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="myALU.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="myALU.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="myALU.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="myALU_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="myALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="myALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="myAnd2b4.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myAnd2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myAnd2b4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="myOr2b4.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="myOr2b4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="myOr2b4_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pbdebounce.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="pbdebounce.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pbdebounce.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pbdebounce.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pbdebounce.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1666671237" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1666671237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1666681115" xil_pn:in_ck="-6161923575610335036" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1666681115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1666671237" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4408095982762899462" xil_pn:start_ts="1666671237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1666671238" xil_pn:in_ck="-4567315637361131546" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3367216308189104686" xil_pn:start_ts="1666671237">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="Adder1b.vf"/>
    </transform>
    <transform xil_pn:end_ts="1666671238" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5167956949073290725" xil_pn:start_ts="1666671238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1666671238" xil_pn:in_ck="-3150804506154822612" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1666671238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1666671240" xil_pn:in_ck="-3150804506154822612" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1885203218932399694" xil_pn:start_ts="1666671238">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1666671240" xil_pn:in_ck="-8152433318438991598" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7036797527041894449" xil_pn:start_ts="1666671240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1668413786" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1668413786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413791" xil_pn:in_ck="-4260568062508495398" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2129013657468622142" xil_pn:start_ts="1668413786">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="Adder1b.vf"/>
      <outfile xil_pn:name="myALU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1668413791" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3210939362641328827" xil_pn:start_ts="1668413791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413791" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1668413791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413791" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4861304912705368374" xil_pn:start_ts="1668413791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413791" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238380615420" xil_pn:start_ts="1668413791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413791" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4863490614700973361" xil_pn:start_ts="1668413791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413804" xil_pn:in_ck="-6612844490616147400" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-220197034016797235" xil_pn:start_ts="1668413791">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AddSub1b.ngr"/>
      <outfile xil_pn:name="AddSub4b.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="myALU.ngr"/>
      <outfile xil_pn:name="top.lso"/>
      <outfile xil_pn:name="top.ngc"/>
      <outfile xil_pn:name="top.ngr"/>
      <outfile xil_pn:name="top.prj"/>
      <outfile xil_pn:name="top.stx"/>
      <outfile xil_pn:name="top.syr"/>
      <outfile xil_pn:name="top.xst"/>
      <outfile xil_pn:name="top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1668413804" xil_pn:in_ck="128677431" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952611957" xil_pn:start_ts="1668413804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668413812" xil_pn:in_ck="-2445880067607983943" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-849422981401138527" xil_pn:start_ts="1668413804">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top.bld"/>
      <outfile xil_pn:name="top.ngd"/>
      <outfile xil_pn:name="top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668413844" xil_pn:in_ck="5484031909789264657" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-3423199680853716009" xil_pn:start_ts="1668413812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top.pcf"/>
      <outfile xil_pn:name="top_map.map"/>
      <outfile xil_pn:name="top_map.mrp"/>
      <outfile xil_pn:name="top_map.ncd"/>
      <outfile xil_pn:name="top_map.ngm"/>
      <outfile xil_pn:name="top_map.xrpt"/>
      <outfile xil_pn:name="top_summary.xml"/>
      <outfile xil_pn:name="top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668413882" xil_pn:in_ck="7622376094387886762" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1668413844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top.ncd"/>
      <outfile xil_pn:name="top.pad"/>
      <outfile xil_pn:name="top.par"/>
      <outfile xil_pn:name="top.ptwx"/>
      <outfile xil_pn:name="top.unroutes"/>
      <outfile xil_pn:name="top.xpi"/>
      <outfile xil_pn:name="top_pad.csv"/>
      <outfile xil_pn:name="top_pad.txt"/>
      <outfile xil_pn:name="top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668413920" xil_pn:in_ck="154288912438" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1668413882">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top.bgn"/>
      <outfile xil_pn:name="top.bit"/>
      <outfile xil_pn:name="top.drc"/>
      <outfile xil_pn:name="top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668415121" xil_pn:in_ck="154288899584" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1668415121">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1666889670" xil_pn:in_ck="154288899584" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7333617237298376541" xil_pn:start_ts="1666889669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1668413882" xil_pn:in_ck="5484031909789264525" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1668413867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top.twr"/>
      <outfile xil_pn:name="top.twx"/>
    </transform>
  </transforms>

</generated_project>
