#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Sep 15 12:41:21 2023
# Process ID: 11012
# Current directory: C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.runs/synth_1
# Command line: vivado.exe -log Proto.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proto.tcl
# Log file: C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.runs/synth_1/Proto.vds
# Journal file: C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.runs/synth_1\vivado.jou
# Running On: DESKTOP-B5G40IL, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 8458 MB
#-----------------------------------------------------------
source Proto.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 430.270 ; gain = 162.234
Command: read_checkpoint -auto_incremental -incremental C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/utils_1/imports/synth_1/BldcDriver.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/utils_1/imports/synth_1/BldcDriver.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Proto -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14196
INFO: [Synth 8-11241] undeclared symbol 'CLKOUT5', assumed default net type 'wire' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/GhzPll.v:96]
INFO: [Synth 8-11241] undeclared symbol 'CLKFB', assumed default net type 'wire' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/GhzPll.v:98]
INFO: [Synth 8-11241] undeclared symbol 'CLKFBIN', assumed default net type 'wire' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/Proto.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1249.414 ; gain = 410.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Proto' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/Proto.v:23]
INFO: [Synth 8-6157] synthesizing module 'SegmentDisplay' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/SegmentDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'SquareWave' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/SquareWave.v:23]
	Parameter FREQUENCY bound to: 240 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_COUNTER_TC_MACRO' [C:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_TC_MACRO.v:24]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter TC_VALUE bound to: 64'b0000000000000000000000000000000000000000000000110000110100111111 
	Parameter WIDTH_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
	Parameter ADREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter MREG bound to: 0 - type: integer 
	Parameter USE_MULT bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:37888]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_COUNTER_TC_MACRO' (0#1) [C:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_TC_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'SquareWave' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/SquareWave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SegmentDisplay' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/SegmentDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'UartIn' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartIn.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartIn.v:120]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_FIFO_SYNC_MACRO' [C:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b010000000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 18Kb - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO18E1' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39551]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 0 - type: integer 
	Parameter EN_SYN bound to: TRUE - type: string 
	Parameter FIFO_MODE bound to: FIFO18 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 36'b000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 36'b000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO18E1' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:39551]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_FIFO_SYNC_MACRO' (0#1) [C:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/FIFO_SYNC_MACRO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'UartIn' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartIn.v:23]
INFO: [Synth 8-6157] synthesizing module 'UartOut' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartOut.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartOut.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartOut.v:130]
INFO: [Synth 8-6155] done synthesizing module 'UartOut' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/UartOut.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/Debouncer.v:23]
	Parameter INPUT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SquareWave__parameterized0' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/SquareWave.v:23]
	Parameter FREQUENCY bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_COUNTER_TC_MACRO__parameterized0' [C:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_TC_MACRO.v:24]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: TRUE - type: string 
	Parameter TC_VALUE bound to: 64'b0000000000000000000000000000000000000000000000001011101110000000 
	Parameter WIDTH_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_COUNTER_TC_MACRO__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.1/data/verilog/src/unimacro/COUNTER_TC_MACRO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'SquareWave__parameterized0' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/SquareWave.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/imports/Common/Debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'BldcUart' [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/BldcUart.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/BldcUart.v:127]
INFO: [Synth 8-6155] done synthesizing module 'BldcUart' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/BldcUart.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/Proto.v:94]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_BASE' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109492]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 12 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 120 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 36 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_BASE' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:109492]
INFO: [Synth 8-6155] done synthesizing module 'Proto' (0#1) [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/Proto.v:23]
WARNING: [Synth 8-6014] Unused sequential element btnsReg_reg was removed.  [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/BldcUart.v:136]
WARNING: [Synth 8-6014] Unused sequential element rpmData_reg was removed.  [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/BldcUart.v:425]
WARNING: [Synth 8-6014] Unused sequential element ampData_reg was removed.  [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/sources_1/new/BldcUart.v:427]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1365.238 ; gain = 526.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1365.238 ; gain = 526.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1365.238 ; gain = 526.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1365.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/Proto/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'uart_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/Proto/imports/digilent-xdc-master/Basys-3-Master.xdc:9]
Finished Parsing XDC File [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/Proto/imports/digilent-xdc-master/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.srcs/Proto/imports/digilent-xdc-master/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Proto_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Proto_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1397.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1397.652 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.652 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.652 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1397.652 ; gain = 559.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reqState_reg' in module 'UartIn'
INFO: [Synth 8-802] inferred FSM for state register 'reqState_reg' in module 'UartOut'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Proto'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reqState_reg' using encoding 'one-hot' in module 'UartIn'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reqState_reg' using encoding 'one-hot' in module 'UartOut'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Proto'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1397.652 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 6     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 8     
	  21 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 11    
	   4 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	   6 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 8     
	  21 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	  20 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 51    
	   6 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 14    
	  20 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_reqState_reg[3]) is unused and will be removed from module UartIn.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_reqState_reg[3]) is unused and will be removed from module UartOut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1397.652 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|SegmentDisplay | TENBIT     | 1024x7        | LUT            | 
|SegmentDisplay | TENBIT     | 1024x7        | LUT            | 
|SegmentDisplay | TENBIT     | 1024x6        | LUT            | 
|SegmentDisplay | TENBIT     | 1024x7        | LUT            | 
|SegmentDisplay | TENBIT     | 1024x6        | LUT            | 
+---------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1397.652 ; gain = 559.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1399.629 ; gain = 561.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1420.281 ; gain = 581.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1425.566 ; gain = 586.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1425.566 ; gain = 586.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1425.566 ; gain = 586.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_internal_svlib_COUNTER_TC_MACRO                 | Dynamic     | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|xil_internal_svlib_COUNTER_TC_MACRO__parameterized0 | Dynamic     | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
+----------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   318|
|2     |DSP48E1    |     2|
|3     |FIFO18E1   |     2|
|4     |LUT1       |    52|
|5     |LUT2       |   200|
|6     |LUT3       |   598|
|7     |LUT4       |   245|
|8     |LUT5       |   221|
|9     |LUT6       |  1010|
|10    |MUXF7      |    20|
|11    |MUXF8      |     2|
|12    |PLLE2_BASE |     1|
|13    |FDRE       |   241|
|14    |FDSE       |    22|
|15    |IBUF       |     7|
|16    |OBUF       |    29|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1425.566 ; gain = 586.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1425.566 ; gain = 554.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1425.566 ; gain = 586.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1425.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Proto' is not ideal for floorplanning, since the cellview 'BldcUart' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1448.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

Synth Design complete | Checksum: ee3fb724
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1448.254 ; gain = 990.605
INFO: [Common 17-1381] The checkpoint 'C:/Users/DurkusMaximus/Desktop/Xilinx/BldcDriver/BldcDriver.runs/synth_1/Proto.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proto_utilization_synth.rpt -pb Proto_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 12:42:35 2023...
