/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2015 MediaTek Inc.
 */

/******************************************************************************
 * cam_regs.h - MT6758 cam registers
 *
 * DESCRIPTION:
 *     This file provide register addresses and chip dependency infos in CAMSYS.
 *
 ******************************************************************************/

/**
 *    CAM interrupt status
 */
/* normal siganl */
#define VS_INT_ST       (1L<<0)
#define TG_INT1_ST      (1L<<1)
#define TG_INT2_ST      (1L<<2)
#define EXPDON_ST       (1L<<3)
#define SOF_INT_ST      (1L<<6)
#define HW_PASS1_DON_ST (1L<<14)
#define SW_PASS1_DON_ST (1L<<16)

/* err status */
#define TG_ERR_ST       (1L<<4)
#define TG_GBERR_ST     (1L<<5)
#define CQ_CODE_ERR_ST  (1L<<10)
#define CQ_DB_LOAD_ERR_ST (1L<<11)
#define CQ_VS_ERR_ST    (1L<<12)
#define DMA_ERR_ST      (1L<<23)
//RDMA Warning, packed with err status
#define LSCI_ERR_ST     (1L<<18)


/* warming status */ /* CAMCTL_R1A_CAMCTL_INT5_EN */
#define IMGO_ERR_ST     (1L<<0)
#define UFEO_ERR_ST     (1L<<1)
#define RRZO_ERR_ST     (1L<<2)
#define UFGO_ERR_ST     (1L<<3)
#define YUVO_ERR_ST     (1L<<4)
#define YUVBO_ERR_ST    (1L<<5)
#define YUVCO_ERR_ST    (1L<<6)
#define TSFO_ERR_ST     (1L<<7)
#define AAO_ERR_ST      (1L<<8)
#define AAHO_ERR_ST     (1L<<9)
#define AFO_ERR_ST      (1L<<10)
#define PDO_ERR_ST      (1L<<11)
#define FLKO_ERR_ST     (1L<<12)
#define LCESO_ERR_ST    (1L<<13)
#define LCESHO_ERR_ST   (1L<<14)
#define LTMSO_ERR_ST    (1L<<15)
#define LMVO_ERR_ST     (1L<<16)
#define RSSO_ERR_ST     (1L<<17)
#define RSSO_R2_ERR_ST  (1L<<18)
#define CRZO_ERR_ST     (1L<<19)
#define CRZBO_ERR_ST    (1L<<20)
#define CRZO_R2_ERR_ST  (1L<<21)

/* err status_2 */

/* Dma_en */
enum{
	_IMGO_R1_EN_   = (1L<<0),
	_UFEO_R1_EN_   = (1L<<1),
	_RRZO_R1_EN_   = (1L<<2),
	_UFGO_R1_EN_   = (1L<<3),
	_YUVO_R1_EN_   = (1L<<4),
	_YUVBO_R1_EN_  = (1L<<5),
	_YUVCO_R1_EN_  = (1L<<6),
	_TSFSO_R1_EN_  = (1L<<7),
	_AAO_R1_EN_    = (1L<<8),
	_AAHO_R1_EN_   = (1L<<9),
	_AFO_R1_EN_    = (1L<<10),
	_PDO_R1_EN_    = (1L<<11),
	_FLKO_R1_EN_   = (1L<<12),
	_LCESO_R1_EN_  = (1L<<13),
	_LCESHO_R1_EN_ = (1L<<14),
	_LTMSO_R1_EN_  = (1L<<15),
	_LMVO_R1_EN_   = (1L<<16),
	_RSSO_R1_EN_   = (1L<<17),
	_RSSO_R2_EN_   = (1L<<18),
	_CRZO_R1_EN_   = (1L<<19),
	_CRZBO_R1_EN_  = (1L<<20),
	_CRZO_R2_EN_   = (1L<<21),
	/* _MQEO_R1_EN_   = (1L<<17),
	 * _MAEO_R1_EN_   = (1L<<18),
	 * _BPCI_R4_EN_   = (1L<<21),
	 * _RAWI_R4_EN_   = (1L<<23),
	 * _RAWI_R5_EN_   = (1L<<24),
	 * _BPCO_R1_EN_   = (1L<<29),
	 * _LHSO_R1_EN_   = (1L<<30),
	 */
} ENUM_DMA_EN;

enum{
	_RAWI_R2_EN_   = (1L<<0),
	_UFDI_R2_EN_   = (1L<<1),
	_BPCI_R1_EN_   = (1L<<2),
	_LSCI_R1_EN_   = (1L<<3),
	_PDI_R1_EN_    = (1L<<4),
	_BPCI_R2_EN_   = (1L<<5),
	_RAWI_R3_EN_   = (1L<<6),
	_BPCI_R3_EN_   = (1L<<7),
	_CQI_R1__EN_   = (1L<<8),
	_CQI_R2_EN_    = (1L<<9),
	/* _MLSCI_R1_EN_  = (1L<<4), */
} ENUM_DMA2_EN;


/* debug_data port sequence */
enum{
	BPCI_R1_DEBUG   = 0,
	LSCI_R1_DEBUG,
	RAWI_R2_DEBUG,
	IMGO_R1_DEBUG,
	RRZO_R1_DEBUG,
	AAO_R1_DEBUG,
	AFO_R1_DEBUG,
	LCESO_R1_DEBUG,
	UFEO_R1_DEBUG,
	PDO_R1_DEBUG,
	rsv_0_DEBUG,
	TSFSO_R1_DEBUG,
	PDI_R1_DEBUG,
	LMVO_R1_DEBUG,
	FLKO_R1_DEBUG,
	RSSO_R1_DEBUG,
	UFGO_R1_DEBUG,
	RAWI_R3_DEBUG,
	CQI_R1_DEBUG,
	CQI_R2_DEBUG,
	BPCI_R2_DEBUG,
	BPCI_R3_DEBUG,
	rsv_1_DEBUG,
	UFDI_R2_DEBUG,
	rsv_2_DEBUG,
	rsv_3_DEBUG,
	LTMSO_R1_DEBUG,
	LCESHO_R1_DEBUG,
	rsv_4_DEBUG,
	RSSO_R2_DEBUG,
	CRZO_R1_DEBUG,
	CRZBO_R1_DEBUG,
	CRZO_R2_DEBUG,
	rsv_5_DEBUG,
	YUVO_R1_DEBUG,
	YUVBO_R1_DEBUG,
	YUVCO_R1_DEBUG,
} DEBUG_DATA;

/**
 *    CAMSV_DMA_SOFT_RSTSTAT
 */
#define IMGO_SOFT_RST_STAT        (1L<<0)
#define RRZO_SOFT_RST_STAT        (1L<<1)
#define AAO_SOFT_RST_STAT         (1L<<2)
#define AFO_SOFT_RST_STAT         (1L<<3)
#define LCSO_SOFT_RST_STAT        (1L<<4)
#define UFEO_SOFT_RST_STAT        (1L<<5)
#define PDO_SOFT_RST_STAT         (1L<<6)
#define BPCI_SOFT_RST_STAT        (1L<<16)
#define CACI_SOFT_RST_STAT        (1L<<17)
#define LSCI_SOFT_RST_STAT        (1L<<18)

/**
 *    CAM DMA done status
 */
#define IMGO_DONE_ST        (1L<<0)
#define UFEO_DONE_ST        (1L<<1)
#define RRZO_DONE_ST        (1L<<2)
#define UFGO_DONE_ST        (1L<<3)
#define YUVO_DONE_ST        (1L<<4)
#define YUVBO_DONE_ST       (1L<<5)
#define YUVCO_DONE_ST       (1L<<6)
#define TSFSO_DONE_ST       (1L<<7)
#define AAO_DONE_ST         (1L<<8)
#define AAHO_DONE_ST        (1L<<9)
#define AFO_DONE_ST         (1L<<10)
#define PDO_DONE_ST         (1L<<11)
#define FLKO_DONE_ST        (1L<<12)
#define LCESO_DONE_ST       (1L<<13)
#define LCESHO_DONE_ST      (1L<<14)
#define LTMSO_R1_DONE_ST    (1L<<15)
#define LMVO_DONE_ST        (1L<<16)
#define RSSO_DONE_ST        (1L<<17)
#define RSSO_R2_DONE_ST     (1L<<18)
#define CRZO_DONE_ST        (1L<<19)
#define CRZBO_DONE_ST       (1L<<20)
#define CRZO_R2_DONE_ST     (1L<<21)

#define RAWI_R2_DONE_ST     (1L<<0)
#define UFDI_R2_DONE_ST     (1L<<1)
#define BPCI_DONE_ST        (1L<<2)
#define LSCI_DONE_ST        (1L<<3)
#define PDI_DONE_ST         (1L<<4)
#define BPCI_R2_DONE_ST     (1L<<5)
#define RAWI_R3_DONE_ST     (1L<<6)
#define BPCI_R3_DONE_ST     (1L<<7)
#define CQI_R1_DONE_ST      (1L<<8)
#define CQI_R2_DONE_ST      (1L<<9)

/**
 *    CAMSV interrupt status
 */
/* normal signal */
#define SV_VS1_ST           (1L<<0)
#define SV_TG_ST1           (1L<<1)
#define SV_TG_ST2           (1L<<2)
#define SV_EXPDON_ST        (1L<<3)
#define SV_SOF_INT_ST       (1L<<6)
#define SV_HW_PASS1_DON_ST  (1L<<11)
#define SV_SW_PASS1_DON_ST  (1L<<12)
#define SV_SUB_PASS1_DON_ST (1L<<13)
/* err status */
#define SV_TG_ERR           (1L<<4)
#define SV_TG_GBERR         (1L<<5)
#define SV_IMGO_ERR         (1L<<16)
#define SV_IMGO_OVERRUN     (1L<<17)

/**
 *    IRQ signal mask
 */
#define INT_ST_MASK_CAM     (                  \
			      VS_INT_ST       |\
			      TG_INT1_ST      |\
			      TG_INT2_ST      |\
			      EXPDON_ST       |\
			      HW_PASS1_DON_ST |\
			      SOF_INT_ST      |\
			      SW_PASS1_DON_ST)
/**
 *    dma done mask
 */
#define DMA_ST_MASK_CAM     (              \
			     IMGO_DONE_ST |\
			     UFEO_DONE_ST |\
			     RRZO_DONE_ST |\
			     LMVO_DONE_ST |\
			     FLKO_DONE_ST |\
			     AFO_DONE_ST  |\
			     LCESO_DONE_ST |\
			     LCESHO_DONE_ST |\
			     AAO_DONE_ST  |\
			     AAHO_DONE_ST   |\
			     YUVO_DONE_ST  |\
			     CRZO_DONE_ST  |\
			     CRZO_R2_DONE_ST  |\
			     RSSO_R2_DONE_ST  |\
			     RSSO_DONE_ST   |\
			     PDO_DONE_ST)

/**
 *    IRQ Warning Mask
 */
#define INT_ST_MASK_CAM_WARN    (                 \
				 PDO_ERR_ST      |\
				 UFGO_ERR_ST     |\
				 UFEO_ERR_ST     |\
				 RRZO_ERR_ST     |\
				 AFO_ERR_ST      |\
				 IMGO_ERR_ST     |\
				 AAO_ERR_ST      |\
				 AAHO_ERR_ST      |\
				 TSFO_ERR_ST      |\
				 FLKO_ERR_ST     |\
				 RSSO_ERR_ST     |\
				 RSSO_R2_ERR_ST     |\
				 LCESO_ERR_ST   |\
				 LCESHO_ERR_ST  |\
				 LTMSO_ERR_ST  |\
				 CRZO_ERR_ST    |\
				 CRZBO_ERR_ST   |\
				 CRZO_R2_ERR_ST |\
				 YUVO_ERR_ST    |\
				 YUVBO_ERR_ST   |\
				 YUVCO_ERR_ST   |\
				 LMVO_ERR_ST)

#define INT_ST_MASK_CAM_WARN_2 (                 \
				 LSCI_ERR_ST)
/**
 *    IRQ Error Mask
 */
#define INT_ST_MASK_CAM_ERR     (                 \
				 TG_ERR_ST       |\
				 TG_GBERR_ST     |\
				 CQ_CODE_ERR_ST  |\
				 CQ_DB_LOAD_ERR_ST  |\
				 CQ_VS_ERR_ST    |\
				 DMA_ERR_ST)

/**
 *    IRQ signal mask
 */
#define INT_ST_MASK_CAMSV       (                    \
				 SV_VS1_ST          |\
				 SV_TG_ST1          |\
				 SV_TG_ST2          |\
				 SV_EXPDON_ST       |\
				 SV_SOF_INT_ST      |\
				 SV_HW_PASS1_DON_ST |\
				 SV_SW_PASS1_DON_ST)
/**
 *    IRQ Error Mask
 */
#define INT_ST_MASK_CAMSV_ERR   (                   \
				 SV_TG_ERR         |\
				 SV_TG_GBERR       |\
				 SV_IMGO_ERR       |\
				 SV_IMGO_OVERRUN)

/**
 *    DMA CAMSV IMGO/UFO done mask
 */
#define DMA_ST_MASK_CAMSV_IMGO_OR_UFO     (              \
			     IMGO_SOFT_RST_STAT |\
			     UFEO_SOFT_RST_STAT)

#define CAMSYS_REG_CG_CON                      (ISP_CAMSYS_CONFIG_BASE + 0x0000)
#define CAMSYS_REG_CG_SET                      (ISP_CAMSYS_CONFIG_BASE + 0x0004)
#define CAMSYS_REG_CG_CLR                      (ISP_CAMSYS_CONFIG_BASE + 0x0008)

#define CAMSYS_RAWA_REG_CG_CON	(ISP_CAMSYS_RAWA_CONFIG_BASE + 0x0000)
#define CAMSYS_RAWA_REG_CG_SET	(ISP_CAMSYS_RAWA_CONFIG_BASE + 0x0004)
#define CAMSYS_RAWA_REG_CG_CLR	(ISP_CAMSYS_RAWA_CONFIG_BASE + 0x0008)
#define CAMSYS_RAWB_REG_CG_CON	(ISP_CAMSYS_RAWB_CONFIG_BASE + 0x0000)
#define CAMSYS_RAWB_REG_CG_SET	(ISP_CAMSYS_RAWB_CONFIG_BASE + 0x0004)
#define CAMSYS_RAWB_REG_CG_CLR	(ISP_CAMSYS_RAWB_CONFIG_BASE + 0x0008)
#define CAMSYS_RAWC_REG_CG_CON	(ISP_CAMSYS_RAWC_CONFIG_BASE + 0x0000)
#define CAMSYS_RAWC_REG_CG_SET	(ISP_CAMSYS_RAWC_CONFIG_BASE + 0x0004)
#define CAMSYS_RAWC_REG_CG_CLR	(ISP_CAMSYS_RAWC_CONFIG_BASE + 0x0008)

#define CAMSYS_REG_HALT1_EN                    (ISP_CAMSYS_CONFIG_BASE + 0x0350)
#define CAMSYS_REG_HALT2_EN                    (ISP_CAMSYS_CONFIG_BASE + 0x0354)
#define CAMSYS_REG_HALT3_EN                    (ISP_CAMSYS_CONFIG_BASE + 0x0358)
#define CAMSYS_REG_HALT4_EN                    (ISP_CAMSYS_CONFIG_BASE + 0x035C)
#define CAMSYS_REG_HALT1_SEC_EN                (ISP_CAMSYS_CONFIG_BASE + 0x0360)
#define CAMSYS_REG_HALT2_SEC_EN                (ISP_CAMSYS_CONFIG_BASE + 0x0364)
#define CAMSYS_REG_HALT3_SEC_EN                (ISP_CAMSYS_CONFIG_BASE + 0x0368)
#define CAMSYS_REG_HALT4_SEC_EN                (ISP_CAMSYS_CONFIG_BASE + 0x036C)

#define CAM_REG_CTL_EN(module)                  (isp_devs[module].regs + 0x0004)
#define CAM_REG_CTL_EN2(module)                 (isp_devs[module].regs + 0x0008)
#define CAM_REG_CTL_EN3(module)                 (isp_devs[module].regs + 0x000C)
/* isp6s remove CAM_REG_CTL_EN4 */
#define CAM_REG_CTL_DMA_EN(module)              (isp_devs[module].regs + 0x0014)
#define CAM_REG_CTL_DMA2_EN(module)             (isp_devs[module].regs + 0x0018)
#define CAM_REG_CTL_SEL(module)                 (isp_devs[module].regs + 0x0040)
#define CAM_REG_CTL_SEL2(module)                (isp_devs[module].regs + 0x0044)
#define CAM_REG_CTL_FMT_SEL(module)             (isp_devs[module].regs + 0x0048)
#define CAM_REG_CTL_FMT2_SEL(module)            (isp_devs[module].regs + 0x004C)

#define CAM_REG_CTL_START(module)               (isp_devs[module].regs + 0x0074)
#define CAM_REG_CTL_START_ST(module)            (isp_devs[module].regs + 0x0078)
#define CAM_REG_CTL_RAW_INT_EN(module)          (isp_devs[module].regs + 0x0100)
#define CAM_REG_CTL_RAW_INT_STATUS(module)      (isp_devs[module].regs + 0x0104)
#define CAM_REG_CTL_RAW_INT_STATUSX(module)     (isp_devs[module].regs + 0x0108)
#define CAM_REG_CTL_RAW_INT2_EN(module)         (isp_devs[module].regs + 0x0110)
#define CAM_REG_CTL_RAW_INT2_STATUS(module)     (isp_devs[module].regs + 0x0114)
#define CAM_REG_CTL_RAW_INT2_STATUSX(module)    (isp_devs[module].regs + 0x0118)
#define CAM_REG_CTL_RAW_INT3_EN(module)         (isp_devs[module].regs + 0x0120)
#define CAM_REG_CTL_RAW_INT3_STATUS(module)     (isp_devs[module].regs + 0x0124)
#define CAM_REG_CTL_RAW_INT3_STATUSX(module)    (isp_devs[module].regs + 0x0128)
#define CAM_REG_CTL_RAW_INT4_EN(module)         (isp_devs[module].regs + 0x0130)
#define CAM_REG_CTL_RAW_INT4_STATUS(module)     (isp_devs[module].regs + 0x0134)
#define CAM_REG_CTL_RAW_INT4_STATUSX(module)    (isp_devs[module].regs + 0x0138)
#define CAM_REG_CTL_RAW_INT5_EN(module)         (isp_devs[module].regs + 0x0140)
#define CAM_REG_CTL_RAW_INT5_STATUS(module)     (isp_devs[module].regs + 0x0144)
#define CAM_REG_CTL_RAW_INT5_STATUSX(module)    (isp_devs[module].regs + 0x0148)
#define CAM_REG_CTL_RAW_INT6_EN(module)         (isp_devs[module].regs + 0x0150)
#define CAM_REG_CTL_RAW_INT6_STATUS(module)     (isp_devs[module].regs + 0x0154)
#define CAM_REG_CTL_RAW_INT6_STATUSX(module)    (isp_devs[module].regs + 0x0158)

#define CAM_REG_CTL_SW_CTL(module)              (isp_devs[module].regs + 0x007C)
#define CAM_REG_CTL_CD_DONE_SEL(module)         (isp_devs[module].regs + 0x0058)
#define CAM_REG_CTL_TWIN_STATUS(module)         (isp_devs[module].regs + 0x00A8)
#define CAM_REG_CTL_MISC(module)                (isp_devs[module].regs + 0x0054)
#define CAM_REG_CTL_DONE_SEL(module)            (isp_devs[module].regs + 0x0058)
#define CAM_REG_CTL_DONE_SEL2(module)           (isp_devs[module].regs + 0x005C)
#define CAM_REG_CTL_SW_PASS1_DONE(module)       (isp_devs[module].regs + 0x0080)
#define CAM_REG_CTL_SW_SUB_CTL(module)          (isp_devs[module].regs + 0x0084)

/* FBC_DMAO_CTL */
#define CAM_REG_FBC_IMGO_CTL1(module)           (isp_devs[module].regs + 0x0E00)
#define CAM_REG_FBC_IMGO_CTL2(module)           (isp_devs[module].regs + 0x0E04)
#define CAM_REG_FBC_RRZO_CTL1(module)           (isp_devs[module].regs + 0x0E08)
#define CAM_REG_FBC_RRZO_CTL2(module)           (isp_devs[module].regs + 0x0E0C)
#define CAM_REG_FBC_UFEO_CTL1(module)           (isp_devs[module].regs + 0x0E10)
#define CAM_REG_FBC_UFEO_CTL2(module)           (isp_devs[module].regs + 0x0E14)
#define CAM_REG_FBC_UFGO_CTL1(module)           (isp_devs[module].regs + 0x0E18)
#define CAM_REG_FBC_UFGO_CTL2(module)           (isp_devs[module].regs + 0x0E1C)
#define CAM_REG_FBC_LCESO_CTL1(module)          (isp_devs[module].regs + 0x0E20)
#define CAM_REG_FBC_LCESO_CTL2(module)          (isp_devs[module].regs + 0x0E24)
#define CAM_REG_FBC_LCESHO_CTL1(module)         (isp_devs[module].regs + 0x0E28)
#define CAM_REG_FBC_LCESHO_CTL2(module)         (isp_devs[module].regs + 0x0E2C)
#define CAM_REG_FBC_AFO_CTL1(module)            (isp_devs[module].regs + 0x0E30)
#define CAM_REG_FBC_AFO_CTL2(module)            (isp_devs[module].regs + 0x0E34)
#define CAM_REG_FBC_AAO_CTL1(module)            (isp_devs[module].regs + 0x0E38)
#define CAM_REG_FBC_AAO_CTL2(module)            (isp_devs[module].regs + 0x0E3C)
#define CAM_REG_FBC_PDO_CTL1(module)            (isp_devs[module].regs + 0x0E40)
#define CAM_REG_FBC_PDO_CTL2(module)            (isp_devs[module].regs + 0x0E44)
#define CAM_REG_FBC_TSFSO_CTL1(module)          (isp_devs[module].regs + 0x0E48)
#define CAM_REG_FBC_TSFSO_CTL2(module)          (isp_devs[module].regs + 0x0E4C)
#define CAM_REG_FBC_FLKO_CTL1(module)           (isp_devs[module].regs + 0x0E50)
#define CAM_REG_FBC_FLKO_CTL2(module)           (isp_devs[module].regs + 0x0E54)
#define CAM_REG_FBC_LMVO_CTL1(module)           (isp_devs[module].regs + 0x0E58)
#define CAM_REG_FBC_LMVO_CTL2(module)           (isp_devs[module].regs + 0x0E5C)
#define CAM_REG_FBC_RSSO_CTL1(module)           (isp_devs[module].regs + 0x0E60)
#define CAM_REG_FBC_RSSO_CTL2(module)           (isp_devs[module].regs + 0x0E64)
#define CAM_REG_FBC_YUVO_CTL1(module)           (isp_devs[module].regs + 0x0E68)
#define CAM_REG_FBC_YUVO_CTL2(module)           (isp_devs[module].regs + 0x0E6C)
#define CAM_REG_FBC_YUVBO_CTL1(module)          (isp_devs[module].regs + 0x0E70)
#define CAM_REG_FBC_YUVBO_CTL2(module)          (isp_devs[module].regs + 0x0E74)
#define CAM_REG_FBC_YUVCO_CTL1(module)          (isp_devs[module].regs + 0x0E78)
#define CAM_REG_FBC_YUVCO_CTL2(module)          (isp_devs[module].regs + 0x0E7C)
#define CAM_REG_FBC_CRZO_CTL1(module)           (isp_devs[module].regs + 0x0E80)
#define CAM_REG_FBC_CRZO_CTL2(module)           (isp_devs[module].regs + 0x0E84)
#define CAM_REG_FBC_CRZBO_CTL1(module)          (isp_devs[module].regs + 0x0E88)
#define CAM_REG_FBC_CRZBO_CTL2(module)          (isp_devs[module].regs + 0x0E8C)
#define CAM_REG_FBC_LTMSO_CTL1(module)          (isp_devs[module].regs + 0x0EA0)
#define CAM_REG_FBC_LTMSO_CTL2(module)          (isp_devs[module].regs + 0x0EA4)
/* isp6s add AAHO */
#define CAM_REG_FBC_AAHO_CTL1(module)           (isp_devs[module].regs + 0x0EA8)
#define CAM_REG_FBC_AAHO_CTL2(module)           (isp_devs[module].regs + 0x0EAC)
#define CAM_REG_FBC_CRZO_R2_CTL1(module)        (isp_devs[module].regs + 0x0E90)
#define CAM_REG_FBC_CRZO_R2_CTL2(module)        (isp_devs[module].regs + 0x0E94)
#define CAM_REG_FBC_RSSO_R2_CTL1(module)        (isp_devs[module].regs + 0x0E98)
#define CAM_REG_FBC_RSSO_R2_CTL2(module)        (isp_devs[module].regs + 0x0E9C)


#define CAM_REG_CAMCQ_CQ_EN(module)             (isp_devs[module].regs + 0x0200)
#define CAM_REG_CQ_THR0_CTL(module)             (isp_devs[module].regs + 0x0210)
#define CAM_REG_CQ_THR0_BASEADDR(module)        (isp_devs[module].regs + 0x0214)
#define CAM_REG_CQ_THR1_CTL(module)             (isp_devs[module].regs + 0x021C)
#define CAM_REG_CQ_THR1_BASEADDR(module)        (isp_devs[module].regs + 0x0220)
#define CAM_REG_CQ_THR2_CTL(module)             (isp_devs[module].regs + 0x0228)
#define CAM_REG_CQ_THR2_BASEADDR(module)        (isp_devs[module].regs + 0x022C)
#define CAM_REG_CQ_THR3_CTL(module)             (isp_devs[module].regs + 0x0234)
#define CAM_REG_CQ_THR3_BASEADDR(module)        (isp_devs[module].regs + 0x0238)
#define CAM_REG_CQ_THR4_CTL(module)             (isp_devs[module].regs + 0x0240)
#define CAM_REG_CQ_THR4_BASEADDR(module)        (isp_devs[module].regs + 0x0244)
#define CAM_REG_CQ_THR5_CTL(module)             (isp_devs[module].regs + 0x024C)
#define CAM_REG_CQ_THR5_BASEADDR(module)        (isp_devs[module].regs + 0x0250)
#define CAM_REG_CQ_THR6_CTL(module)             (isp_devs[module].regs + 0x0258)
#define CAM_REG_CQ_THR6_BASEADDR(module)        (isp_devs[module].regs + 0x025C)
#define CAM_REG_CQ_THR7_CTL(module)             (isp_devs[module].regs + 0x0264)
#define CAM_REG_CQ_THR7_BASEADDR(module)        (isp_devs[module].regs + 0x0268)
#define CAM_REG_CQ_THR8_CTL(module)             (isp_devs[module].regs + 0x0270)
#define CAM_REG_CQ_THR8_BASEADDR(module)        (isp_devs[module].regs + 0x0274)
#define CAM_REG_CQ_THR9_CTL(module)             (isp_devs[module].regs + 0x027C)
#define CAM_REG_CQ_THR9_BASEADDR(module)        (isp_devs[module].regs + 0x0280)
#define CAM_REG_CQ_THR10_CTL(module)            (isp_devs[module].regs + 0x0288)
#define CAM_REG_CQ_THR10_BASEADDR(module)       (isp_devs[module].regs + 0x028C)
#define CAM_REG_CQ_THR11_CTL(module)            (isp_devs[module].regs + 0x0294)
#define CAM_REG_CQ_THR11_BASEADDR(module)       (isp_devs[module].regs + 0x0298)
#define CAM_REG_CQ_THR12_CTL(module)            (isp_devs[module].regs + 0x02A0)
#define CAM_REG_CQ_THR12_BASEADDR(module)       (isp_devs[module].regs + 0x02A4)
#define CAM_REG_CQ_THR13_CTL(module)            (isp_devs[module].regs + 0x02AC)
#define CAM_REG_CQ_THR13_BASEADDR(module)       (isp_devs[module].regs + 0x02B0)
#define CAM_REG_CQ_THR14_CTL(module)            (isp_devs[module].regs + 0x02B8)
#define CAM_REG_CQ_THR14_BASEADDR(module)       (isp_devs[module].regs + 0x02BC)
#define CAM_REG_CQ_THR15_CTL(module)            (isp_devs[module].regs + 0x02C4)
#define CAM_REG_CQ_THR15_BASEADDR(module)       (isp_devs[module].regs + 0x02C8)
#define CAM_REG_CQ_THR16_CTL(module)            (isp_devs[module].regs + 0x02D0)
#define CAM_REG_CQ_THR16_BASEADDR(module)       (isp_devs[module].regs + 0x02D4)
#define CAM_REG_CQ_THR17_CTL(module)            (isp_devs[module].regs + 0x02DC)
#define CAM_REG_CQ_THR17_BASEADDR(module)       (isp_devs[module].regs + 0x02E0)
#define CAM_REG_CQ_THR18_CTL(module)            (isp_devs[module].regs + 0x02E8)
#define CAM_REG_CQ_THR18_BASEADDR(module)       (isp_devs[module].regs + 0x02EC)
#define CAM_REG_CQ_THR19_CTL(module)            (isp_devs[module].regs + 0x02F4)
#define CAM_REG_CQ_THR19_BASEADDR(module)       (isp_devs[module].regs + 0x02F8)
#define CAM_REG_CQ_THR20_CTL(module)            (isp_devs[module].regs + 0x0300)
#define CAM_REG_CQ_THR20_BASEADDR(module)       (isp_devs[module].regs + 0x0304)
#define CAM_REG_CQ_THR21_CTL(module)            (isp_devs[module].regs + 0x030C)
#define CAM_REG_CQ_THR21_BASEADDR(module)       (isp_devs[module].regs + 0x0310)
#define CAM_REG_CQ_THR22_CTL(module)            (isp_devs[module].regs + 0x0318)
#define CAM_REG_CQ_THR22_BASEADDR(module)       (isp_devs[module].regs + 0x031C)
#define CAM_REG_CQ_THR23_CTL(module)            (isp_devs[module].regs + 0x0324)
#define CAM_REG_CQ_THR23_BASEADDR(module)       (isp_devs[module].regs + 0x0328)
#define CAM_REG_CQ_THR24_CTL(module)            (isp_devs[module].regs + 0x0330)
#define CAM_REG_CQ_THR24_BASEADDR(module)       (isp_devs[module].regs + 0x0334)

#define CAM_REG_TG_SEN_MODE(module)             (isp_devs[module].regs + 0x1F00)
#define CAM_REG_TG_VF_CON(module)               (isp_devs[module].regs + 0x1F04)
#define CAM_REG_TG_INTER_ST(module)             (isp_devs[module].regs + 0x1F3C)
#define CAM_REG_TG_SUB_PERIOD(module)           (isp_devs[module].regs + 0x1F74)

#define CAM_REG_RRZ_IN_IMG(module)              (isp_devs[module].regs + 0x1104)
#define CAM_REG_RRZ_OUT_IMG(module)             (isp_devs[module].regs + 0x1108)

#define CAM_REG_DMA_CQ_COUNTER(module)          (isp_devs[module].regs + 0x40AC)
#define CAM_REG_DMA_FRAME_HEADER_EN1(module)    (isp_devs[module].regs + 0x40BC)
#define CAM_REG_IMGO_BASE_ADDR(module)          (isp_devs[module].regs + 0x4820)
#define CAM_REG_IMGO_XSIZE(module)              (isp_devs[module].regs + 0x482C)
#define CAM_REG_IMGO_YSIZE(module)              (isp_devs[module].regs + 0x4830)

#define CAM_REG_AAO_BASE_ADDR(module)          (isp_devs[module].regs + 0x44A0)
#define CAM_REG_AAHO_BASE_ADDR(module)         (isp_devs[module].regs + 0x4430)
#define CAM_REG_AFO_BASE_ADDR(module)          (isp_devs[module].regs + 0x4510)
#define CAM_REG_PDO_BASE_ADDR(module)          (isp_devs[module].regs + 0x4260)
#define CAM_REG_FLKO_BASE_ADDR(module)         (isp_devs[module].regs + 0x4580)
#define CAM_REG_LTMSO_BASE_ADDR(module)        (isp_devs[module].regs + 0x45F0)
#define CAM_REG_TSFSO_BASE_ADDR(module)        (isp_devs[module].regs + 0x43C0)

#define CAM_REG_IMGO_DRS(module)                (isp_devs[module].regs + 0x4828)
#define CAM_REG_IMGO_CON(module)                (isp_devs[module].regs + 0x4838)
#define CAM_REG_IMGO_CON2(module)               (isp_devs[module].regs + 0x483C)
#define CAM_REG_IMGO_CON3(module)               (isp_devs[module].regs + 0x4840)

#define CAM_REG_RRZO_BASE_ADDR(module)          (isp_devs[module].regs + 0x4900)
#define CAM_REG_RRZO_XSIZE(module)              (isp_devs[module].regs + 0x490C)
#define CAM_REG_RRZO_YSIZE(module)              (isp_devs[module].regs + 0x4910)

#define CAM_REG_RRZO_DRS(module)                (isp_devs[module].regs + 0x4908)
#define CAM_REG_RRZO_CON(module)                (isp_devs[module].regs + 0x4918)
#define CAM_REG_RRZO_CON2(module)               (isp_devs[module].regs + 0x491C)
#define CAM_REG_RRZO_CON3(module)               (isp_devs[module].regs + 0x4920)

#define CAM_REG_PDO_DRS(module)                 (isp_devs[module].regs + 0x4268)
#define CAM_REG_PDO_CON(module)                 (isp_devs[module].regs + 0x4278)
#define CAM_REG_PDO_CON2(module)                (isp_devs[module].regs + 0x427C)
#define CAM_REG_PDO_CON3(module)                (isp_devs[module].regs + 0x4280)

#define CAM_REG_TSFSO_DRS(module)               (isp_devs[module].regs + 0x43C8)
#define CAM_REG_TSFSO_CON(module)               (isp_devs[module].regs + 0x43D8)
#define CAM_REG_TSFSO_CON2(module)              (isp_devs[module].regs + 0x43DC)
#define CAM_REG_TSFSO_CON3(module)              (isp_devs[module].regs + 0x43E0)

#define CAM_REG_AAO_DRS(module)                 (isp_devs[module].regs + 0x44A8)
#define CAM_REG_AAO_CON(module)                 (isp_devs[module].regs + 0x44B8)
#define CAM_REG_AAO_CON2(module)                (isp_devs[module].regs + 0x44BC)
#define CAM_REG_AAO_CON3(module)                (isp_devs[module].regs + 0x44C0)

#define CAM_REG_AAHO_DRS(module)                (isp_devs[module].regs + 0x4438)
#define CAM_REG_AAHO_CON(module)                (isp_devs[module].regs + 0x4448)
#define CAM_REG_AAHO_CON2(module)               (isp_devs[module].regs + 0x444C)
#define CAM_REG_AAHO_CON3(module)               (isp_devs[module].regs + 0x4450)

#define CAM_REG_AFO_DRS(module)                 (isp_devs[module].regs + 0x4518)
#define CAM_REG_AFO_CON(module)                 (isp_devs[module].regs + 0x4528)
#define CAM_REG_AFO_CON2(module)                (isp_devs[module].regs + 0x452C)
#define CAM_REG_AFO_CON3(module)                (isp_devs[module].regs + 0x4530)

#define CAM_REG_FLKO_DRS(module)                (isp_devs[module].regs + 0x4588)
#define CAM_REG_FLKO_CON(module)                (isp_devs[module].regs + 0x4598)
#define CAM_REG_FLKO_CON2(module)               (isp_devs[module].regs + 0x459C)
#define CAM_REG_FLKO_CON3(module)               (isp_devs[module].regs + 0x45A0)

#define CAM_REG_LTMSO_DRS(module)               (isp_devs[module].regs + 0x45F8)
#define CAM_REG_LTMSO_CON(module)               (isp_devs[module].regs + 0x4608)
#define CAM_REG_LTMSO_CON2(module)              (isp_devs[module].regs + 0x460C)
#define CAM_REG_LTMSO_CON3(module)              (isp_devs[module].regs + 0x4610)

#define CAM_REG_LCESO_DRS(module)               (isp_devs[module].regs + 0x4668)
#define CAM_REG_LCESO_CON(module)               (isp_devs[module].regs + 0x4678)
#define CAM_REG_LCESO_CON2(module)              (isp_devs[module].regs + 0x467C)
#define CAM_REG_LCESO_CON3(module)              (isp_devs[module].regs + 0x4680)

#define CAM_REG_LCESHO_DRS(module)              (isp_devs[module].regs + 0x46D8)
#define CAM_REG_LCESHO_CON(module)              (isp_devs[module].regs + 0x46E8)
#define CAM_REG_LCESHO_CON2(module)             (isp_devs[module].regs + 0x46EC)
#define CAM_REG_LCESHO_CON3(module)             (isp_devs[module].regs + 0x46F0)

#define CAM_REG_RSSO_DRS(module)                (isp_devs[module].regs + 0x4748)
#define CAM_REG_RSSO_CON(module)                (isp_devs[module].regs + 0x4758)
#define CAM_REG_RSSO_CON2(module)               (isp_devs[module].regs + 0x475C)
#define CAM_REG_RSSO_CON3(module)               (isp_devs[module].regs + 0x4760)

#define CAM_REG_LMVO_DRS(module)                (isp_devs[module].regs + 0x47B8)
#define CAM_REG_LMVO_CON(module)                (isp_devs[module].regs + 0x47C8)
#define CAM_REG_LMVO_CON2(module)               (isp_devs[module].regs + 0x47CC)
#define CAM_REG_LMVO_CON3(module)               (isp_devs[module].regs + 0x47D0)

#define CAM_REG_UFEO_DRS(module)                (isp_devs[module].regs + 0x4898)
#define CAM_REG_UFEO_CON(module)                (isp_devs[module].regs + 0x48A8)
#define CAM_REG_UFEO_CON2(module)               (isp_devs[module].regs + 0x48AC)
#define CAM_REG_UFEO_CON3(module)               (isp_devs[module].regs + 0x48B0)

#define CAM_REG_UFGO_DRS(module)                (isp_devs[module].regs + 0x4978)
#define CAM_REG_UFGO_CON(module)                (isp_devs[module].regs + 0x4988)
#define CAM_REG_UFGO_CON2(module)               (isp_devs[module].regs + 0x498C)
#define CAM_REG_UFGO_CON3(module)               (isp_devs[module].regs + 0x4990)

#define CAM_REG_YUVO_DRS(module)                (isp_devs[module].regs + 0x49E8)
#define CAM_REG_YUVO_CON(module)                (isp_devs[module].regs + 0x49F8)
#define CAM_REG_YUVO_CON2(module)               (isp_devs[module].regs + 0x49FC)
#define CAM_REG_YUVO_CON3(module)               (isp_devs[module].regs + 0x4A00)

#define CAM_REG_YUVBO_DRS(module)               (isp_devs[module].regs + 0x4A58)
#define CAM_REG_YUVBO_CON(module)               (isp_devs[module].regs + 0x4A68)
#define CAM_REG_YUVBO_CON2(module)              (isp_devs[module].regs + 0x4A6C)
#define CAM_REG_YUVBO_CON3(module)              (isp_devs[module].regs + 0x4A70)

#define CAM_REG_YUVCO_DRS(module)               (isp_devs[module].regs + 0x4AC8)
#define CAM_REG_YUVCO_CON(module)               (isp_devs[module].regs + 0x4AD8)
#define CAM_REG_YUVCO_CON2(module)              (isp_devs[module].regs + 0x4ADC)
#define CAM_REG_YUVCO_CON3(module)              (isp_devs[module].regs + 0x4AE0)

#define CAM_REG_YUVO_BASE_ADDR(module)          (isp_devs[module].regs + 0x49E0)
#define CAM_REG_YUVO_FH_BASE_ADDR(module)       (isp_devs[module].regs + 0x4A0C)

#define CAM_REG_CRZ_IN_IMG(module)              (isp_devs[module].regs + 0x28C4)
#define CAM_REG_CRZO_DRS(module)                (isp_devs[module].regs + 0x4B38)
#define CAM_REG_CRZO_CON(module)                (isp_devs[module].regs + 0x4B48)
#define CAM_REG_CRZO_CON2(module)               (isp_devs[module].regs + 0x4B4C)
#define CAM_REG_CRZO_CON3(module)               (isp_devs[module].regs + 0x4B50)
#define CAM_REG_CRZO_BASE_ADDR(module)          (isp_devs[module].regs + 0x4B30)
#define CAM_REG_CRZO_OFST_ADDR(module)          (isp_devs[module].regs + 0x4B34)
#define CAM_REG_CRZO_XSIZE(module)              (isp_devs[module].regs + 0x4B3C)

#define CAM_REG_CRZBO_DRS(module)               (isp_devs[module].regs + 0x4BA8)
#define CAM_REG_CRZBO_CON(module)               (isp_devs[module].regs + 0x4BB8)
#define CAM_REG_CRZBO_CON2(module)              (isp_devs[module].regs + 0x4BBC)
#define CAM_REG_CRZBO_CON3(module)              (isp_devs[module].regs + 0x4BC0)

#define CAM_REG_CRZO_R2_DRS(module)             (isp_devs[module].regs + 0x4C18)
#define CAM_REG_CRZO_R2_CON(module)             (isp_devs[module].regs + 0x4C28)
#define CAM_REG_CRZO_R2_CON2(module)            (isp_devs[module].regs + 0x4C2C)
#define CAM_REG_CRZO_R2_CON3(module)            (isp_devs[module].regs + 0x4C30)

#define CAM_REG_RSSO_R2_DRS(module)             (isp_devs[module].regs + 0x4CF8)
#define CAM_REG_RSSO_R2_CON(module)             (isp_devs[module].regs + 0x4D08)
#define CAM_REG_RSSO_R2_CON2(module)            (isp_devs[module].regs + 0x4D0C)
#define CAM_REG_RSSO_R2_CON3(module)            (isp_devs[module].regs + 0x4D10)

#define CAM_REG_RAWI_R2_DRS(module)             (isp_devs[module].regs + 0x4208)
#define CAM_REG_RAWI_R2_CON(module)             (isp_devs[module].regs + 0x4218)
#define CAM_REG_RAWI_R2_CON2(module)            (isp_devs[module].regs + 0x421C)
#define CAM_REG_RAWI_R2_CON3(module)            (isp_devs[module].regs + 0x4220)
#define CAM_REG_RAWI_R2_CON4(module)            (isp_devs[module].regs + 0x4228)

#define CAM_REG_RAWI_R3_DRS(module)             (isp_devs[module].regs + 0x5208)
#define CAM_REG_RAWI_R3_CON(module)             (isp_devs[module].regs + 0x5218)
#define CAM_REG_RAWI_R3_CON2(module)            (isp_devs[module].regs + 0x521C)
#define CAM_REG_RAWI_R3_CON3(module)            (isp_devs[module].regs + 0x5220)
#define CAM_REG_RAWI_R3_CON4(module)            (isp_devs[module].regs + 0x5228)

#define CAM_REG_UFDI_R2_DRS(module)             (isp_devs[module].regs + 0x4368)
#define CAM_REG_UFDI_R2_CON(module)             (isp_devs[module].regs + 0x4378)
#define CAM_REG_UFDI_R2_CON2(module)            (isp_devs[module].regs + 0x437C)
#define CAM_REG_UFDI_R2_CON3(module)            (isp_devs[module].regs + 0x4380)
#define CAM_REG_UFDI_R2_CON4(module)            (isp_devs[module].regs + 0x4388)

#define CAM_REG_PDI_DRS(module)                 (isp_devs[module].regs + 0x4238)
#define CAM_REG_PDI_CON(module)                 (isp_devs[module].regs + 0x4248)
#define CAM_REG_PDI_CON2(module)                (isp_devs[module].regs + 0x424C)
#define CAM_REG_PDI_CON3(module)                (isp_devs[module].regs + 0x4250)
#define CAM_REG_PDI_CON4(module)                (isp_devs[module].regs + 0x4258)

#define CAM_REG_BPCI_ADDR(module)               (isp_devs[module].regs + 0x42D0)
#define CAM_REG_BPCI_DRS(module)                (isp_devs[module].regs + 0x42D8)
#define CAM_REG_BPCI_CON(module)                (isp_devs[module].regs + 0x42E8)
#define CAM_REG_BPCI_CON2(module)               (isp_devs[module].regs + 0x42EC)
#define CAM_REG_BPCI_CON3(module)               (isp_devs[module].regs + 0x42F0)
#define CAM_REG_BPCI_CON4(module)               (isp_devs[module].regs + 0x42F8)

#define CAM_REG_BPCI_R2_DRS(module)             (isp_devs[module].regs + 0x4308)
#define CAM_REG_BPCI_R2_CON(module)             (isp_devs[module].regs + 0x4318)
#define CAM_REG_BPCI_R2_CON2(module)            (isp_devs[module].regs + 0x431C)
#define CAM_REG_BPCI_R2_CON3(module)            (isp_devs[module].regs + 0x4320)
#define CAM_REG_BPCI_R2_CON4(module)            (isp_devs[module].regs + 0x4328)

#define CAM_REG_BPCI_R3_DRS(module)             (isp_devs[module].regs + 0x4338)
#define CAM_REG_BPCI_R3_CON(module)             (isp_devs[module].regs + 0x4348)
#define CAM_REG_BPCI_R3_CON2(module)            (isp_devs[module].regs + 0x434C)
#define CAM_REG_BPCI_R3_CON3(module)            (isp_devs[module].regs + 0x4350)

#define CAM_REG_LSCI_DRS(module)                (isp_devs[module].regs + 0x4398)
#define CAM_REG_LSCI_CON(module)                (isp_devs[module].regs + 0x43A8)
#define CAM_REG_LSCI_CON2(module)               (isp_devs[module].regs + 0x43AC)
#define CAM_REG_LSCI_CON3(module)               (isp_devs[module].regs + 0x43B0)
#define CAM_REG_LSCI_CON4(module)               (isp_devs[module].regs + 0x43B8)

#define CAM_REG_CQI_R1_DRS(module)             (isp_devs[module].regs + 0x5448)
#define CAM_REG_CQI_R1_CON(module)             (isp_devs[module].regs + 0x5458)
#define CAM_REG_CQI_R1_CON2(module)            (isp_devs[module].regs + 0x545C)
#define CAM_REG_CQI_R1_CON3(module)            (isp_devs[module].regs + 0x5460)
#define CAM_REG_CQI_R1_CON4(module)            (isp_devs[module].regs + 0x5468)

#define CAM_REG_CQI_R2_DRS(module)             (isp_devs[module].regs + 0x5478)
#define CAM_REG_CQI_R2_CON(module)             (isp_devs[module].regs + 0x5488)
#define CAM_REG_CQI_R2_CON2(module)            (isp_devs[module].regs + 0x548C)
#define CAM_REG_CQI_R2_CON3(module)            (isp_devs[module].regs + 0x5490)
#define CAM_REG_CQI_R2_CON4(module)            (isp_devs[module].regs + 0x5498)

//ERR_STAT
#define CAM_REG_RAWI_R2_ERR_STAT(module)        (isp_devs[module].regs + 0x4020)
#define CAM_REG_PDI_ERR_STAT(module)            (isp_devs[module].regs + 0x4024)
#define CAM_REG_PDO_ERR_STAT(module)            (isp_devs[module].regs + 0x4028)
#define CAM_REG_BPCI_ERR_STAT(module)           (isp_devs[module].regs + 0x402C)
#define CAM_REG_BPCI_R2_ERR_STAT(module)        (isp_devs[module].regs + 0x4030)
#define CAM_REG_BPCI_R3_ERR_STAT(module)        (isp_devs[module].regs + 0x4034)
#define CAM_REG_UFDI_R2_ERR_STAT(module)        (isp_devs[module].regs + 0x4038)
#define CAM_REG_LSCI_ERR_STAT(module)           (isp_devs[module].regs + 0x403C)
#define CAM_REG_RAWI_R3_ERR_STAT(module)        (isp_devs[module].regs + 0x5020)

#define CAM_REG_TSFSO_ERR_STAT(module)          (isp_devs[module].regs + 0x4040)
#define CAM_REG_AAHO_ERR_STAT(module)           (isp_devs[module].regs + 0x4044)
#define CAM_REG_AAO_ERR_STAT(module)            (isp_devs[module].regs + 0x4048)
#define CAM_REG_AFO_ERR_STAT(module)            (isp_devs[module].regs + 0x404C)
#define CAM_REG_FLKO_ERR_STAT(module)           (isp_devs[module].regs + 0x4050)
#define CAM_REG_LTMSO_ERR_STAT(module)          (isp_devs[module].regs + 0x4054)
#define CAM_REG_LCESO_ERR_STAT(module)          (isp_devs[module].regs + 0x4058)
#define CAM_REG_LCESHO_ERR_STAT(module)         (isp_devs[module].regs + 0x405C)
#define CAM_REG_RSSO_A_ERR_STAT(module)         (isp_devs[module].regs + 0x4060)
#define CAM_REG_LMVO_ERR_STAT(module)           (isp_devs[module].regs + 0x4064)
#define CAM_REG_IMGO_ERR_STAT(module)           (isp_devs[module].regs + 0x4068)
#define CAM_REG_UFEO_ERR_STAT(module)           (isp_devs[module].regs + 0x406C)
#define CAM_REG_RRZO_ERR_STAT(module)           (isp_devs[module].regs + 0x4070)
#define CAM_REG_UFGO_ERR_STAT(module)           (isp_devs[module].regs + 0x4074)
#define CAM_REG_YUVO_ERR_STAT(module)           (isp_devs[module].regs + 0x4078)
#define CAM_REG_YUVBO_ERR_STAT(module)          (isp_devs[module].regs + 0x407C)
#define CAM_REG_YUVCO_ERR_STAT(module)          (isp_devs[module].regs + 0x4080)
#define CAM_REG_CRZO_ERR_STAT(module)           (isp_devs[module].regs + 0x4084)
#define CAM_REG_CRZBO_ERR_STAT(module)          (isp_devs[module].regs + 0x4088)
#define CAM_REG_CRZO_R2_ERR_STAT(module)        (isp_devs[module].regs + 0x408C)
#define CAM_REG_RSSO_R2_ERR_STAT(module)        (isp_devs[module].regs + 0x4094)

/* debug */
#define CAM_REG_DBG_SET(module)                 (isp_devs[module].regs + 0x00A0)
#define CAM_REG_DBG_PORT(module)                (isp_devs[module].regs + 0x00A4)
#define CAM_REG_DMA_DEBUG_SEL(module)           (isp_devs[module].regs + 0x40B4)

#define CAM_REG_IMGO_FH_SPARE_2(module)         (isp_devs[module].regs + 0x4850)
#define CAM_REG_RRZO_FH_SPARE_2(module)         (isp_devs[module].regs + 0x4930)

#define CAM_REG_RRZ_HORI_STEP(module)           (isp_devs[module].regs + 0x110C)
#define CAM_REG_RRZ_VERT_STEP(module)           (isp_devs[module].regs + 0x1110)

#define CAM_REG_CRZO_FH_BASE_ADDR(module)       (isp_devs[module].regs + 0x4B5C)

#define CAM_REG_FLKO_FH_BASE_ADDR(module)       (isp_devs[module].regs + 0x45AC)

#define CAM_REG_AFO_FH_BASE_ADDR(module)       (isp_devs[module].regs + 0x453C)

#define CAM_REG_AAHO_FH_BASE_ADDR(module)       (isp_devs[module].regs + 0x445C)

#define CAM_REG_AAO_FH_BASE_ADDR(module)        (isp_devs[module].regs + 0x44CC)

#define CAM_REG_AAO_XSIZE(module)               (isp_devs[module].regs + 0x44AC)
#define CAM_REG_AAO_YSIZE(module)               (isp_devs[module].regs + 0x44B0)
#define CAM_REG_AAHO_XSIZE(module)              (isp_devs[module].regs + 0x443C)
#define CAM_REG_AAHO_YSIZE(module)              (isp_devs[module].regs + 0x4440)

#define CAM_REG_FLKO_FH_FH_SPARE_9(module)      (isp_devs[module].regs + 0x45CC)
#define CAM_REG_FLKO_FH_FH_SPARE_10(module)     (isp_devs[module].regs + 0x45D0)


/* MRAW */
/* MRAW WDMA */
#define CAM_REG_IMGO_M1_DRS(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_IMGO_M1_CON(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_IMGO_M1_CON2(module)            LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_IMGO_M1_CON3(module)            LOG_NOTICE("MRAW TBD\n")

#define CAM_REG_MAEO_M1_DRS(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MAEO_M1_CON(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MAEO_M1_CON2(module)            LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MAEO_M1_CON3(module)            LOG_NOTICE("MRAW TBD\n")

#define CAM_REG_MRSSO_M1_DRS(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MRSSO_M1_CON(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MRSSO_M1_CON2(module)            LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MRSSO_M1_CON3(module)            LOG_NOTICE("MRAW TBD\n")

/* MRAW RDMA */
#define CAM_REG_MISCI_M1_DRS(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MISCI_M1_CON(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MISCI_M1_CON2(module)            LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_MISCI_M1_CON3(module)            LOG_NOTICE("MRAW TBD\n")

#define CAM_REG_CQI_M1_DRS(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_CQI_M1_CON(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_CQI_M1_CON2(module)            LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_CQI_M1_CON3(module)            LOG_NOTICE("MRAW TBD\n")

#define CAM_REG_CQI_M2_DRS(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_CQI_M2_CON(module)             LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_CQI_M2_CON2(module)            LOG_NOTICE("MRAW TBD\n")
#define CAM_REG_CQI_M2_CON3(module)            LOG_NOTICE("MRAW TBD\n")

/* MRAW */

/* CAMSV */
#define CAMSV_REG_MODULE_EN(module)             (isp_devs[module].regs + 0x0010)
#define CAMSV_REG_INT_EN(module)                (isp_devs[module].regs + 0x0018)
#define CAMSV_REG_INT_STATUS(module)            (isp_devs[module].regs + 0x001C)
#define CAMSV_REG_SW_CTL(module)                (isp_devs[module].regs + 0x0020)
#define CAMSV_REG_FBC_IMGO_CTL1(module)         (isp_devs[module].regs + 0x0A00)
#define CAMSV_REG_FBC_IMGO_CTL2(module)         (isp_devs[module].regs + 0x0A04)
#define CAMSV_REG_IMGO_BASE_ADDR(module)        (isp_devs[module].regs + 0x0420)
#define CAMSV_REG_TG_SEN_MODE(module)           (isp_devs[module].regs + 0x0130)
#define CAMSV_REG_TG_VF_CON(module)             (isp_devs[module].regs + 0x0134)
#define CAMSV_REG_TG_INTER_ST(module)           (isp_devs[module].regs + 0x016C)
#define CAMSV_REG_TG_TIME_STAMP(module)         (isp_devs[module].regs + 0x01A0)
#define CAMSV_REG_DMA_SOF_RSTSTAT(module)       (isp_devs[module].regs + 0x0400)

union FBC_CTRL_1 {
	struct { /* 0x1A030E00 */
		unsigned int FBC_NUM         :  8;      /*  0.. 7, 0x000000FF */
		unsigned int FBC_RESET       :  1;      /*  8.. 8, 0x00000100 */
		unsigned int FBC_DB_EN       :  1;      /*  9...9, 0x00000200 */
		unsigned int rsv_10          :  1;      /* 10..10, 0x00000400 */
		unsigned int FBC_MODE        :  1;      /* 11..11, 0x00000800 */
		unsigned int LOCK_EN         :  1;      /* 12..12, 0x00001000 */
		unsigned int DROP_TIMING     :  1;      /* 13..13, 0x00002000 */
		unsigned int FBC_SUB_EN      :  1;      /* 14..14, 0x00004000 */
		unsigned int FBC_EN          :  1;      /* 15..15, 0x00008000 */
		unsigned int VALID_NUM       :  8;      /* 16..23, 0x00FF0000 */
		unsigned int SUB_RATIO       :  8;      /* 24..31, 0xFF000000 */
	} Bits;
	unsigned int Raw;
};

union FBC_CTRL_2 {
	struct { /* 0x1A030E04 */
		unsigned int  RCNT           :  8;      /*  0...7, 0x000000FF */
		unsigned int  WCNT           :  8;      /*  8..15, 0x0000FF00 */
		unsigned int  FBC_CNT        :  9;      /* 16..24, 0x01FF0000 */
		unsigned int  DROP_CNT       :  7;      /* 25..31, 0xFE000000 */
	} Bits;
	unsigned int Raw;
};

union CAMCQ_CQ_CTL_ {
	struct { /* 0x1A030210 */
		unsigned int  CAMCQ_CQ_EN         :  1;/*  0.. 0, 0x00000001 */
		unsigned int  rsv_1               :  3;/*  1.. 3, 0x0000000E */
		unsigned int  CAMCQ_CQ_MODE       :  2;/*  4.. 5, 0x00000030 */
		unsigned int  rsv_6               :  2;/*  6.. 7, 0x000000C0 */
		unsigned int  CAMCQ_CQ_DONE_SEL   :  1;/*  8.. 8, 0x00000100 */
		unsigned int  rsv_9               : 23;/*  9..31, 0xFFFFFE00 */
	} Bits;
	unsigned int Raw;
};

union CAMCTL_START_ {
	struct { /* 0x1A030074 */
		unsigned int  CQ_THR0_START     :  1; /*  0.. 0, 0x00000001 */
		unsigned int  CQ_THR1_START     :  1; /*  1.. 1, 0x00000002 */
		unsigned int  CQ_THR2_START     :  1; /*  2.. 2, 0x00000004 */
		unsigned int  CQ_THR3_START     :  1; /*  3.. 3, 0x00000008 */
		unsigned int  CQ_THR4_START     :  1; /*  4.. 4, 0x00000010 */
		unsigned int  CQ_THR5_START     :  1; /*  5.. 5, 0x00000020 */
		unsigned int  CQ_THR6_START     :  1; /*  6.. 6, 0x00000040 */
		unsigned int  CQ_THR7_START     :  1; /*  7.. 7, 0x00000080 */
		unsigned int  CQ_THR8_START     :  1; /*  8.. 8, 0x00000100 */
		unsigned int  CQ_THR9_START     :  1; /*  9.. 9, 0x00000200 */
		unsigned int  CQ_THR10_START    :  1; /* 10..10, 0x00000400 */
		unsigned int  CQ_THR11_START    :  1; /* 11..11, 0x00000800 */
		unsigned int  CQ_THR12_START    :  1; /* 12..12, 0x00001000 */
		unsigned int  CQ_THR13_START    :  1; /* 13..13, 0x00002000 */
		unsigned int  CQ_THR14_START    :  1; /* 14..14, 0x00004000 */
		unsigned int  CQ_THR15_START    :  1; /* 15..15, 0x00008000 */
		unsigned int  CQ_THR16_START    :  1; /* 16..16, 0x00010000 */
		unsigned int  CQ_THR17_START    :  1; /* 17..17, 0x00020000 */
		unsigned int  CQ_THR18_START    :  1; /* 18..18, 0x00040000 */
		unsigned int  CQ_THR19_START    :  1; /* 19..19, 0x00080000 */
		unsigned int  CQ_THR20_START    :  1; /* 20..20, 0x00100000 */
		unsigned int  CQ_THR21_START    :  1; /* 21..21, 0x00200000 */
		unsigned int  CQ_THR22_START    :  1; /* 22..22, 0x00400000 */
		unsigned int  CQ_THR23_START    :  1; /* 23..23, 0x00800000 */
		unsigned int  CQ_THR24_START    :  1; /* 24..24, 0x01000000 */
		unsigned int  rsv_25            :  7; /* 25..31, 0xE0000000 */
	} Bits;
	unsigned int Raw;
};

union CAMCTL_INT6_STATUS_ {
	struct { /* 0x1A030154 */
		unsigned int  CQ_THR0_DONE_ST   :  1;  /*  0.. 0, 0x00000001 */
		unsigned int  CQ_THR1_DONE_ST   :  1;  /*  1.. 1, 0x00000002 */
		unsigned int  CQ_THR2_DONE_ST   :  1;  /*  2.. 2, 0x00000004 */
		unsigned int  CQ_THR3_DONE_ST   :  1;  /*  3.. 3, 0x00000008 */
		unsigned int  CQ_THR4_DONE_ST   :  1;  /*  4.. 4, 0x00000010 */
		unsigned int  CQ_THR5_DONE_ST   :  1;  /*  5.. 5, 0x00000020 */
		unsigned int  CQ_THR6_DONE_ST   :  1;  /*  6.. 6, 0x00000040 */
		unsigned int  CQ_THR7_DONE_ST   :  1;  /*  7.. 7, 0x00000080 */
		unsigned int  CQ_THR8_DONE_ST   :  1;  /*  8.. 8, 0x00000100 */
		unsigned int  CQ_THR9_DONE_ST   :  1;  /*  9.. 9, 0x00000200 */
		unsigned int  CQ_THR10_DONE_ST  :  1;  /* 10..10, 0x00000400 */
		unsigned int  CQ_THR11_DONE_ST  :  1;  /* 11..11, 0x00000800 */
		unsigned int  CQ_THR12_DONE_ST  :  1;  /* 12..12, 0x00001000 */
		unsigned int  CQ_THR13_DONE_ST  :  1;  /* 13..13, 0x00002000 */
		unsigned int  CQ_THR14_DONE_ST  :  1;  /* 14..14, 0x00004000 */
		unsigned int  CQ_THR15_DONE_ST  :  1;  /* 15..15, 0x00008000 */
		unsigned int  CQ_THR16_DONE_ST  :  1;  /* 16..16, 0x00010000 */
		unsigned int  CQ_THR17_DONE_ST  :  1;  /* 17..17, 0x00020000 */
		unsigned int  CQ_THR18_DONE_ST  :  1;  /* 18..18, 0x00040000 */
		unsigned int  CQ_THR19_DONE_ST  :  1;  /* 19..19, 0x00080000 */
		unsigned int  CQ_THR20_DONE_ST  :  1;  /* 20..20, 0x00100000 */
		unsigned int  CQ_THR21_DONE_ST  :  1;  /* 21..21, 0x00200000 */
		unsigned int  CQ_THR22_DONE_ST  :  1;  /* 22..22, 0x00400000 */
		unsigned int  CQ_THR23_DONE_ST  :  1;  /* 23..23, 0x00800000 */
		unsigned int  CQ_THR24_DONE_ST  :  1;  /* 24..24, 0x01000000 */
		unsigned int  rsv_25            :  7;  /* 25..31, 0xE0000000 */
	} Bits;
	unsigned int Raw;
};

union CAMCTL_TWIN_STATUS_ {
	struct { /* 0x1A0300A8 */
		unsigned int TWIN_EN            : 4;  /*  0.. 3, 0x0000000F */
		unsigned int MASTER_MODULE      : 4;  /*  4.. 7, 0x000000F0 */
		unsigned int SLAVE_CAM_NUM      : 4;  /*  8..11, 0x00000F00 */
		unsigned int TWIN_MODULE        : 4;  /* 12..15, 0x0000F000 */
		unsigned int TRIPLE_MODULE      : 4;  /* 16..19, 0x000F0000 */
		unsigned int rsv_16             : 16;  /* 20..31, 0xFFF00000 */
	} Bits;
	unsigned int Raw;
};
