/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2002 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      Taiwan Semiconductor Manufacturing Ltd..  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   ram_128x16_slow
 *      Instance Name:  ram_128x16
 *      Words:          128
 *      Word Width:     16
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2002-01-13 20:13:12Z
 *      Version:        2000Q3V1
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(ram_128x16_slow) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2002-01-13 20:13:12Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2002 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00114;
	k_temp_cell_rise		: 0.00114;
	k_temp_hold_fall                : 0.00114;
	k_temp_hold_rise                : 0.00114;
	k_temp_min_pulse_width_high     : 0.00114;
	k_temp_min_pulse_width_low      : 0.00114;
	k_temp_min_period               : 0.00114;
	k_temp_rise_propagation         : 0.00114;
	k_temp_fall_propagation         : 0.00114;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00114;
	k_temp_recovery_rise            : 0.00114;
	k_temp_setup_fall               : 0.00114;
	k_temp_setup_rise               : 0.00114;
	k_volt_cell_fall                : -0.77827;
	k_volt_cell_rise                : -0.77827;
	k_volt_hold_fall                : -0.77827;
	k_volt_hold_rise                : -0.77827;
	k_volt_min_pulse_width_high     : -0.77827;
	k_volt_min_pulse_width_low      : -0.77827;
	k_volt_min_period               : -0.77827;
	k_volt_rise_propagation         : -0.77827;
	k_volt_fall_propagation         : -0.77827;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.77827;
	k_volt_recovery_rise            : -0.77827;
	k_volt_setup_fall               : -0.77827;
	k_volt_setup_rise               : -0.77827;
	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(ram_128x16_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(ram_128x16_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(ram_128x16_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(ram_128x16_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (ram_128x16_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (ram_128x16_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 7;
		bit_from : 6;
		bit_to : 0 ;
		downto : true ;
	}
cell(ram_128x16) {
	area		 : 48994.500;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 7;
		word_width : 16;
	}
	bus(Q)	 {
		bus_type : ram_128x16_DATA;
		direction : output;
		max_capacitance : 2.220;
		capacitance : 0.020;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ( \
			  "1.725, 1.876, 2.033, 2.342, 2.959", \
			  "1.789, 1.941, 2.098, 2.406, 3.023", \
			  "1.918, 2.069, 2.226, 2.535, 3.152", \
			  "2.175, 2.327, 2.484, 2.792, 3.409", \
			  "2.336, 2.488, 2.645, 2.953, 3.570" \
			)
			}
			rise_transition(ram_128x16_load_template) {
			index_1 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ("0.092, 0.430, 0.779, 1.467, 2.841")
			}
			cell_fall(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ( \
			  "1.727, 1.811, 1.899, 2.072, 2.417", \
			  "1.791, 1.876, 1.964, 2.136, 2.482", \
			  "1.920, 2.004, 2.092, 2.265, 2.611", \
			  "2.177, 2.262, 2.350, 2.523, 2.868", \
			  "2.338, 2.423, 2.511, 2.683, 3.029" \
			)
			}
			fall_transition(ram_128x16_load_template) {
			index_1 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ("0.049, 0.212, 0.381, 0.712, 1.375")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ( \
			  "0.857, 0.910, 1.067, 1.376, 1.993", \
			  "0.887, 0.961, 1.118, 1.426, 2.043", \
			  "0.947, 1.063, 1.220, 1.528, 2.145", \
			  "1.115, 1.266, 1.424, 1.732, 2.349", \
			  "1.242, 1.394, 1.551, 1.859, 2.476" \
			)
                       }
			rise_transition(ram_128x16_load_template) {
			index_1 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ("0.092, 0.430, 0.779, 1.467, 2.841")
			}
			cell_fall(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ( \
			  "0.857, 0.857, 0.867, 1.040, 1.385", \
			  "0.887, 0.887, 0.918, 1.091, 1.436", \
			  "0.947, 0.947, 1.020, 1.193, 1.538", \
			  "1.066, 1.136, 1.224, 1.396, 1.742", \
			  "1.178, 1.263, 1.351, 1.524, 1.869" \
			)
			}
			fall_transition(ram_128x16_load_template) {
			index_1 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ("0.049, 0.212, 0.381, 0.712, 1.375")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ( \
			  "0.857, 0.910, 1.067, 1.376, 1.993", \
			  "0.887, 0.961, 1.118, 1.426, 2.043", \
			  "0.947, 1.063, 1.220, 1.528, 2.145", \
			  "1.115, 1.266, 1.424, 1.732, 2.349", \
			  "1.242, 1.394, 1.551, 1.859, 2.476" \
			)
                       }
			rise_transition(ram_128x16_load_template) {
			index_1 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ("0.092, 0.430, 0.779, 1.467, 2.841")
			}
			cell_fall(ram_128x16_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ( \
			  "0.857, 0.857, 0.867, 1.040, 1.385", \
			  "0.887, 0.887, 0.918, 1.091, 1.436", \
			  "0.947, 0.947, 1.020, 1.193, 1.538", \
			  "1.066, 1.136, 1.224, 1.396, 1.742", \
			  "1.178, 1.263, 1.351, 1.524, 1.869" \
			)
			}
			fall_transition(ram_128x16_load_template) {
			index_1 ("0.020, 0.290, 0.570, 1.120, 2.220");
			values ("0.049, 0.212, 0.381, 0.712, 1.375")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.130
		clock	: true;
		min_pulse_width_low	: 0.260;
		min_pulse_width_high	: 0.183;
		min_period		: 1.627;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(ram_128x16_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(ram_128x16_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("65.557, 65.557")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(ram_128x16_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("71.143, 71.143")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.014;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.499, 0.510, 0.533, 0.685, 0.780", \
			  "0.435, 0.446, 0.469, 0.620, 0.715", \
			  "0.306, 0.317, 0.340, 0.491, 0.587", \
			  "0.048, 0.060, 0.082, 0.234, 0.329", \
			  "0.000, 0.000, 0.000, 0.073, 0.168" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.499, 0.510, 0.533, 0.685, 0.780", \
			  "0.435, 0.446, 0.469, 0.620, 0.715", \
			  "0.306, 0.317, 0.340, 0.491, 0.587", \
			  "0.048, 0.060, 0.082, 0.234, 0.329", \
			  "0.000, 0.000, 0.000, 0.073, 0.168" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.015, 0.004, 0.000, 0.000, 0.000", \
			  "0.144, 0.133, 0.110, 0.065, 0.037", \
			  "0.401, 0.390, 0.368, 0.322, 0.294", \
			  "0.562, 0.551, 0.528, 0.483, 0.455" \
			)
				
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.015, 0.004, 0.000, 0.000, 0.000", \
			  "0.144, 0.133, 0.110, 0.065, 0.037", \
			  "0.401, 0.390, 0.368, 0.322, 0.294", \
			  "0.562, 0.551, 0.528, 0.483, 0.455" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.010;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.503, 0.546, 0.631, 0.801, 0.908", \
			  "0.439, 0.482, 0.567, 0.737, 0.843", \
			  "0.310, 0.353, 0.438, 0.608, 0.715", \
			  "0.099, 0.119, 0.181, 0.351, 0.457", \
			  "0.099, 0.119, 0.157, 0.319, 0.426" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.503, 0.546, 0.631, 0.801, 0.908", \
			  "0.439, 0.482, 0.567, 0.737, 0.843", \
			  "0.310, 0.353, 0.438, 0.608, 0.715", \
			  "0.099, 0.119, 0.181, 0.351, 0.457", \
			  "0.099, 0.119, 0.157, 0.319, 0.426" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.123, 0.080, 0.000, 0.000, 0.000", \
			  "0.380, 0.338, 0.253, 0.141, 0.093", \
			  "0.541, 0.499, 0.414, 0.302, 0.254" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.123, 0.080, 0.000, 0.000, 0.000", \
			  "0.380, 0.338, 0.253, 0.141, 0.093", \
			  "0.541, 0.499, 0.414, 0.302, 0.254" \
			)
	}	}	}

	bus(A)  {
		bus_type : ram_128x16_ADDRESS;
		direction : input;
		capacitance : 0.052;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.433, 0.441, 0.457, 0.488, 0.507", \
			  "0.369, 0.377, 0.392, 0.424, 0.443", \
			  "0.240, 0.248, 0.264, 0.295, 0.314", \
			  "0.000, 0.000, 0.006, 0.037, 0.057", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.433, 0.441, 0.457, 0.488, 0.507", \
			  "0.369, 0.377, 0.392, 0.424, 0.443", \
			  "0.240, 0.248, 0.264, 0.295, 0.314", \
			  "0.000, 0.000, 0.006, 0.037, 0.057", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.118, 0.110, 0.094, 0.063, 0.044", \
			  "0.182, 0.174, 0.159, 0.128, 0.108", \
			  "0.311, 0.303, 0.288, 0.256, 0.237", \
			  "0.568, 0.561, 0.545, 0.514, 0.494", \
			  "0.729, 0.721, 0.706, 0.675, 0.655" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.118, 0.110, 0.094, 0.063, 0.044", \
			  "0.182, 0.174, 0.159, 0.128, 0.108", \
			  "0.311, 0.303, 0.288, 0.256, 0.237", \
			  "0.568, 0.561, 0.545, 0.514, 0.494", \
			  "0.729, 0.721, 0.706, 0.675, 0.655" \
			)
	}	}	}
	bus(D)	 {
		bus_type : ram_128x16_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.286, 0.300, 0.339, 0.545, 0.674", \
			  "0.222, 0.236, 0.275, 0.481, 0.610", \
			  "0.093, 0.107, 0.146, 0.352, 0.481", \
			  "0.000, 0.000, 0.000, 0.095, 0.223", \
			  "0.000, 0.000, 0.000, 0.000, 0.062" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.286, 0.300, 0.339, 0.545, 0.674", \
			  "0.222, 0.236, 0.275, 0.481, 0.610", \
			  "0.093, 0.107, 0.146, 0.352, 0.481", \
			  "0.000, 0.000, 0.000, 0.095, 0.223", \
			  "0.000, 0.000, 0.000, 0.000, 0.062" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.026, 0.000, 0.000, 0.000, 0.000", \
			  "0.154, 0.103, 0.000, 0.000, 0.000", \
			  "0.412, 0.360, 0.257, 0.172, 0.138", \
			  "0.573, 0.521, 0.418, 0.333, 0.299" \
			)
			}
			fall_constraint(ram_128x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.026, 0.000, 0.000, 0.000, 0.000", \
			  "0.154, 0.103, 0.000, 0.000, 0.000", \
			  "0.412, 0.360, 0.257, 0.172, 0.138", \
			  "0.573, 0.521, 0.418, 0.333, 0.299" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
