 
 
 
   
 
          O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
 
Technical Specification  
O-RAN WG7 
Hardware Reference Design Specification for Indoor Picocell 
(FR1) with Split Architecture Option 7-2  
 
 
 
  
 
Copyright © 2025 by the O-RAN ALLIANCE e.V. 
The copying or incorporation into any other work of part or all of the material available in this specification in any form without 
the prior written permission of O -RAN ALLIANCE e.V. is prohibited, save that you may print or download extracts of the 
material of this specification for your personal use, or copy the material of this specification for the purpose of sending t o 
individual third parties for their information p rovided that you acknowledge O -RAN ALLIANCE as the source of the material 
and that you inform the third party that these conditions apply to them and that they must comply with them.  
 
O-RAN ALLIANCE e.V., Buschkauler Weg 27, 53347 Alfter, Germany 
Register of Associations, Bonn VR 11238, VAT ID DE321720189 
 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           2 
Revision History   1 
Date Revision Author Description 
03/30/2025 V04.00 WG7 Final Published Version 
 2 
  3 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           3 
Contents 1 
Revision History ......................................................................................................................................... 2 2 
Chapter 1 Introductory Material ........................................................................................................... 11 3 
1.1 Scope ....................................................................................................................................................... 11 4 
1.2 References ............................................................................................................................................... 11 5 
1.3 Definitions and Abbreviations ................................................................................................................. 12 6 
1.3.1 Definitions .......................................................................................................................................... 12 7 
1.3.2 Abbreviations ..................................................................................................................................... 12 8 
Chapter 2 Hardware Reference Design 1 ............................................................................................. 16 9 
2.1 O-CU Hardware Reference Design ......................................................................................................... 16 10 
2.2 O-DU7-2 Hardware Reference Design ...................................................................................................... 16 11 
2.2.1 O-DU7-2 High-Level Functional Block Diagram................................................................................ 16 12 
2.2.2 O-DU7-2 Hardware Design Description .............................................................................................. 17 13 
2.2.3 O-DU7-2 Hardware Components ........................................................................................................ 18 14 
2.2.3.1 Digital Processing Unit ................................................................................................................. 18 15 
2.2.3.2 Hardware Accelerator ................................................................................................................... 19 16 
2.2.3.2.1 Accelerator Design Solution 1 ................................................................................................ 19 17 
2.2.3.2.2 Accelerator Design Solution 2 ................................................................................................ 21 18 
2.2.3.2.3 Accelerator Design Solution 3 ................................................................................................ 24 19 
2.2.3.3 Baseboard Management Controller .............................................................................................. 25 20 
2.2.4 Synchronization and Timing .............................................................................................................. 26 21 
2.2.4.1 Synchronization and Timing Design 1 ......................................................................................... 26 22 
2.2.4.2 Synchronization and Timing Design 2 ......................................................................................... 26 23 
2.2.5 External Interface Ports ...................................................................................................................... 27 24 
2.2.6 O-DU7-2 Firmware .............................................................................................................................. 28 25 
2.2.7 Mechanical ......................................................................................................................................... 28 26 
2.2.8 Power Unit ......................................................................................................................................... 30 27 
2.2.9 Thermal .............................................................................................................................................. 31 28 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           4 
2.2.10 Environmental and Regulations ......................................................................................................... 31 1 
2.3 O-RU7-2 Hardware Reference Design ...................................................................................................... 32 2 
2.3.1 O-RU7-2 High-Level Functional Block Diagram ................................................................................ 32 3 
2.3.2 O-RU7-2 Hardware Components for FPGA based Design .................................................................. 32 4 
2.3.2.1 Digital Processing Unit ................................................................................................................. 34 5 
2.3.2.2 RF Processing Unit ....................................................................................................................... 37 6 
2.3.2.2.1 Transceiver Reference Design ................................................................................................ 37 7 
2.3.2.2.2 Power Amplifier (PA) Reference Design ............................................................................... 43 8 
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design ..................................................................... 44 9 
2.3.2.2.4 RF Switch Reference Design .................................................................................................. 47 10 
2.3.2.2.5 Antenna Reference Design ..................................................................................................... 48 11 
2.3.3 O-RU7-2 Hardware Components for SDR based Design .................................................................... 49 12 
2.3.3.1 Digital Processing Unit ................................................................................................................. 51 13 
2.3.3.2 RF Processing Unit ....................................................................................................................... 53 14 
2.3.3.2.1 Transceiver RFIC Reference Design ...................................................................................... 53 15 
2.3.3.2.2 Power Amplifier (PA) Reference Design ............................................................................... 54 16 
2.3.3.2.3 Directional Coupler ................................................................................................................. 55 17 
2.3.3.2.4 Circulator ................................................................................................................................ 57 18 
2.3.3.2.5 Band Pass Filter ...................................................................................................................... 58 19 
2.3.3.2.6 Low Noise Amplifier (LNA) Reference Design ..................................................................... 59 20 
2.3.3.2.7 RF Switch Reference Design .................................................................................................. 60 21 
2.3.3.2.8 Antenna Reference Design ..................................................................................................... 62 22 
2.3.4 Synchronization and Timing .............................................................................................................. 62 23 
2.3.5 External Interface Ports ...................................................................................................................... 65 24 
2.3.6 Mechanical ......................................................................................................................................... 66 25 
2.3.7 Power Unit ......................................................................................................................................... 67 26 
2.3.8 Thermal .............................................................................................................................................. 68 27 
2.3.9 Environmental and Regulations ......................................................................................................... 68 28 
2.4 FHM7-2 Hardware Reference Design ....................................................................................................... 69 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           5 
2.4.1 FHM7-2 High-Level Functional Block Diagram ................................................................................. 69 1 
2.4.2 FHM7-2 Hardware Components .......................................................................................................... 70 2 
2.4.2.1 Digital Processing Unit ................................................................................................................. 70 3 
2.4.3 Synchronization and Timing .............................................................................................................. 72 4 
2.4.4 External Interface Ports ...................................................................................................................... 73 5 
2.4.5 Mechanical ......................................................................................................................................... 74 6 
2.4.6 Power ................................................................................................................................................. 75 7 
2.4.7 Thermal .............................................................................................................................................. 75 8 
2.4.8 Environmental and Regulations ......................................................................................................... 75 9 
2.5 FHGW7-2→8 Hardware Reference Design ................................................................................................ 76 10 
2.5.1 FHGW7-2→8 High-Level Functional Block Diagram ......................................................................... 76 11 
2.5.2 FHGW7-2→8 Hardware Components ................................................................................................... 77 12 
2.5.2.1 Digital Processing Unit ................................................................................................................. 77 13 
2.5.3 Synchronization and Timing .............................................................................................................. 79 14 
2.5.4 External Interface Ports ...................................................................................................................... 80 15 
2.5.5 Mechanical ......................................................................................................................................... 82 16 
2.5.6 Power ................................................................................................................................................. 82 17 
2.5.7 Thermal .............................................................................................................................................. 83 18 
2.5.8 Environmental and Regulations ......................................................................................................... 83 19 
Annex 1: Parts Reference List .................................................................................................................. 84 20 
Annex 2 FHGW7-2→8 Option 8 CPRI specification reference design ................................................. 85 21 
Annex 3 FHGW7-2→8 Option 8 CPRI spec reference design – Management plane .......................... 85 22 
Annex 4 FHGW7-2→8 management plane reference design ................................................................ 85 23 
A4.1 Scope ....................................................................................................................................................... 85 24 
A4.2 Reference ................................................................................................................................................. 85 25 
A4.3 Definitions and Abbreviations ................................................................................................................. 86 26 
A4.4 High Level Description ............................................................................................................................ 87 27 
A4.5 Interface Management ............................................................................................................................. 89 28 
A4.5.1 CPRI Interface Management .............................................................................................................. 89 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           6 
A4.5.1.1 CPRI Interface YANG model....................................................................................................... 89 1 
A4.5.1.2 Initialization CPRI Interface ......................................................................................................... 91 2 
A4.5.1.3 Retrieve Transceiver infomation .................................................................................................. 91 3 
A4.5.1.4 Configuration CPRI Interface for U-Plane ................................................................................... 92 4 
A4.6 FHGW7-2→8 U-Plane Routing and Carrier Configuration ........................................................................ 92 5 
A4.6.1 General Description ........................................................................................................................... 93 6 
A4.6.1.1 YANG Model Files ...................................................................................................................... 93 7 
A4.6.1.2 Specific Conventions .................................................................................................................... 93 8 
A4.6.1.3 YANG Model Detail .................................................................................................................... 93 9 
A4.6.2 Format of eAxC_ID ........................................................................................................................... 94 10 
A4.6.3 U-Plane Endpoint Addressing ............................................................................................................ 94 11 
A4.6.4 U-Plane Routing and Carrier Configuration ...................................................................................... 96 12 
A4.7 FHGW7-2→8 Delay Management .............................................................................................................. 99 13 
A4.7.1 Convention ......................................................................................................................................... 99 14 
A4.7.2 Delay Parameters ............................................................................................................................... 99 15 
A4.7.3 Relation of Delay Parameters ........................................................................................................... 101 16 
A4.7.4 Timing Relations in Uplink and Downlink ...................................................................................... 102 17 
A4.7.4.1 Timing Relations in Uplink ........................................................................................................ 102 18 
A4.7.4.2 Timing Relations in Downlink ................................................................................................... 103 19 
A4.7.5 Delay Management Procedure ......................................................................................................... 104 20 
A4.7.6 Key Points in CPRI Domain Delay Management ............................................................................ 105 21 
A4.7.7 YANG Model File ........................................................................................................................... 106 22 
A4.8 FHGW7-2→8 Shared Cell Configuration ................................................................................................. 106 23 
A4.8.1 General Description ......................................................................................................................... 106 24 
A4.8.2 YANG Model File ........................................................................................................................... 106 25 
A4.8.2.1 Overview of FHGW7-2→8 Connect to O-RU8 .............................................................................. 107 26 
A4.8.2.2 Overview of FHGW7-2→8 Cascade to FHGW7-2→8 ...................................................................... 107 27 
A4.8.2.3 YANG Model of Northward e-CPRI U-Plane Interface............................................................. 108 28 
A4.8.2.4 YANG Model of Southward e-CPRI U-Plane Interface............................................................. 108 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           7 
A4.8.2.5 YANG Model of Southward CPRI U-Plane Interface ................................................................ 108 1 
A4.8.2.6 YANG Model of U-Plane Configuration ................................................................................... 108 2 
A4.8.2.7 YANG Model of Shared Cell Configuration .............................................................................. 109 3 
A4.8.3 Details of Operation ......................................................................................................................... 110 4 
A4.8.3.1 Topology Discovery ................................................................................................................... 110 5 
A4.8.3.2 Configuration of Shared Cell ...................................................................................................... 112 6 
A4.8.3.3 Configuration of FHGW7-2→8 Connect to O-RU8 ....................................................................... 114 7 
A4.8.3.4 Configuration of FHGW7-2→8 Cascade to FHGW7-2→8 ............................................................... 114 8 
A4.9 FHGW7-2→8 Startup Example................................................................................................................. 114 9 
A4.10 Appendix - YANG Model Tree Diagram .............................................................................................. 115 10 
A4.10.1 o-ran-uplane-conf-hub Module ........................................................................................................ 116 11 
A4.10.2 o-ran-shared-cell-ecpri7-to-cpri8 Module ........................................................................................ 121 12 
Annex ZZZ: O-RAN Adopter License Agreement ................................................................................ 124 13 
Section 1: DEFINITIONS ...................................................................................................................................... 124 14 
Section 2: COPYRIGHT LICENSE ....................................................................................................................... 125 15 
Section 3: FRAND LICENSE ................................................................................................................................ 125 16 
Section 4: TERM AND TERMINATION .............................................................................................................. 126 17 
Section 5: CONFIDENTIALITY ........................................................................................................................... 126 18 
Section 6: INDEMNIFICATION ........................................................................................................................... 127 19 
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY .......................................................................... 127 20 
Section 8: ASSIGNMENT ..................................................................................................................................... 127 21 
Section 9: THIRD-PARTY BENEFICIARY RIGHTS .......................................................................................... 127 22 
Section 10: BINDING ON AFFILIATES .............................................................................................................. 127 23 
Section 11: GENERAL .......................................................................................................................................... 128 24 
 25 
Tables 26 
Table 2-1: The Processor Feature List .............................................................................................................................. 18 27 
Table 2-2: The Memory Channel Feature List ................................................................................................................. 18 28 
Table 2-3: Accelerator Hardware Feature List ................................................................................................................. 19 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           8 
Table 2-4: Accelerator Firmware Feature List .................................................................................................................. 20 1 
Table 2-5: Accelerator Hardware Component List ........................................................................................................... 22 2 
Table 2-6: Accelerator Hardware Feature List ................................................................................................................. 24 3 
Table 2-7: Accelerator Firmware Feature List .................................................................................................................. 25 4 
Table 2-8: External Port List ............................................................................................................................................ 27 5 
Table 2-9: Power supply unit feature list .......................................................................................................................... 31 6 
Table 2-10: Environmental Features................................................................................................................................. 31 7 
Table 2-11: Resource requirement for 2T2R O-RU7-2 ...................................................................................................... 34 8 
Table 2-12: Resource requirement for 4T4R O-RU7-2 ...................................................................................................... 34 9 
Table 2-13: Interface requirements of the Transceiver ..................................................................................................... 37 10 
Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx) .................................................................................... 38 11 
Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx) ........................................................................................ 38 12 
Table 2-16: RF specifications in Transceiver ................................................................................................................... 39 13 
Table 2-17: PA Requirements .......................................................................................................................................... 43 14 
Table 2-18: Interface requirements of the transmit PA ..................................................................................................... 44 15 
Table 2-19: One stage LNA Requirements ....................................................................................................................... 45 16 
Table 2-20: Two stage LNA Requirements ...................................................................................................................... 45 17 
Table 2-21: Interface requirements of the RF switch ....................................................................................................... 47 18 
Table 2-22: RF Switch Requirements ............................................................................................................................... 48 19 
Table 2-23: Antenna Requirements .................................................................................................................................. 49 20 
Table 2-24: PA Requirements .......................................................................................................................................... 54 21 
Table 2-25: Interface requirements of the transmit PA ..................................................................................................... 55 22 
Table 2-26: Directional Coupler Requirements ................................................................................................................ 56 23 
Table 2-27: Directional Coupler Pin Connectivity ........................................................................................................... 56 24 
Table 2-28: Circulator Requirements ............................................................................................................................... 57 25 
Table 2-29: Band Pass Filter Requirements...................................................................................................................... 58 26 
Table 2-30: LNA Requirements ....................................................................................................................................... 59 27 
Table 2-31: Interface requirements of the RF switch for use case 1 ................................................................................. 60 28 
Table 2-32: Interface requirements of the RF switch for use case 2 ................................................................................. 61 29 
Table 2-33: RF Switch Requirements ............................................................................................................................... 61 30 
Table 2-34: Interface requirements of the clocking .......................................................................................................... 62 31 
Table 2-35: Clocking RF requirements ............................................................................................................................ 63 32 
Table 2-36: External Port List .......................................................................................................................................... 65 33 
Table 2-37: power unite requirement for 2T2R and 4T4R O-RU7-2 ................................................................................. 67 34 
Table 2-38: Power unite function ..................................................................................................................................... 67 35 
Table 2-39: Environmental Features................................................................................................................................. 68 36 
Table 2-40: Interface requirements of the FPGA ............................................................................................................. 70 37 
Table 2-41: FPGA Resource usage for FHM7-2 ................................................................................................................ 71 38 
Table 2-42: Requirements of the PLL device ................................................................................................................... 72 39 
Table 2-43: External Port List .......................................................................................................................................... 73 40 
Table 2-44: Requirements of the power unit .................................................................................................................... 75 41 
Table 2-45: Interface Requirements of the FPGA ............................................................................................................ 77 42 
Table 2-46: FPGA Resource Usage for FHGW7-2-→8 ........................................................................................................ 78 43 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           9 
Table 2-47: Requirements of the PLL device ................................................................................................................... 79 1 
Table 2-48: External Port List .......................................................................................................................................... 80 2 
Table 2-49: Power Unit Requirements ............................................................................................................................. 83 3 
 4 
Figures 5 
Figure 2-1: O-DU7-2 Functional Block Diagram. .............................................................................................................. 17 6 
Figure 2-2: O-DU7-2 Hardware Block Diagram ................................................................................................................ 17 7 
Figure 2-3: Accelerator Design 1 without optional NIC Device ...................................................................................... 21 8 
Figure 2-4: Accelerator Design 1 with optional NIC Device ........................................................................................... 21 9 
Figure 2-5: Example 2-chip FPGA-based Hardware Acceleration in O-DU7-2 ................................................................ 24 10 
Figure 2-6: Structured ASIC Accelerator Design ............................................................................................................. 25 11 
Figure 2-7: O-DU7-2 Timing Synchronization .................................................................................................................. 26 12 
Figure 2-8: HW Acceleration Board Timing and Synchronization .................................................................................. 27 13 
Figure 2-9: External interfaces reference design .............................................................................................................. 28 14 
Figure 2-10: Mother Board Layout Diagram .................................................................................................................... 29 15 
Figure 2-11: Chassis Mechanical Diagram ....................................................................................................................... 30 16 
Figure 2-12: High-Level Functional Block Diagram ........................................................................................................ 32 17 
Figure 2-13:  2T2R General Block Diagram with TR switch ........................................................................................... 33 18 
Figure 2-14:  4T4R General Block Diagram with TR switch ........................................................................................... 33 19 
Figure 2-15: Power estimation for 2T2R O-RU7-2 ............................................................................................................ 35 20 
Figure 2-16: Power estimation for 4T4R O-RU7-2 ............................................................................................................ 36 21 
Figure 2-17: FPGA Reference Design Diagram ............................................................................................................... 36 22 
Figure 2-18: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey) ................................ 42 23 
Figure 2-19: PA Reference Design Diagram .................................................................................................................... 44 24 
Figure 2-20: One Stage LNA Diagram ............................................................................................................................. 46 25 
Figure 2-21: Two-Stage LNA Diagram ............................................................................................................................ 47 26 
Figure 2-22: RF Switch Reference Design Diagram ........................................................................................................ 48 27 
Figure 2-23: Whip Antenna .............................................................................................................................................. 49 28 
Figure 2-24: 2T2R General Block Diagram for SDR based design .................................................................................. 50 29 
Figure 2-25: 4T4R General Block Diagram for SDR based design .................................................................................. 51 30 
Figure 2-26: SDR SoC Design ......................................................................................................................................... 52 31 
Figure 2-27: Transceiver RFIC Reference Design ........................................................................................................... 53 32 
Figure 2-28: PA Reference Design ................................................................................................................................... 55 33 
Figure 2-29: Directional Coupler ...................................................................................................................................... 56 34 
Figure 2-30: Circulator ..................................................................................................................................................... 58 35 
Figure 2-31: Band Pass Filter ........................................................................................................................................... 59 36 
Figure 2-32: LNA ............................................................................................................................................................. 60 37 
Figure 2-33: SPDT RF Switch Reference Design ............................................................................................................ 62 38 
Figure 2-34: PLL Reference Design Diagram .................................................................................................................. 64 39 
Figure 2-35: SFP+ case and connector ............................................................................................................................. 65 40 
Figure 2-36: RJ45 interface .............................................................................................................................................. 66 41 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           10 
Figure 2-37: O-RU7-2 Shell Mechanical Diagram ............................................................................................................. 66 1 
Figure 2-38: PoE Reference Design Diagram .................................................................................................................. 68 2 
Figure 2-39: FHM7-2 General Block Diagram .................................................................................................................. 69 3 
Figure 2-40: FHM7-2 Digital Processing Block Diagram .................................................................................................. 71 4 
Figure 2-41: CLK reference design for FHM7-2................................................................................................................ 72 5 
Figure 2-42: SFP+ case and connector ............................................................................................................................. 73 6 
Figure 2-43: RJ45 interface .............................................................................................................................................. 74 7 
Figure 2-44: AC power interface ...................................................................................................................................... 74 8 
Figure 2-45: Shell Mechanical Diagram ........................................................................................................................... 74 9 
Figure 2-46: FHGW7-2→8 General Block Diagram ............................................................................................................ 76 10 
Figure 2-47: FHGW7-2→8 Digital Processing Block Diagram ........................................................................................... 78 11 
Figure 2-48: CLK reference design for FHGW7-2→8 ......................................................................................................... 79 12 
Figure 2-49: SFP+ case and connector ............................................................................................................................. 80 13 
Figure 2-50: RJ45 interface .............................................................................................................................................. 81 14 
Figure 2-51: AC power interface ...................................................................................................................................... 81 15 
Figure 2-52: Shell Mechanical Diagram ........................................................................................................................... 82 16 
 17 
  18 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           11 
Chapter 1 Introductory Material 1 
1.1 Scope 2 
This Technical Specification has been produced by the O-RAN.org. 3 
The contents of the present document are subject to continuing work within O -RAN WG7 and may change following 4 
formal O-RAN approval. Should the O -RAN.org modify the contents of the present document, it will be re -released by 5 
O-RAN Alliance with an identifying change of release date and an increase in version number as follows:  6 
Release x.y.z 7 
where: 8 
x the first digit is incremented for all changes of substance, i.e. technical enhancements, 9 
corrections, updates, etc. (the initial approved document will have x=01). 10 
y the second digit is incremented when editorial only changes have been incorporated in the 11 
document. 12 
z the third digit included only in working versions of the document indicating incremental 13 
changes during the editing process. This variable is for internal WG7 use only. 14 
The present document specifies system requirements and high-level architecture for the FR1 Picocell Indoor 15 
deployment scenario as specified in the Deployment Scenarios and Base Station Classes document [1]. 16 
In the main body of this specification (in any “chapter”) the information contained therein is informative, unless 17 
explicitly described as normative. Information contained in an “Annex” to this specification is always informative 18 
unless otherwise marked as normative.  19 
 20 
1.2 References  21 
The following documents contain provisions which, through reference in this text, constitute provisions of the present 22 
document. 23 
[1] ORAN-WG7.DSC.0-V01.00 Technical Specification, ‘Deployment Scenarios and Base Station Classes for White 24 
Box Hardware’. https://www.o-ran.org/specifications 25 
[2] 3GPP TR 21.905: "Vocabulary for 3GPP Specifications". 26 
[3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception". 27 
http://www.3gpp.org/ftp//Specs/archive/38_series/38.104/38104-g10.zip 28 
[4] ORAN-WG4.CUS.0-v01.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, User and 29 
Synchronization Plane Specification’. https://www.o-ran.org/specifications 30 
[5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".  31 
http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip 32 
[6] ORAN-WG7. IPC. HAR-v01.00 Technical Specification, ‘Indoor Pico Cell Hardware Architecture and 33 
Requirement Specification’. https://www.o-ran.org/specifications. 34 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           12 
[7] ORAN-WG7. IPC. HRD.O8-v03.00 Technical Specification, ‘Indoor Pico Cell BS Hardware Reference Design 1 
Specifications with Fronthaul Split Option 8 and FR1’. https://www.o-ran.org/specifications 2 
 3 
1.3 Definitions and Abbreviations 4 
1.3.1 Definitions 5 
For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the following 6 
apply. A term defined in the present document takes precedence over the definition of the same term, if any, in 3GPP 7 
TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions are given in 3GPP TR 38.104 [3]. 8 
Carrier Frequency:  Center frequency of the cell.  9 
F1 interface:  The open interface between O-CU and O-DU7-2 as defined by 3GPP TS 38.473 between CU and DU.  10 
Integrated architecture:  In the integrated architecture, the O-RU and O-DUx are implemented on one platform. Each 11 
O-RU and RF front end is associated with one O-DU7-2. They are then aggregated to O-CU and connected by F1 12 
interface. 13 
Split architecture: The O-RUx and O-DUx are physically separated from one another in this architecture. A switch may 14 
aggregate multiple O-RUxs to one O-DUx.  O-DUx switch and O-RUxs are connected by the fronthaul interface as 15 
defined in WG4. 16 
Transmission Reception Point (TRxP): Antenna array with one or more antenna elements available to the network 17 
located at a specific geographical location for a specific area. 18 
1.3.2 Abbreviations 19 
For the purposes of the present document, the abbreviations given in [2] and the following apply.  An abbreviation 20 
defined in the present document takes precedence over the definition of the same abbreviation, if any, as in [2]. 21 
7-2 Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 22 
3GPP Third Generation Partnership Project 23 
5G Fifth-Generation Mobile Communications 24 
5GC 5G Core 25 
ACS Adjacent Channel Selectivity 26 
ADC Analog to Digital Converter 27 
ASIC Application Specific Integrated Circuit 28 
ATA Advanced Technology Attachment 29 
BBDEV Baseband Device 30 
BH Backhaul 31 
BMC Baseboard Management Controller 32 
BPSK Binary Phase Shift Keying 33 
BS Base Station 34 
CISPR International Special Committee on Radio Interference 35 
CFR Crest Factor Reduction 36 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           13 
CU Centralized Unit as defined by 3GPP 1 
COM Cluster Communication 2 
CPRI Common Public Radio Interface 3 
CPU Central Processing Unit 4 
CRC Cyclic Redundancy Check 5 
DAC Digital to Analog Converter 6 
DDC Digital Down Conversion 7 
DDR Double Data Rate 8 
DIMM Dual-Inline-Memory-Modules 9 
DL Downlink 10 
DPD Digital Pre-Distortion 11 
DPDK Data Plane Development Kit 12 
DSP Digital Signal Processor 13 
DU Distributed Unit as defined by 3GPP 14 
DUC Digital Up Conversion 15 
ECC Error Correcting Code 16 
eCPRI evolved Common Public Radio Interface 17 
EMC Electro Magnetic Compatibility 18 
EVM Error Vector Magnitude 19 
FCC Federal Communications Commission 20 
FEC Forward Error Correction 21 
FFT Fast Fourier Transform 22 
FH Fronthaul 23 
FHGW Fronthaul Gateway 24 
FHMx Fronthaul Multiplexer with no FH protocol translation, supporting an O-DUx with split option x 25 
and an O-RUx with split option x, with currently available options 6→6, 7-2→7-2 and 8→8 26 
FHGWx→y Fronthaul Gateway that can translate fronthaul protocol from an O-DUx with split option x to an 27 
O-RUy with split option y, with currently available option 7-2→8. 28 
FHHL Full Height Half Length 29 
FPGA Field Programmable Gate Array 30 
GbE Gigabit Ethernet 31 
GNSS Global Navigation Satellite System 32 
GPP General Purpose Processor 33 
GPS Global Positioning System 34 
HARQ Hybrid Automatic Repeat request 35 
HHHL Half Height Half Length 36 
IEEE Institute of Electrical and Electronics Engineers 37 
IFFT Inverse Fast Fourier Transform 38 
IMD Inter Modulation Distortion 39 
I/O Input/Output 40 
JTAG Joint Test Action Group 41 
L1 Layer 1 42 
LDPC Low-Density Parity Codes 43 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           14 
LRDIMM Load-Reduced Dual In-line Memory Module 1 
LTE Long Term Evolution 2 
LVDS Low-Voltage Differential Signaling 3 
MAC Media Access Control 4 
MCP Multi-Chip Package 5 
MH Midhaul 6 
MIG Memory Interface Generator 7 
MII Media-Independent interface 8 
MIMO Multiple Input Multiple Output 9 
MU-MIMO Multiple User MIMO 10 
NEBS Network Equipment-Building System 11 
NetConf Network Configuration Protocol 12 
NFV Network Functions Virtualization 13 
NIC Network Interface Controller 14 
NR New Radio 15 
O-CU O-RAN Centralized Unit as defined by O-RAN 16 
O-DUx A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7 -2 (as 17 
defined by WG4) or 8 18 
O-RUx A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as defined by 19 
WG4) or 8, and which is used in a configuration where the fronthaul interface is the same at the O -20 
DUx 21 
OCXO Oven Controlled Crystal Oscillator 22 
PCIe Peripheral Component Interface Express 23 
PDCP Packet Data Convergence Protocol 24 
PHY Physical Layer 25 
PMBus Power Management Bus 26 
POE Power over Ethernet 27 
PPS Pulse Per Second 28 
PRACH Physical Random Access Channel 29 
QAM Quadrature Amplitude Modulation 30 
QPSK Quadrature Phase Shift Keying 31 
QSFP Quad Small Form-factor Pluggable 32 
RAN Radio Access Network 33 
RDIMM Registered Dual In-line Memory Module 34 
RF Radio Frequency 35 
RoE Radio over Ethernet 36 
RU Radio Unit as defined by 3GPP 37 
RX Receiver 38 
SATA Serial ATA 39 
SDU Service Data Unit 40 
SFP Small Form-factor Pluggable 41 
SFP+ Small Form-factor Pluggable plus 42 
SOC System On Chip 43 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           15 
SPI Serial Peripheral Interface 1 
SSD Solid State Drive 2 
TCXO Temperature Compensate Crystal Oscillator 3 
TDP Thermal Design Power 4 
TR Technical Report  5 
TS Technical Specification 6 
TX Transmitter 7 
UL Uplink 8 
USB Universal Serial Bus 9 
WG Working Group 10 
  11 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           16 
Chapter 2 Hardware Reference Design 1 1 
This chapter describes a white box hardware reference design example for indoor Picocell deployment scenario.  It 2 
includes O-CU, O-DU7-2 and FHM7-2/FHGW7-2→8 for IPC deployment scenario. 3 
2.1 O-CU Hardware Reference Design  4 
The O-CU white box hardware is the platform that perform the O-CU function of upper L2 and L3. The hardware 5 
systems specified in this document meet the computing, power and environmental requirements of use cases 6 
configurations and feature sets of RAN physical node. These requirements are described in the early hardware 7 
requirement specification as well as in the use cases document. The O-CU hardware includes the chassis platform, 8 
mother board, peripheral devices and cooling devices. The mother board contains processing unit, memory, the internal 9 
I/O interfaces, and external connection ports. The midhaul (MH) and backhaul (BH) interface are used to carry the 10 
traffic between O-CU and O-DU7-2 as well as O-CU and core network. The other hardware functional components 11 
include: the storage for software, hardware and system debugging interfaces, board management controller, just to name 12 
a few; the O-CU designer will make decision based on the specific needs of the implementation.  13 
The HW reference design of O-CU is the same as O-DU7-2 except for the need of HW accelerator, thus detail design 14 
will be described in O-DU7-2 section 2.2. 15 
2.2 O-DU7-2 Hardware Reference Design  16 
The O-DU7-2 white box hardware is the platform that performs the O- DU7-2 functions such as upper L1 and lower L2 17 
functions. The hardware systems specified in this document meet the computing, power and environmental 18 
requirements of use case’s configurations and feature sets of RAN physical node. These requirements are described in 19 
the early hardware requirement specification as well as in the use cases document. The O-DU7-2 hardware includes the 20 
chassis platform, mother board, peripheral devices and cooling devices. The mother board contains processing unit, 21 
memory, the internal I/O interfaces, and external connection ports. The fronthaul and backhaul interface are used to 22 
carry the traffic between O-RU7-2/FHM7-2/FHGW7-2→8 and O-DU7-2 as well as O-CU and O-DU7-2. The O-DU7-2 design 23 
may also provide an interface for hardware accelerator if that option is preferred. The other hardware functional 24 
components include: the storage for software, hardware and system debugging interfaces, board management controller, 25 
just to name a few; the O-DU7-2 designer will make decision based on the specific needs of the implementation.  26 
Note that the O-DU7-2 HW reference design is also feasible for O-CU and integrated O-CU/ O-DU7-2. 27 
2.2.1 O-DU7-2 High-Level Functional Block Diagram 28 
Figure 2-1 shows the major functional blocks of O-DU7-2. The digital processing unit handles the baseband processing 29 
workload. To make the processing more efficient, an accelerator can be used to assist with the baseband workload 30 
processing. The memory devices include the random-access memory (RAM) for temporary storage of data while flash 31 
memory is used for codes and logs. The storage device is for persistent storage. The external network cards can be used 32 
for fronthaul or backhaul connection.  The baseboard management controller (BMC) is a microcontroller which 33 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           17 
monitors hardware operation on motherboard. The clock circuits provide digital processing unit with required clock 1 
signals. 2 
 3 
Figure 2-1: O-DU7-2 Functional Block Diagram. 4 
2.2.2 O-DU7-2 Hardware Design Description 5 
Figure 2-2 describes the various components and connections inside the O-DU7-2 white box.       6 
 7 
Figure 2-2: O-DU7-2 Hardware Block Diagram 8 
Digital Processing Unit
DDR RAM
Flash 
Memory
Storage 
Drives
Ethernet 
Card
Clock
Accelerator
Baseboard
Management 
Controller


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           18 
As described in the previous section, the O-DU7-2 hardware can be implemented with different design choices. Here, we 1 
use a SoC design-based as an example which performs most of the workload for O-DU7-2.  The accelerator can be used 2 
to perform other functions based on the overall performance requirement. Several Ethernet controllers are also used for 3 
front haul link, back haul link and remote console control connections. The other parts include RAM, flash memory, 4 
and hard drive storage. The JTAG and USB ports are provided for hardware debug and local connection if needed. 5 
Finally, BMC block is mainly responsible for monitoring the hardware status of the motherboard.  6 
2.2.3 O-DU7-2 Hardware Components 7 
In this section, we describe the details of the O-DU7-2 hardware component’s requirements, their features and 8 
parameters. The component selection is based on the use case requirements which are listed in the hardware architecture 9 
and requirements document [6]. 10 
2.2.3.1 Digital Processing Unit 11 
This example of the digital processing unit in O-DU7-2 is based on the General-Purpose Processor (GPP).  12 
a. Digital Processing Unit Requirement 13 
The GPP requirements are listed in the following table. 14 
Table 2-1: The Processor Feature List 15 
Item Name Description 
# of Cores 16 
# of Threads 32 
Base Frequency 2.20 GHz 
Max Turbo Frequency 3.00 GHz 
Cache 22 MB 
Thermal Design Power (TDP) 100W 
Max Memory Size (dependent on memory type) 512 GB 
Memory Types DDR4 
Max # of Memory Channels 4 
 16 
Interfaces: The interface specifications on the main board are as follows: 17 
Memory Channel Interfaces: The system memory capacity, type and related information are described in the 18 
following table. 19 
 20 
Table 2-2: The Memory Channel Feature List 21 
Item Name Description 
Memory Types DDR4 
# of Memory Channels 4 
ECC LRDIMM Up to 512GB 
ECC RDIMM Up to 256GB 
Memory Speed 2666/2400/2133MHz 
DIMM Sizes 128GB, 64GB, 32GB, 16GB 
Memory Voltage 1.2 V 
 22 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           19 
PCIe: PCIe Gen 3 should be supported by the processor. There are total of 32 PCIe lanes with 128 Gb/s 1 
bandwidth. The 32 PCIe lanes can be divided into two x16 slots by using a riser card.  2 
Ethernet: The system should be capable to offer aggregated 48 Gb/s Ethernet bandwidth. The breakout the ports 3 
are discussed in later section. When higher Ethernet bandwidth required, an Ethernet card can be installed in one 4 
of the PCIe slot.  5 
b. Digital Processing Unit Design 6 
The digital processing unit is a system-on-a-chip (SoC) device which is a 64-bit multi-core server class processor. 7 
This SoC includes an integrated Platform Controller Hub (PCH), integrated high-speed I/O, Integrated Memory 8 
Controllers (IMC), and four integrated 10 Gigabit Ethernet ports. 9 
The SOC supports 512 -bit wide vector processing instruction set. It also supports hardware virtualization to 10 
enable dynamic provisioning of services as communication service providers extend network functions 11 
virtualization (NFV). Figure 2-2 shows the major functional blocks of the digital processing unit. 12 
2.2.3.2 Hardware Accelerator 13 
Hardware accelerators can be used in O-DU7-2 to offload computationally intensive functions and to optimize the 14 
performance under varying traffic and loading conditions. The acceleration functional requirements and implementation 15 
are system designer’s choice; however, the O-DU7-2 shall meet the minimum system performance requirements under 16 
various loading and deployment conditions. In most cases, a Field Programmable Gate Array (FPGA) or Application 17 
Specific Integrated Circuit (ASIC) based PCIe card can be used to optimize the system performance. The FPGA(s) are 18 
part of a Network Interface Controller (NIC) that further provides connectivity services.  19 
2.2.3.2.1 Accelerator Design Solution 1 20 
Channel coding for Low-Density Parity Codes (LDPC) and fronthaul compression requires a significant amount of bit 21 
level processing and is well suited to a fine-grained FPGA architecture and/or low cost/power structured ASIC. Options 22 
include: 23 
• Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 24 
• Look-aside FEC: LDPC (de)coding, Polar (de)coding, Rate (De)Matcher, (De) Interleaver, Cyclic Redundancy 25 
Check (CRC), Hybrid Automatic Repeat request (HARQ) retransmission 26 
• Bump-in-wire Fronthaul: compression / decompression for latency and bandwidth reduction  27 
a. Accelerator Requirements 28 
Hardware and firmware requirements for this accelerator design are given in Table 2-3 and Table 2-4, 29 
respectively. 30 
Table 2-3: Accelerator Hardware Feature List 31 
Item Name Description 
PCIe (Interface with digital processing 
unit） Gen4 x16 (and lower) 
Form factor FHHL 
Connectivity 2x QSFP28/56 
FPGA Logic Elements: 1437K 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           20 
M20K Memory: 139Mb 
Quad A53 Hard Processor Sub-system 
NIC Device 100Gb xHAUL for FH, BH & MH traffic shaping. Optional FPGA 
co-processing. 
DDR Main 8+8+1GB DDR4 
Flash (FPGA images) >=1 Gbit 
BMC Telemetry, Security, remote upgrade 
Clocking For O-RAN C1, C2, C3 & C4 
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4 
GPS SMA for 1 PPS & 10MHz (in/out) 
Operating Temperature (ambient) NEBS Compliant 
Power <75W (without optional NIC device) 
Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to 750MHz. 
Option for OCXO (TCXO as standard) 
 1 
 2 
Table 2-4: Accelerator Firmware Feature List 3 
Item Name Description 
Remote system upgrade Securely upgradable FPGA flash image 
Queuing 64 Queues supported equally split between UL & DL. 
LDPC Acceleration 
NR LDPC Encoding with, interleaving and rate-matching. 
NR LDPC Decoding with sub-block de-interleaving function of 
reverse rate matching.  
Early Termination, CRC attachment and HARQ buffering.  
5G Throughput: DL 14.8Gbps, UL 3.2Gbps 
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to 
encoder/decoders 
Descriptor Format (channel coding) 
Code block based interface. 
Software enablement by BBDEV API (DPDK) 
https://www.dpdk.org/ 
https://doc.dpdk.org/guides/prog_guide/bbdev.html 
Fronthaul Compression In-line compression/decompression for Mu-Law, block-floating 
point and quantization according to the O-RAN WG4 specification. 
Open programmable acceleration 
environment 
Support for: 
• FPGA Flashing upgrade 
• Firmware version reporting 
• PCIe diagnostics 
• Ethernet diagnostics 
• Temperature and voltage telemetry information 
 4 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           21 
b. Accelerator Design 1 
Figure 2-3 illustrates Accelerator Design 1 without optional NIC Device. Figure 2-4 illustrates the Accelerator 2 
Design 1 with optional NIC Device.   3 
 4 
Figure 2-3: Accelerator Design 1 without optional NIC Device 5 
 6 
 7 
Figure 2-4: Accelerator Design 1 with optional NIC Device 8 
2.2.3.2.2 Accelerator Design Solution 2 9 
The O-DU7-2 system is typically implemented using a multi-core processor and one or more hardware accelerators. 10 
Parts of O-DU7-2 protocol stack can be implemented in software running on the multi-core processors, some of the 11 
computationally intensive L1 and L2 functions are offloaded to FPGA-based or similar hardware accelerators. This is a 12 
programmable hardware, which provides both flexibility and high computing capabilities.  13 
a. Accelerator Requirement 14 
The accelerator unit comprises one or more FPGAs (e.g., two FPGAs), sufficient amount of DDR4 memory, 15 
and synchronization circuitry where one of FPGAs is used for L1 functional offload and the other one is used 16 
to perform fronthaul connectivity functions/protocols. The FPGA for L1 offload uses dedicated cores for 17 
channel encoding/decoding as well as FPGA and processing resources for running L1 functions such as but not 18 
FPGA
Connectivity & L1 
Processing. 
C1,2,3,4 Sync
Digital 
Processing Unit
L3,L2,L1(part)
PCIe Gen 4x16
Or lower (200G)
FH 2x2x56Gbps
Or lower
1PPS & 10MHz
SMA
FPGA
Connectivity & L1 
Processing. 
C1,2,3,4 Sync
Digital 
Processing Unit
L3,L2,L1(part)
PCIe Gen 4x8
Or lower (100G)
FH 2x2x56Gbps
Or lower
1PPS & 10MHz
SMA
NIC
PCIe Gen 4x8
Or lower (100G)
100Gb
PCIe 
Gen4x16

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           22 
limited to rate matching and de -matching, interleaving and scrambling, demodulation and HARQ buffer 1 
management as well as OFDM modulation/demodulation and channel estimation.  2 
Key features of the FPGA-based accelerator include: 3 
• 2X10/25G eCPRI or Ethernet open fronthaul interface 4 
• Built-in SyncE/IEEE 1588v2 synchronization + external reference timing 5 
• L1 offloading options 6 
‒ LDPC encoding and decoding  7 
‒ Polar encoding and decoding  8 
‒ HARQ management with on board DDR memory (including DDR controller and interfaces)  9 
‒ Other L1 offloading candidates include PRACH detection, MIMO encoding and decoding, 10 
channel estimation 11 
‒ Partial or full L1 functions can be offloaded. It is recommended to offload the user -plane 12 
channel coding chain and part of or the entire control-plane channel coding chain to the 13 
hardware accelerator. 14 
• PCIe Gen3 x16, two Gen4 x8, or PCIe Gen3 x16 bifurcated to two Gen3 x8 15 
• GPP supported 16 
• Standard PCIe FHHL card (It is assumed that the hardware accelerators further perform NIC functions).  17 
• 2x SFP28 for 25G Ethernet 18 
• 8GB DDR4 memory for buffering 19 
• Power consumption not to exceed 75W 20 
The accelerator requirements are summarized in Table 2-5. 21 
Table 2-5: Accelerator Hardware Component List 22 
Item Name Description for FPGA 1 Description for FPGA 2 
SoC 
Resources 
System Logic cells - 930K 
CLB LUT - 425K 
SDFEC -8 
DSP Slices - 4,272 
BRAM - 38.0Mb 
URAM - 22.5Mb 
System Logic cells - 1,143K 
CLB LUT - 523K 
CLB Flip-Flops -1,045K 
DSP Slices - 1,968 
BRAM - 34.6Mb 
URAM - 36.0Mb 
Form Factor FHHL PCIe Form Factor 
PCIe Interface 
x8 Gen1, Gen2, Gen3 interface to FPGA 2 and 
x8 Gen1, Gen2, Gen3 interface to FPGA 1 
have x16 to two x8 bifurcation 
On Board 
Memory 
Total Capacity 4 GB in PL, upgradeable to 8GB 
Total Capacity 2 GB in PS, upgradeable to 4GB 
Total Capacity 4 GB in PL, upgradeable to 8GB 
Total Capacity 2 GB in PS, upgradeable to 4GB 
Network 
Interface(s)  2xSFP28 optical interfaces to FPGA2 
(User Configurable, includes 10/25 Ethernet) 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           23 
Other External 
Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access to BMC 
Graphical 
User interface 
GUI for monitoring the basic board parameters, monitoring temperature alerts, firmware upgrades for 
BMC 
Board 
Management 
Controller 
• Power sequencing and reset 
• Field upgrades 
• FPGA configuration and control 
• Clock configuration 
• I2C bus access 
• USB 2.0 
Operating 
Temperature -5° C - 55° C 
Power < 75 W 
Clocking 
Options 
Low-Jitter, configurable clock ranging from10MHz to 750MHz 
1 PPS input and output with assembly option for OCXO and TCXO 
 1 
 2 
 3 
The following are the accelerator’s functional and interface requirements. 4 
Functional offload requirements: 5 
One of the candidate functions for offloading is the LDPC encoder and decoder, which typically consists of 6 
computationally intensive and relatively highly power consuming functions. It must be noted that neither 7 
software implementation in CPU nor soft FPGA logic implementation would provide a highly power efficient 8 
solution while meeting/exceeding 3GPP NR user-plane encoder/decoder throughput and latency requirements, 9 
rather a hardened implementation of the FEC functions would be very power efficient. Downlink and uplink 10 
throughputs of up to 40Gbps and 18Gbps, respectively, are shown feasible with this architecture. Other 11 
candidate L1 functions for acceleration include CRC generation, segmentation, bit-level/sub-block interleaving 12 
and scrambling as well as FFT/IFFT processing, for which an FPGA can be used.  13 
For other symbol processing L1 functions which require heavy multiply and accumulation operations, FPGAs 14 
1 and 2 have DSP blocks that can efficiently perform these operations. Polar encoding and/or decoding on the 15 
control-plane can also be offloaded to FPGA 1 resulting in high throughputs and low latencies.  16 
Interface requirements: 17 
PCIe: PCIe interface is widely used to provide interface between the GPP and hardware accelerators. FPGA 18 
devices have dedicated PCIe hard IP which facilitate implementation and quick setup of PCIe interface. They 19 
support both PCIe Gen3 x16 or PCIe Gen4 x8, which allow the FPGA device to interface with any GPP 20 
supporting either PCIe Gen3 x16 or PCIe Gen4 x8 interface. 21 
Fronthaul: FPGA devices can support various speed grades and any fronthaul protocols, customers can use 22 
off-the-shelf eCPRI or Ethernet IPs to quickly implement and configure any fronthaul interface protocol.  23 
Serial transceivers: FPGA devices have SerDes resources to implement various connectivity speeds (e.g., 33 24 
Gb/s) per SerDes, 10G/25G/50G/100G Ethernet connections can use these SerDes resources.  25 
Ethernet MAC speed:  FPGA devices have hardened implementations of Ethernet MAC that support speeds 26 
of 100 Gbps and above. The Ethernet MAC IP allows power -efficient implementation of high-speed Ethernet 27 
connectivity. In the example shown in Figure 2-3, FPGA 1 and FPGA 2 can use the hard 100Gbps MAC IPs to 28 
connect each other, allowing the L1 and fronthaul functions to be distributed across these two FPGAs with less 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           24 
connectivity overhead. For other Ethernet MACs such as 10G/25G Ethernet, they provide soft Ethernet MAC 1 
IPs, so when implementing eCPRI or Ethernet fronthaul functions, 10G/25G Ethernet MAC can be used.  2 
b. Accelerator Design 3 
The hardware accelerator supports GPP. Figure 2-5 illustrates a two-chip acceleration architecture comprising 4 
two FPGAs with multi -lane PCIe interfaces toward the CPU and external connectivity toward O -RU7-2(s) via 5 
eCPRI and O -CU(s) through GbE connectivity. The example architecture further depicts multi -lane Gen3 or 6 
Gen4 PCIe interfaces between each FPGA and the CPU. The FPGAs communicate through high -bandwidth 7 
Ethernet (GbE) transport. 8 
 9 
Figure 2-5: Example 2-chip FPGA-based Hardware Acceleration in O-DU7-2 10 
2.2.3.2.3 Accelerator Design Solution 3 11 
Channel coding for LDPC and fronthaul compression requires a significant amount of bit level processing and is well 12 
suited to a fine-grained structured ASIC. Features include: 13 
• Virtualization: Multi-channel DMA, Virtual machine integration, load balancing functions 14 
• Look-aside FEC: Turbo (de)coding, LDPC (de)coding, Rate (De)Matcher, (De) Interleaver, CRC, HARQ 15 
retransmission & (de) interleaver. 16 
a. Accelerator Requirement 17 
Accelerator Hardware and Firmware features are listed in Table 2-6 and Table 2-7, respectively. 18 
 19 
Table 2-6: Accelerator Hardware Feature List 20 
Item Name Description 
PCIe  Gen3 x16 
Form factor HHHL 
DDR  DDR4 (64-bit +ECC), 2667Mbps Interface for HARQ buffering 
FPGA1
(L1 Offload)X86 or ARM-based 
CPU
(L2 and Partial L 1)
F1 Interface
Ethernet (10/25G) FPGA2
(Connectivity )
[Bifurcated] PCIe Interface
PCIe Gen3x16 (Gen4x8)
100G
Fronthaul Interface
10/25G
Ethernet/eCPRI
Inter-Chip 
Interface
100G Ethernet

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           25 
Board Management Controller Telemetry, Security. 
Power <35W 
 1 
 2 
 3 
Table 2-7: Accelerator Firmware Feature List 4 
Item Name Description 
Queuing 64 Queues supported equally split between UL & DL. 
LDPC Acceleration 
NR LDPC Encoding with, interleaving and rate-matching. 
NR LDPC Decoding with sub-block de-interleaving function of 
reverse rate matching.  
Early Termination, CRC attachment and HARQ buffering.  
5G Throughput: DL 23Gbps, UL 8Gbps 
Load Balancing (channel coding) Load balancer distributes the pending encoder/decoder requests to 
encoder/decoders 
Descriptor Format (channel coding) 
Code block and transport block based interface. 
Software enablement by BBDEV API (DPDK) 
https://www.dpdk.org/ 
https://doc.dpdk.org/guides/prog_guide/bbdev.html 
 5 
b. Accelerator Design 6 
The following diagram shows the structured ASIC based accelerator design.  7 
 8 
 9 
Figure 2-6: Structured ASIC Accelerator Design 10 
2.2.3.3 Baseboard Management Controller 11 
BMC is used to perform hardware power control (power on, power off and power cycle), monitor hardware status 12 
(temperatures, voltages, etc), monitor Basic I/O System (BIOS)/ Unified Extensible Firmware Interface (UEFI) 13 
firmware status, and log system events. It provides remote access via shared or dedicated NIC. System user can do 14 
Structured ASIC
LDPC
Code/Transport 
Block
Digital 
Processing Unit
L3,L2,L1(part)
PCIe Gen 3x16
Or lower (100G)

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           26 
console access via serial or physical/Kernel-based Virtual Machine (KVM). The BMC has dedicated RAM and flash 1 
memory. It provides access via serial port or Ethernet port. Figure 2-2 describes the BMC connections with related 2 
components. 3 
2.2.4 Synchronization and Timing 4 
2.2.4.1 Synchronization and Timing Design 1 5 
This section describes the synchronization and timing mechanism that is used in the O -DU7-2. 6 
a. Hardware Requirements 7 
The O-DU7-2 shall support following timing synchronization methods: 8 
1. GPS Synchronization  9 
2. Ethernet based IEEE1588V2 Synchronization 10 
3. BeiDou Synchronization 11 
4. BeiDou and GPS switching 12 
b. Hardware Design 13 
Depending on the timing distribution topologies used, the O-DU7-2 system clock is able to synchronize with the 14 
Grand Master Clock (GMC) using IEEE1588 via either the front haul NIC or backhaul NIC, or synchronizing 15 
timing using Global Navigation Satellite System (GNSS). In the case of IEEE1588, the Physical Hardware 16 
Clock (PHC) within the NIC is synchronized with the GMC first, then the O-DU7-2 system clock is synchronized 17 
with the PHC. The O -DU7-2 is also capable to provide clock to the O -RU7-2 via front haul if needed. When 18 
GNSS becomes available to O-DU7-2, it will be able to synchronize the system clock to Coordinated Universal 19 
Time (UTC).  Figure 2-7 outlines the O-DU7-2 timing synchronization mechanisms. 20 
 21 
Figure 2-7: O-DU7-2 Timing Synchronization 22 
 23 
2.2.4.2 Synchronization and Timing Design 2 24 
This section describes the synchronization and timing mechanism that is used in the hardware accelerator board. 25 
a. Hardware Requirements 26 
Each hardware accelerator board that supports connectivity functions (e.g., O-RAN fronthaul) in O-DU7-2 must 27 
be able to support external synchronization I/O and to receive or transmit 1 PPS reference clock source in order 28 
to ensure synchronization across network.  29 
PHC
NIC
System
Clock
 PHC
NIC
FronthaulBackhaul
GNSS
1pps

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           27 
b. Hardware Design 1 
The accelerator board can operate in the master or slave mode when supporting IEEE 1588v2 2 
timing/synchronization. It can generate 1 PPS reference clock for synchronization in the master mode and can 3 
receive the 1 PPS reference clock in the slave mode for internal synchronization. The timing circuitry of the 4 
accelerator board is shown in Figure 2-8. Two FPGA SerDes transceivers are used to receive and transmit 5 
SyncE TX and RX clocks. 6 
 7 
 8 
 9 
Figure 2-8: HW Acceleration Board Timing and Synchronization 10 
2.2.5 External Interface Ports 11 
The external interfaces of O-DU7-2 are described below.  12 
a. Hardware Requirements 13 
The following table shows the external ports or slots that the system provided. 14 
Table 2-8: External Port List 15 
Item Name Description 
Ethernet Octave Gigabit Ethernet LAN connectors   
Dual 10GbE Base-T Ethernet connectors 
Dual 10GbE SFP+ Faber Ethernet connectors 
2x100G QSFP28 or 2x25G SFP28 
USB 2 USB 3.0 ports 
Serial Port 1 COM port via RJ45 
Antenna port 1 SMA connector for GNSS 
 16 
b. Hardware Design 17 
The digital processing unit is a SOC device which provides the external ports described in the hardware 18 
requirement section. The system includes 2 USB 3.0 ports, and the serial RS232 port that can be used for 19 
Console Redirection, e.g. Out -of-Band Management. The system provides eight 1Gbps and four 10Gbps 20 
Ethernet ports. There are two or four 25G eCPRI ports in system depends on the accelerator card used.  The 21 
system also provides a RF interface to connect GNSS antenna. The following diagram outlines the external 22 
interfaces that supported. 23 
PLL
FPGA
(IEEE 1588v2 
Stack)
SyncE TX Clock
1 PPS
Other Clocks
TCXO/OCXO Reference
GPS (1 PPS)
SerDes
SerDes
SyncE RX Clock

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           28 
 1 
Figure 2-9: External interfaces reference design 2 
2.2.6 O-DU7-2 Firmware 3 
BIOS and BMC firmware are needed in the system and shall be installed.  4 
2.2.7 Mechanical 5 
The mechanical design for mother board, chassis, and cooling are listed in this section. 6 
• Mother Board 7 
The mechanical layout of the mother board shows the location of major components and interface ports. The 8 
following diagram also provides the dimension of the board. 9 
 10 
 11 
O-DU7-2
GNSS 
Antenna 
Port
Ethernet 
Ports
2 USB 3.0 
Ports
Serial Port

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           29 
 1 
Figure 2-10: Mother Board Layout Diagram 2 
• Chassis 3 
The 1U rack mount chassis contains the layout of the power supply, Solid State Drive (SSD) and fans. The 4 
chassis dimension is showed in following figure. 5 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           30 
  1 
Figure 2-11: Chassis Mechanical Diagram 2 
 3 
 4 
c. Cooling 5 
The system installs 4x 40x28mm PWM fans for the cooling. Up to 6 fans can be installed if needed.  6 
2.2.8 Power Unit 7 
In a fully loaded system with two PCIe slots populated with 75W each, the system power consumption should be less 8 
than 400W. The total system power requirement shall be kept less than 80% of the power supply capacity.  9 
a. Hardware Requirements 10 
The power is provided by 500W High-Efficiency power supply with Power Management Bus (PMBus) 1.2. 11 
The power support input and output power rails are listed below. 12 
AC Input:  100-240V, 50-60Hz, 6.6A max 13 
DC Output:  +3.3V: 12A 14 
+5V: 15A 15 
+5V standby: 3A 16 
+12V: 41A 17 
-12V: 0.2A 18 
b. Hardware Requirements 19 
The O-DU7-2 chassis includes one 500W power supply unit. The power supply unit is auto -switching capable, 20 
which enables it to automatically sense and operate at a 100v to 240v input voltage. The power supply unit 21 
features are listed in the following table. 22 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           31 
Table 2-9: Power supply unit feature list 1 
Item Name Description 
Output connectors 24pin/8pin/4+4pin/HDD/I2C 
Dimension (W x D x H) 3.9 x 7.1 x 1.6 inch  
Maximum Output Power 
 
+3.3V: 12A  
+5V: 15A  
+12V: 41A  
-12V: 0.2A  
+5Vsb: 3A 
Rated Input Voltage/Current 100-240Vac / 6.6A max 
Rated Input Frequency  50-60HZ 
Inrush current   Less than 30A 
2.2.9 Thermal 2 
Active cooling with up to 6 fans is integrated in the chassis. 3 
The hardware acceleration cards described in Section 2.2.2.2 use passive cooling and a custom heatsink and is equipped 4 
with temperature sensors. It is designed to operate in temperatures ranging from -5° C to +55° C.  5 
2.2.10 Environmental and Regulations 6 
The O-DU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 7 
Table 2-10 lists the environmental related features and parameters.   8 
Table 2-10: Environmental Features 9 
Item Name Description 
Operating Temperature -5° C to +55° C 
Non-operating Temperature -40° C to 70° C 
Operating Relative Humidity 8% to 90% (non-condensing) 
Non-operating Relative Humidity 5% to 95% (non-condensing) 
The hardware accelerator described in Section 2.2.2.2 is designed to operate in indoor environments and in 10 
temperatures ranging from -5° C to +55° C.  11 
  12 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           32 
 1 
2.3 O-RU7-2 Hardware Reference Design  2 
In this section we describe, the HW reference design of all O-RU7-2 components including block diagram, HW 3 
components, synchronization and timing, mechanical design, power supply, thermal, and environment requirements.  4 
2.3.1 O-RU7-2 High-Level Functional Block Diagram 5 
Figure  provides a high-level functional block diagram depicting the major HW/SW components.  It also highlights the 6 
internal/external interfaces that are required.  This document shows how to implement the system defined by the IPC -7 
HAR [6] document. 8 
  9 
Figure 2-12: High-Level Functional Block Diagram 10 
2.3.2 O-RU7-2 Hardware Components for FPGA based Design 11 
General block diagrams for 2T2R and 4T4R O-RU7-2 examples are shown subsequently.  12 
Figure 2-13 shows a 2T2R implementation and Figure 2-14 shows a 4T4R implementation.  In each of these diagrams, 13 
the Digital Processing Unit is further detailed in 2.3.2.1.  Items under the umbrella of RF Processing Unit, including the 14 
Transceiver, RFFE and other RF items are reviewed in additional detail in 2.3.2.2.  Clock and Synchronization are 15 
reviewed in 2.3.4.  The Power Unit is detailed in 2.3.7. 16 
O-RU7-2
RF 
Processing 
Unit
Digital 
Processing 
Unit
eCPRI
O-RAN
FH
Timing Unit
To/From
O-DU7-2
Power Unit
Local timing 
from CDR
Local timing 
from GNSS or 
equivalent
GNSS
(optional)

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           33 
 1 
Figure 2-13:  2T2R General Block Diagram with TR switch 2 
 3 
Figure 2-14:  4T4R General Block Diagram with TR switch 4 
 5 
In following section, we describe their functionality, interfaces and performance of every block in the RF Processing 6 
Unit.  Since device integration is an ongoing activity, chip boundaries may be fluid and some functionalities may move 7 
from one block to another or entire functionalities may be absorbed into other blocks.  The sections below describe the 8 
functional blocks independent of which physical device they may reside in.  9 
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Power Unit
Clock
Tx 
enable
Rx 
enable
TR 
control
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
Power Unit
Clock
Tx 
enable
Rx 
enable
TR 
control


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           34 
2.3.2.1 Digital Processing Unit 1 
The digital processing unit of O-RU7-2 is mainly for performing tasks related to FH interface, lower L1, RF interface, 2 
and OAM. 3 
i. FPGA Solution Design 1 4 
The digital processing unit of O-RU7-2 is mainly for performing FH interface, lower L1, RF interface, and OAM 5 
functions. 6 
a. FPGA Requirement 7 
The following items are the main requirement for the O-RU7-2: 8 
• Interface requirement: One lane of bi-direction Serdes targeting eCPRI will be 10Gbps for FH split option 9 
7-2. Four lanes of bi -direction JESD204B Serdes will be used for 2T2R . Eight lanes of bi -direction 10 
JESD204B Serdes will be used for 4T4R 11 
• Resource requirement: FPGA resource requirements for 2T2R and 4T4R are shown in Table 2-11 and 12 
Table 2-12. 13 
Table 2-11: Resource requirement for 2T2R O-RU7-2 14 
Module FF LUT BRAM18 DSP 
Model A 343800 171900 1000 900 
IFFT & CP+ 7763 5323 27 23 
IFFT & CP- 7763 5323 27 23 
PRACH frontend 4000 3000 32 50 
DUC 4820 4346 0 108 
DDC 4820 4346 0 108 
CFR 11470 6136 22 36 
DPD 34269 13250 188 87 
JESD204B 4314 4285 0 0 
Fronthaul(eCPRI) 10000 8000 1 0 
Other 8000 5000 100 12 
Total 97219 59009 397 447 
  15 
Table 2-12: Resource requirement for 4T4R O-RU7-2 16 
Module FF LUT DSP BRAM18 
Resource Mapping 10000 8000 0 102 
PreCoding & pilot lns 5000 4000 16 4 
IFFT+CP 6466 3952 15 75 
Resource De-Mapping 10000 8000 0 181 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           35 
FFT+CP 6466 3952 15 75 
PRACH Filtering 8000 6000 36 16 
Sub-Total 45932 33904 82 453 
ChFIR 2832 2686 84 0 
DUC 5148 3756 36 0 
CFR 25676 12372 96 48 
DPD 45770 17643 105 217 
AGC 1000 600 8 4 
DDC 1716 1252 12 0 
UL_ChFIR 2832 2686 84 0 
JESD2048 9900 11127 0 0 
eCPRI 15000 14000 0 50 
total 155806 100026 507 772 
 1 
• Processor requirement: For device model A, the processor will be used, one is used for device control and 2 
management plane functions, the other one is for Digital Pre-Distortion (DPD) feedback path. For device 3 
model C, dual -core ARM cortex -A53 will be used, similarly one is used for device control and 4 
management plane functions, the other one is for DPD feedback path. 5 
• Power requirement: Power estimations for 2T2R and 4T4R are shown in Figure 2-15 and Figure 2-16. 6 
 7 
Figure 2-15: Power estimation for 2T2R O-RU7-2 8 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           36 
 1 
Figure 2-16: Power estimation for 4T4R O-RU7-2 2 
• Speed grade, environmental requirement: -2L, 0℃ to 110℃ 3 
b. FPGA Design 4 
This solution of the digital processing unit incorporates FPGA and a processor. The FPGA handles high 5 
speed digital processing such as low L1, FH, DDC, DUC, CFR and so on. All functions are listed in the 6 
previous section. The processor is used for hardware device configuration and the OAM function. The FPGA 7 
and the processor core can be integrated into one SOC or implemented into two devices. Here the FPGA and 8 
the processor core are integrated into one SOC device. 9 
 10 
Figure 2-17: FPGA Reference Design Diagram 11 
For the processor portion, the internal RAM resource may not be enough. So the external DDR is needed to 12 
let the processor handle more RAM consuming functions such as operation system or stack protocols like 13 
Network Configuration Protocol (NetConf) Client. For the O-RU7-2 design, the DDR3 with 256Mb*16bit 14 
memory capacity is enough. The interface between the DDR and processor can be memory interface 15 
generator (MIG). The external Flash is used to store operation system related files, calibration information 16 
of the RF portion, NetConf related files, FPGA firmware and so on. For this O -RU7-2 design, the flash with 17 
Processor
FPGA
SFP+
DDR
Flash
Debug
Transceiver
PLL
MIG
SPI
JESD204B
245.76MHz
1.92MHz
156.25MHz
SPI
IIC
Power:3.3V 2.5V 1.8V 1.35V 1.2V 0.9V

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           37 
2Gb memory capacity is enough. The online debug function is performed by external Ethernet PHY with 1 
an RJ45 connector. This allows the administrator to visit the internal function of the O -RU7-2 and control it. 2 
The interface between the DDR and processor can be Media-Independent interface (MII). The Ethernet 3 
PHY device can be very general 100M Ethernet Transceiver. The FPGA has one Serdes lane connected to 4 
optical module to perform the fronthaul link between O-RU7-2 and O-DU7-2 /FHM7-2. Another 4 Serdes 5 
lanes of the FPGA are needed to connect one transceiver of the O-RU7-2 to transmit or receive IQ sample 6 
by the interface of JESD204B while the FPGA needs synchronized clock signals to work well. The 7 
interface between PLL and FPGA should be Low-Voltage Differential Signaling (LVDS). 8 
2.3.2.2 RF Processing Unit 9 
For the RF processing unit of O-RU7-2, it will perform functionalities of ADC, DAC, LO, down converter, up converter 10 
etc. 11 
2.3.2.2.1 Transceiver Reference Design  12 
For the O-RU7-2 the sampling function and frequency conversion function can be performed by transceiver. The 13 
purpose of using the transceiver is to saving power and size of the PCB. The Transceiver is to convert between high-14 
speed baseband data and a low-level RF for both transmit and receive signal chain.  In addition, the transceiver is 15 
responsible for orchestration of control signals not limited to the PA enable, LNA enable, LNA bypass as well as other 16 
required system level signals.   17 
a. Hardware Requirements 18 
Include the requirements for this component. 19 
• Interface Requirements: The interface requirements for the Transceivers are list in Table 2-13. 20 
Table 2-13: Interface requirements of the Transceiver 21 
Item Name Description 
High Speed Data 
 
High speed data represents the baseband information being transmitted or received.  
Depending on the configuration of the ORAN device, various bandwidths may be 
supported leading to a range of payload rates.  Options for data include parallel data paths, 
JESD204B and JESD204C.  Up to 8 lanes in each direction may be supported although 
fewer is preferred.  Options such as DPD and numeric precision will impact the payload 
rate.  Several options are shown in the following table.  All data represents IQ 16 -bit 
(N=16) precision.  Some devices support IQ 12 bit (N’=12) which may reduce the required 
data rates accordingly.  The tables below assume 1 ORx for 2 TRx.  From Table 2-14 and 
Table 2-15, the number of lanes required may be determined by dividing the total bit rates 
shown by the capacity of a lane, typically 12.5 GBPS for JESD204B and 25 GBPS for 
JESD204C.   
Reference Clock 
(Device Clock) 
 
The transceiver should receive a reference for internal clock and LO synthesis needs.  This 
reference clock can function as the JESD204 Device Clock where the interface is by 
SERDES.  The specific clock frequency is determined by the operation mode of the 
transceiver and may range from 1Hz upward. 
SYSREF 
 
If the transceiver supports SERDES, then it should accept a SYSREF signal from the clock 
or data source as appropriate.  The number and configuration for the SYSREF is 
dependent on the operating mode of the transceiver. 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           38 
SYNCB 
 
If the transceiver supports SERDES, then it should also support a SYNCB for each link as 
appropriate.   
Control 
 
Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave.  
Support for 1.8V control is required and tolerance of 3.3V is preferred.  The transceiver 
may optionally include a separate SPI master for control of peripheral devices  as required. 
GPIO 
 
The transceiver may optionally include GPIO for controlling peripherals including but not 
limited to PAs, LNAs and other devices.  These GPIOs should at a minimum support 1.8V 
outputs but the specifics will be determined by the connected devices.  The GPIO  should 
also support input from peripheral devices.  Input should at a minimum support 1.8V logic 
with tolerance of 3.3V preferred. 
Tx Enable 
 
The transceiver should provide an output to support enabling and disabling the external 
devices in the transmit chain such as a TxVGA (optional) and PA.   
 
Rx Enable The transceiver should provide an output to support enabling and disabling the external 
devices in the transmit chain such as a RF Front End Module or LNA.   
LNA Bypass The transceiver should provide an output to support bypassing the LNA appropriately in 
the condition of a large blocker if so required. 
RF Outputs RF outputs including the main Tx signal should support 50 ohm or 100 ohms signalling.  
These outputs can be either single ended or differential. 
RF Inputs RF inputs including the main Rx and the Observation Rx (ORx) (for DPD) should support 
50 ohm or 100 ohms signalling.  These inputs can be either single ended or differential.  
The device should support at least 1 ORx. 
 1 
Table 2-14: Payload with DPD in Digital Device (GBPS Rx/Tx) 2 
Bandwidth 
(MHz) 
Parallel JESD204B JESD204C Parallel JESD204B JESD204C 
 2T2R 4T4R 
20 2.95/5.9 3.69/7.37 3.04/6.08 5.9/11.8 7.37/14.75 6.08/12.17 
50 5.9/11.8 7.37/14.75 6.08/12.17 11.8/23.59 14.75/29.49 12.17/24.33 
100 11.8/23.59 14.75/29.49 12.17/24.33 23.59/47.19 29.49/58.98 24.33/48.66 
 3 
Table 2-15: Payload with DPD in Transceiver (GBPS Rx/Tx) 4 
Bandwidth 
(MHz) 
Parallel JESD204B JESD204C Parallel JESD204B JESD204C 
 2T2R 4T4R 
20 1.97/1.97 2.46/2.46 2.03/2.03 3.93/3.93 4.92/4.92 4.06/4.06 
50 3.93/3.93 4.92/4.92 4.06/4.06 7.86/7.86 9.83/9.83 8.11/8.11 
100 7.86/7.86 9.83/9.83 8.11/8.11 15.73/15.73 19.66/19.66 16.22/16.22 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           39 
• Algorithm Requirements: The transceiver is required to provide appropriate algorithms to sustain RF 1 
operation including but not limited to Rx AGC, Tx Power control.  DPD and CFR may be included 2 
either in the transceiver or in the digital baseband device making the trade-offs in Payload shown in 3 
Table 2-11 and Table 2-12. 4 
• Device Configuration: The transceiver should support either 2T2R or 4T4R.  In addition, at least one 5 
ORx path should be supported.  Additional ORx paths are allowed as required for the application.  6 
• Power Dissipation: Total dissipation of the TRx should be less than 6W for 4T4R.   7 
• RF Specifications are given in Table 2-16. 8 
 9 
Table 2-16: RF specifications in Transceiver 10 
Parameter Symbol Min Typ Max Unit Test Conditions/Comments 
TRANSMITTERS       
Center Frequency  650  6000 MHz  
Transmitter Synthesis 
Bandwidth 
   450 MHz  
Transmitter Large 
Signal Bandwidth 
   200 MHz  
Transmitter Attenuation 
Power Control Range  
 0  32 dB Signal-to-noise ratio (SNR) 
maintained for attenuation between 
0 dB and 20 dB 
Transmitter Attenuation 
Power Control 
Resolution 
  0.05  dB  
Adjacent Channel 
Leakage Ratio 
(ACLR) 
     20 MHz LTE at −12 dBFS  
   −66  dB 75 MHz < f ≤ 2800 MHz 
In Band Noise Floor      0 dB attenuation; in band noise 
falls 1 dB for each dB of 
attenuation for attenuation 
between 0 dB and 20 dB 
   −154.5  dBm/Hz 600 MHz < f ≤ 3000 MHz 
Out of Band Noise 
Floor 
     0 dB attenuation; 3 × bandwidth/2 
offset 
   −153  dBm/Hz 600 MHz < f ≤ 3000 MHz 
Maximum Output 
Power 
     0 dBFS, continuous wave tone 
into 50 Ω load, 0 dB transmitter 
attenuation 
   6  dBm 600 MHz < f ≤ 3000 MHz 
Third Order Output 
Intermodulation 
Intercept Point 
OIP3     0 dB transmitter attenuation 
   27  dBm 600 MHz < f ≤ 5700 MHz 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           40 
Parameter Symbol Min Typ Max Unit Test Conditions/Comments 
Error Vector Magnitude 
(Third Generation 
Partnership Project 
(3GPP) Test Signals)  
EVM      
1900 MHz LO   0.6  % 50 kHz RF PLL loop bandwidth 
3800 MHz LO   0.53  % 300 kHz RF PLL loop bandwidth 
OBSERV ATION 
RECEIVER 
ORx      
Center Frequency  450  6000 MHz  
Gain Range   30  dB IIP3 improves decibel for decibel 
for the first 18 dB of gain 
attenuation; QEC performance 
optimized for 0 dB to 6 dB of 
attenuation only 
Analog Gain Step   0.5  dB For attenuator steps from 0 dB to 
6 dB 
Receiver Bandwidth    450 MHz  
Maximum Useable 
Input Level 
PHIGH     0 dB attenuation; increases 
decibel  
for decibel with attenuation; 
continuous wave corresponds to 
−1 dBFS at ADC 
   −11  dBm 75 MHz < f ≤ 3000 MHz 
Integrated Noise   −58.5  dBFS 450 MHz integration bandwidth 
   −57.5  dBFS 491.52 MHz integration 
bandwidth 
Third-Order Input 
Intermodulation 
Intercept Point 
IIP3      Maximum observation receiver 
gain; test condition: PHigh - 11 
dB/tone 
Narrow Band 
 
 
1900 MHz 
 
2600 MHz 
 
3800 MHz 
   
 
 
15 
 
16.5 
 
18 
  
 
 
dBm 
 
dBm 
 
dBm 
 
       
       
       
Wide Band       
 
1900 MHz 
2600 MHz 
38000 MHz 
   
13 
11 
13 
  
dBm 
dBm 
dBm 
IM3 products>130 MHz at 
baseband; test condition:  PHigh - 
11 dB/tone ; 491.52 MSPS 
Third-Order 
Intermodulation 
Product 
IM3      
   −70  dBc 600 MHz < f ≤ 3000 MHz 
Spurious-Free Dynamic 
Range 
SFDR  64  dB Non IMx related spurs, does not 
include HDx; (PHIGH − 11) dB input 
signal 
Harmonic Distortion      (PHIGH − 11) dB input signal 
Second Order Harmonic 
Distortion Product 
HD2  −80  dBc In band HD falls within ±100 
MHz 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           41 
Parameter Symbol Min Typ Max Unit Test Conditions/Comments 
   −73  dBc Out of band HD falls within ±225 
MHz 
Third-Order Harmonic 
Distortion Product 
HD3  −70  dBc In band HD falls within ±100 
MHz 
   −65  dBc Out of band HD falls within ±225 
MHz 
RECEIVERS       
Center Frequency    6000 MHz  
Gain Range   30  dB  
Analog Gain Step   0.5  dB Attenuator steps from 0 dB to 6 
dB 
   1  dB Attenuator steps from 6 dB to 30 
dB 
Receiver Bandwidth    200 MHz  
Maximum Useable 
Input Level 
PHIGH     0 dB attenuation, increases 
decibel  
for decibel with attenuation; 
continuous wave = 1800 MHz; 
corresponds to −1 dBFS at ADC 
   −11  dBm 75 MHz < f ≤ 3000 MHz 
Noise Figure NF     0 dB attenuation, at receiver port 
   12  dB 600 MHz < f ≤ 3000 MHz 
Input Third-Order 
Intercept Point 
IIP3       
       
Difference Product, 
2600 MHz (Wideband) 
2600 MHz (Midband) 
IIP3, d   
17 
21 
  
dBm 
dBm 
 
Two (PHIGH − 9) dB tones near band 
edge 
Sum Product, 
2600 MHz (Wideband_ 
IIP3, s   
20 
  
dBm 
 
Two (PHIGH − 9) dB tones, at 
bandwidth/6 offset from the LO 
HD3 HD3     (PHIGH − 6) dB continuous wave 
tone at bandwidth/6 offset from 
the LO 
   −66  dBc 600 MHz < f ≤ 4800 MHz 
 1 
b. Hardware Design 2 
For the O -RU7-2 the sampling function and frequency conversion function can be performed by transceiver. 3 
Usually the transceiver is integrated by ADC, DAC, LO, down converter, up converter and so on. The block 4 
diagram of transceiver design is shown in Figure 2-18. 5 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           42 
 1 
Figure 2-18: Transceiver Reference Design Diagram (Optional elements are highlighted in Grey) 2 
The definition of the input/output lines are as follows: 3 
• REF Clock In is the differential reference input to the on -chip synthesizer.  This may also function as the 4 
SERDES Device Clock. 5 
• SYSREF is a JESD204B/C differential synchronization signal. 6 
• Ext LO/Clock Input is an optional input that can be used as an alternate LO or clocking signal.  7 
• Rx1 through Rx4 are differential receiver inputs to their respective cores. 8 
• Tx1 through Tx4 are differential transmitter output from their respective cores.  9 
• ORx1 through ORx4 are differential observation receiver inputs. 10 
• SCLK is the serial control clock input. 11 
• CSB is the active low device select for the control interface. 12 
• SDO is the serial data output for the control interface.  This pin may be omitted for 3 -pin control 13 
implementations. 14 
• SDIO is a bidirectional serial data interface.  In 4-pin mode, this pin functions as the serial data input. 15 
• GPIO1 – GPIO# are general purpose IO signals used for interrupts, enables, test mode and resets.  These 16 
are used as interface and control for peripheral devices including controllers, TxVGAs, PA, LNA and 17 
similar devices where SPI control is too slow. 18 
• SYNCIN are differential pins associated with the receiver channels of the JESD204 interface.  In not used, 19 
they are typically grounded.  Up to 4 pair may be supported. 20 
• SERDES Out are differential JESD204B/C data output interfaces.  Up to 8 lanes may be active.  21 
• SERDES In are differential JESD204B/C data input interfaces.  Up to 8 lanes may be active.  22 
Control
Interface
Clock,
Synchronization
& Synthesis
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 4
ADC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 3
ADC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 2
ADC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 1
ADC
Interpolation
pFIR
Tuning
Device Management
Transmit Block 4
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 3
DAC Interpolation
pFIR
Tuning
Device M anagement
Transmit Block 2
DAC Interpolation
pFIR
Tuning
Device Management
Transmit Block 1
DAC
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Obs ervation 
Receiver
ADC
JE SD204B/C 
Serial Interface
SPI Port
SCLK
CSB
SDO
SDIO
SYNCIN
SERDES Out
SERDES In
SYNC OUT
CPIO1
GPIO2
GPIO3
GPIO#
Rx4
Rx3
Rx2
Rx1
Tx4
Tx3
Tx2
Tx1
ORx1
ORx2
ORx3
ORx4
REF Clock In
SYSRE F
Ext LO/Clock In
DPD Engine
Optional
Features

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           43 
• SYNCOUT are differential pins associated with the transmitter channels of the JESD204 interface.  If not 1 
used, do not connect.  Up to 4 pair may be supported. 2 
2.3.2.2.2 Power Amplifier (PA) Reference Design  3 
The Power Amplifier boosts the RF output to the level required for the base station class.  4 
a. Hardware Requirements 5 
The PA should have large enough gain to reduce the need for an additional driver.  This will reduce cost and 6 
PCB space. The output power should be at least 27dBm (30dBm for 500mW/port to compensate for the loss of 7 
switch and antenna filter). The ACLR should be greater than 47dBc according to the related 3GPP test mode. 8 
DPD is needed to reduce the power consumption. The P1 dB requirement is closely related to the DPD algorithm. 9 
Table 2-17: PA Requirements 10 
Frequency band Band41 Band78 Additional Information 
Gain >33dB >33dB  
P3dB >34dBm >34dBm 
>37dBm(500mW/port) 
ACLR>=47dBc with DPD@100MHz NR 
27dBm (30dBm for 500mW/port) 
Input return loss <-15dB <-15dB  
Output return loss <-15dB <-15dB  
Switching Speed <1us <1us  
HD2 >28dBc >28dBc CW 27dBM 
HD3 >30dBc >30dBc CW 27dBm 
 11 
  12 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           44 
 1 
• Interface Require  2 
The interface requirements of the transmit PA are listed in Table 2-18. 3 
 4 
Table 2-18: Interface requirements of the transmit PA 5 
Item Name Description 
Enable 
 
The enable input should be compatible with 1.8V logic and tolerate 3.3V as required.  A logic 
high enables the PA.  Logic low disables the device and places it in a minimum dissipation 
mode. 
RF Outputs 
 
RF outputs support 50 -ohm single ended to properly interface to a directional coupler, 
isolator, switch or antenna. 
RF Inputs RF inputs should support 50 ohm, single ended match to the transceiver output  or preamp. 
RF power detector Power detector (optional) 
 6 
• Power Dissipation: Dissipation while enabled should not exceed ~3W. 7 
 8 
b. Hardware Design 9 
RFin is the input to the PA, RFout is the output of the PA. Vcc and Vbias are the power inputs of the PA. PAEN is 10 
the control pin to disable or enable the PA. The input and output should match to 50 ohm as much as possible to 11 
reduce the reflection. V cc and Vbias need capacitors to reduce the DC power ripples and give a short route to 12 
reduce the RF energy leakage. Table 2-19 shows the details. 13 
  14 
Figure 2-19: PA Reference Design Diagram 15 
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design  16 
The purpose of the LNA is to boost the Rx signal to a level that can nominally interface directly to the transceiver.  This 17 
block will typically be a 2-stage amplifier with a 2nd stage bypass.  The frontend will also include a TR switch to shunt 18 
any Tx signal to a termination away from the amplifier.   19 
RFin RFout
RFEN
Vcc

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           45 
a. Hardware Requirements 1 
The requirements of the LNA are listed here. 2 
• Interface Requirements: The interface requirements of the transmit LNA are listed in Table 2-19. 3 
Table 2-19: One stage LNA Requirements 4 
Parameter Band 41 Band 78 Additional Information 
NF <1dB <1dB  
Gain >15dB >15dB  
P1dB >18dBm >18dBm  
Input return loss <-12dB <-12dB  
Output return loss <-15dB <-15dB  
Switching Speed <1us <1us  
IP3 >30dBm >30dBm 2 Tone CW -15dBm 
K >1 >1 up to f = 12.5 GHz 
Max input power >15dBm >15dBm  
 5 
• Device Configuration: Single or dual device. 6 
• Power Dissipation: Less than 500 mW for a dual when device is fully enabled in receive mode.   7 
• RF Specifications: For LNA unit, it should have larger enough gain to reduce extra driver amplifier for 8 
cost and PCB space. The NF figure of LNA should small enough to overcome the loss of switch and 9 
filter.  10 
Table 2-20: Two stage LNA Requirements 11 
Frequency band Band41 Band78 Additional Information 
NF <1 dB <1.5 dB  
Gain 
High gain >=32 dB 
Low gain >=16 dB 
High gain >=32 dB 
Low gain >=16 dB 
 
P1dB >18dBm >18dBm  
Input return loss <-12dB <-12dB  
Output return loss <-15dB <-15dB  

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           46 
Switching Speed <1us <1us  
IP3 >30dBm >30dBm 2 Tone CW -15dBm 
K >1 >1 up to f = 12.5 GHz 
Max input power >15dBm >15dBm  
 1 
b. Hardware Design 2 
The reference designs for one stage LNA and two-stage LNA are given. 3 
• One stage LNA 4 
RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA 5 
EN is the control pin to disable or enable the LNA. The input match to 50 ohm as much as possible to reduce 6 
the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. 7 
Compromise is needed between NF and return loss. Usually the return loss should be around -10dB or -12dB. 8 
Also should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs capacitors to 9 
reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 2-20 shows the 10 
details. 11 
  12 
Figure 2-20: One Stage LNA Diagram 13 
• Two stage LNA 14 
RFin is the input port of the LNA. RFout is the output of the LNA. Vcc is the power input of the LNA. LNA 15 
EN is the control pin to disable or enable the LNA. The input matches to 50 ohm as much as possible to reduce 16 
the reflection. But for output of the LNA, it is hard to get best Noise figure and the output return loss. 17 
Compromise is needed between NF and return loss. Usually the return loss should be around -10dB or -12dB. 18 
Also should be very careful to assure the stability of the LNA in a large bandwidth. Vcc needs capacitors to 19 
reduce the DC power ripples and give a short route to reduce the RF energy leakage. Figure 2-21 shows the 20 
details. 21 
RFin RFout
LNAEN
Vcc

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           47 
  1 
Figure 2-21: Two-Stage LNA Diagram 2 
2.3.2.2.4 RF Switch Reference Design  3 
For TDD use, the TX and RX links work spiritedly by time duplex. The switch is used to change the RF link according 4 
to the TDD duplex. In the TDD TX mode, the switch is switched to connect PA and antenna. In TDD RX mode, the 5 
switch is switched to LNA and antenna. 6 
a. Hardware Requirements 7 
The requirements of the RF switch are listed here. 8 
• Interface Requirements 9 
The interface requirements of the switch are listed in Table 2-21. 10 
Table 2-21: Interface requirements of the RF switch 11 
Item Name Description 
Control  Control the switch working mode  
RF COM The port connected to the antenna 
RF inputs should support 50 ohm, single ended to match the antenna. 
RF Outputs The port connected to the LNA. 
RF inputs should support 50 ohm, single ended to match the LNA. 
RF Inputs The port connected to the PA. 
RF inputs should support 50 ohm, single ended to match the PA output. 
 12 
• RF Specifications 13 
For switch, it should have larger P1dB to not degrade the ACLR or damage the switch itself. The output 14 
power should be at least 26dBm (29dBm for 500mW/port) count on the loss of antenna filter so it must 15 
have low loss. Also the isolation needs to be high to protect the LNA. Higher HD2 and HD3 are needed to 16 
reduce the out of band emissions. 17 
RFin
LNAEN
Vcc
RFout
Vcc
LNAbypass

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           48 
Table 2-22: RF Switch Requirements 1 
Frequency band Band 41 Band 78 Additional Information 
Loss <0.8dB <0.8dB  
P1dB >36dBm >36dBm 
>39dBm(500mW/port) 
 
Input return loss <-15dB <-15dB  
Output return loss <-15dB <-15dB  
Switching Speed <1us <1us  
Isolation >30dB >30dB  
HD2 >70dBc >70dBc CW 27dBm 
HD3 >70dBc >70dBc CW 27dBm 
 2 
b. Hardware Design 3 
RF Com is the input port of the switch, also can be the output of the switch. RF in is the input of the switch. RF 4 
out is the output of the switch. Control 1 and control 2 are the control pin to switch the RFin to RF Com or from 5 
RF Com to RF out. Figure 2-22 shows the details. 6 
  7 
Figure 2-22: RF Switch Reference Design Diagram 8 
2.3.2.2.5 Antenna Reference Design 9 
The antenna is used to radiate the TX power to the air and receive the RX power from the air. For the indoor Picocell 10 
scenario, the isotropic antenna is the first choice.  11 
a. Hardware Requirements 12 
The following table shows the antenna requirement for the O-RU7-2. 13 
Control1
Control2
RFin
RFout
RF com

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           49 
 1 
Table 2-23: Antenna Requirements 2 
Frequency band  Band 41 Band 78 
VSWR ≤1.8 ≤1.8 
Power capacity ≥1 W ≥2 W 
Gain ≥2 dBi ≥2.5 dBi 
Beam width on 
vertical direction  
≥35° ≥35° 
pattern roundness on 
horizontal direction 
±3 dB ±3 dB 
 3 
b. Hardware Design 4 
One possible choice of the isotropic antenna is the whip antenna. Following figure shows a design of one kind 5 
of whip antenna. 6 
  7 
Figure 2-23: Whip Antenna 8 
2.3.3 O-RU7-2 Hardware Components for SDR based Design 9 
General block diagrams for 2T2R and 4T4R O-RU7-2 examples for FPGA based design are shown in 2.3.2. The block 10 
diagrams for SDR-based design are very similar to those and are shown below. 11 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           50 
 1 
Figure 2-24: 2T2R General Block Diagram for SDR based design 2 
 3 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           51 
 1 
Figure 2-25: 4T4R General Block Diagram for SDR based design 2 
 3 
2.3.3.1 Digital Processing Unit 4 
The digital processing unit of O-RU7-2 is mainly for performing tasks related to FH interface, lower L1, RF interface, 5 
and OAM. 6 
i. SDR Solution Design 7 
The Software Defined Radio SOC unit of O-RU7-2 is mainly responsible for FH interface, Low PHY, RF I/Q 8 
interface, and management functions.  9 
a. SDR SoC requirement:  10 
The following items are required for the O-RU7-2: 11 
• Interface requirement: One lane of bi-directional 10 Gbps SerDes for FH Split 7.2, 4-Port ADC/DAC IQ 12 
pairs for 4T4R and 2-port ADC/DAC IQ pairs for 2T2R. 13 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           52 
• Resource Requirement: Built-in DSP, RTOS and processors to implement 2T2R and 4T4R ORU 7.2 Low 1 
PHY features. 2 
b. SDR SoC Design:  3 
 4 
Figure 2-26: SDR SoC Design 5 
  6 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           53 
 1 
2.3.3.2 RF Processing Unit 2 
The RF processing unit of O-RU7-2 performs functionalities of local oscillator, down converter, up converter etc.  3 
2.3.3.2.1 Transceiver RFIC Reference Design  4 
 5 
Figure 2-27: Transceiver RFIC Reference Design 6 
The key features of the transceiver RFIC are as follows: 7 
• Tri-Band 2x2 5G NR sub-6 GHz RF transceiver 8 
• Flexible analog baseband filter - 50 MHz - 400 MHz modulation in TX mode  9 
• Flexible analog baseband filter - 20 MHz - 200 MHz modulation in RX mode 10 
• Observation path for DPD support 11 
• Analog differential I/Q interface to baseband 12 
• Programmable RFIC control, configuration and calibration  13 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           54 
The key receiver features are as follows: 1 
• Direct conversion, low noise and high dynamic range receive chains 2 
• High speed AGC interface (Rx gain control) to baseband  3 
The key transmitter feature is as follows: 4 
• Direct conversion with adjustable gain on the transmission chains  5 
It includes an auxiliary ADC that supports: 6 
• Calibration of internal circuits  7 
• External voltage and temperature measurements  8 
• External PA Power Envelope Measurements  9 
The RFIC includes: 10 
• Interfaces for configuration and bi-directional data with baseband IC 11 
2.3.3.2.2 Power Amplifier (PA) Reference Design  12 
The Power Amplifier boosts the RF output to the level required for the base station class.  13 
a. Hardware Requirements 14 
The PA is the final stage that amplifies the downlink RF signal. Considering the requirement of the conducted 15 
output power of 24 dBm at the antenna connector and the maximum 3 dB insertion loss between the PA and the 16 
antenna, including the directional coupler, the circulator, and the band -pass filter, the PA output power should 17 
be at least 27 dBm (same output power as in 2.3.2.2.2). The ACLR should be less than -35 dBc (before applying 18 
the DPD) to ease the hardware processing requirements of the DPD algorithm and still be able to meet the 3GPP 19 
TS38.104 ACLR requirements (clause 6.6.3). To support TDD mode, the PA should be capable of swiftly turning 20 
ON and OFF. The switching time should be less than 1 usec.  21 
Table 2-24: PA Requirements 22 
Parameter Specification Additional Information 
Gain >32dB  
Linear Output Power 
(P1 dB) 
>27dBm ACLR<-35dBc 
Input VSWR <2  
HD2 >50dBc CW 27dBm 
HD3 >50dBc CW 27dBm 
 23 
• Interface Requirements 24 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           55 
The interface requirements of the transmit PA are listed in Table 2-25. 1 
Table 2-25: Interface requirements of the transmit PA 2 
Item Name Description 
Enable 
 
The enable input should be compatible with 1.8V logic and tolerate 3.3V as required.  A logic 
high enables the PA.  A logic low disables the PA and places it in a minimum dissipation 
mode. 
RF Outputs 
 
RF outputs support 50 -ohm single ended to properly interface to a directional coupler, 
isolator, switch or antenna. 
RF Inputs RF inputs should support 50-ohm, single ended match to the transceiver output or preamp. 
RF power detector Power detector outputs a DC level according to the RF power  and then t he DC level is 
converted to a binary value by an ADC. The RF power can be normalized to compensate  for 
the power deviation caused by temperature deviation. 
 3 
• Power Dissipation: Dissipation while enabled should not exceed ~3.6W. 4 
b. Hardware Design 5 
Input is the RF input and output is the RF output of the PA. Vcc is the power supply of PA and the internal bias 6 
circuits. Enable is the control pin to enable or disable the PA. Pdet is the power detector output connected to 7 
ADC input. Ensure that the RF input and output ports see 50 ohms terminations for best PA performance. Bulk 8 
capacitors should be used to reduce the ripples of Vcc and decoupling capacitors to decouple the RF energy to 9 
ground plane. Ensure the grounding is good enough. Otherwise, the PA is subject to oscillation s. Figure 2-28 10 
shows the details. 11 
 12 
Figure 2-28: PA Reference Design 13 
2.3.3.2.3 Directional Coupler 14 
a. Hardware Requirements 15 
O-RU needs to comply with 3GPP TS38.104 ACLR requirements (clause 6.6.3). Directional Coupler is a 16 
necessary component to implement the DPD feedback path. With the directional coupler, the TX RF signal is 17 
coupled back to the RX port for DPD calculation. Its input pin is connected to the output pin of PA, and the 18 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           56 
coupled pin is connected to the RX with a 50 ohms attenuator. The isolated pin is terminated with a 50 Ω 1 
resistor. Minimum 18 dB directivity is required to reject the self-interference due to limited antenna isolation. 2 
Table 2-26: Directional Coupler Requirements 3 
Parameter Specification Unit 
Coupling 20 +/-1.5 dB 
Maximum Operating Band Insertion Loss 0.1 dB 
Minimum Operating Band Return Loss 18 dB 
Minimum Directivity 18 dB 
Minimum Average Input Power 10 W 
Operating Temperature -55 ~ 140 °C 
b. Hardware Design 4 
The Input of the directional coupler is connected to the output of the PA. The Direct port is connected to port -1 5 
of the circulator. The Coupled port is connected to the common port of the RF switch. The Isolated port is 6 
terminated by a 50 ohms resistor. Make sure all the RF ports see 50 ohms terminations for best directivity 7 
performance. 8 
 9 
Figure 2-29: Directional Coupler 10 
 11 
 12 
 13 
Table 2-27: Directional Coupler Pin Connectivity 14 
Pin 1 Pin 2 Pin 3 Pin 4 
Input Direct Isolated Coupled 
Pin 1 
 Pin 2 
Pin 3 
Pin 4 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           57 
 1 
2.3.3.2.4 Circulator 2 
a. Hardware Requirements 3 
The circulator is used to increase the isolation among antennas. Using the circulator, the DPD feedback path’s 4 
signal-to-noise ratio can be improved by up to 18 dB, which eases the burden on the DPD algorithm. Two 5 
types: clockwise and counter-clockwise, are available depending on the trace routing. Minimum 18 dB 6 
isolation is required to reject the self-interference due to limited antenna isolation. 7 
Table 2-28: Circulator Requirements 8 
Parameter Value Additional Information 
Insertion Loss <0.2dB  
Isolation >20dB  
Return loss <-20dB  
Average Power >1Watt  
Peak Power >10Watts  
IMD3 <-65dBc 2x10W, 1MHz Spacing 
2nd Harmonic <-50dBc  
3rd Harmonic <-60dBc  
 9 
b. Hardware Design 10 
Port-1 of the circulator is connected to the output of the directional coupler. Port -2 is connected to the BPF. 11 
Port-3 is connected to the common port of the RF switch. Make sure all the RF ports see 50 ohms terminations 12 
for best isolation performance. The RF switch should be switched to the port of 50 ohms termination during 13 
TX period.  14 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           58 
 1 
Figure 2-30: Circulator 2 
 3 
2.3.3.2.5 Band Pass Filter  4 
a. Hardware Requirements 5 
The BPF placed between the circulator and the antenna rejects the spurs and the harmonics in the TX path and 6 
suppresses the unwanted blockers in the RX path. Low insertion loss is required to meet TX output power and 7 
RX sensitivity requirements. High rejection at the band-edge is required to suppress the Out-of-Band blocking 8 
signal specified in 3GPP TS 38.104 clause 7.5. 9 
The BPF placed between the LNA output and RFIC input is optional and can be added if further suppression at 10 
the band-edge is required. 11 
High peak power handling is required to withstand the high peak-to-average ratio of OFDM signal. 12 
Table 2-29: Band Pass Filter Requirements 13 
Parameter @ 25° C @ -40° C ~ 
105° C 
Unit 
Maximum Passband Insertion Loss in 20 MHz BW 1.5 2.0 dB 
Maximum Passband Ripple 1.0 1.2 dB 
Minimum Passband Input/Output Return Loss 12 dB 
Minimum 
Attenuation 
1 MHz to (fUL_low - ΔfOOB) MHz 
(fUL_high + ΔfOOB) MHz to (2*fUL_low) MHz 
(2*fUL_low) MHz to (2*fUL_high) MHz 
 (3*fUL_low) MHz to (3*fUL_high) MHz 
18 
18 
30 
20 
dB 
Average Input Power 8 W 
Peak Input Power 80 W 
Operating Temperature -40 ~ 105 °C 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           59 
Note 1: ΔfOOB is the maximum offset of the out-of-band boundary from the uplink operating band edge   1 
Note 2: ΔfOOB= 20 MHz if (fUL_high  - fUL_low ) MHz is no larger than 200 MHz; ΔfOOB= 60 MHz if (fUL_high  - fUL_low ) 2 
MHz is larger than 200 MHz 3 
b. Hardware Design 4 
Input and Output are the RF ports of the BPF. Make sure the RF input and output ports see 50 ohms 5 
terminations for best BPF performance.  6 
 7 
Figure 2-31: Band Pass Filter 8 
2.3.3.2.6 Low Noise Amplifier (LNA) Reference Design  9 
The LNA is required at the RX path prior to the RF transceiver. It not only boosts the RX signal but also reduces the 10 
cascaded noise figure for best RX sensitivity. Since the BPF may not reject the interference over the air, the LNA must 11 
have enough OIP3 to tolerate the interference to mitigate the de-sensitization. Another benefit of higher OIP3 is higher 12 
maximum input power of the wanted signal.  13 
a. Hardware Requirements 14 
The requirements of the LNA are listed here. 15 
• Interface Requirements: The interface requirements of the transmit LNA are listed in Table 2-30. 16 
Table 2-30: LNA Requirements 17 
Parameter Value Additional Information 
NF <1dB  
Gain >20dB  
OP1dB >17dBm  
Input return loss <-10dB  
Output return loss <-10dB  
Switching Speed <1us  
OIP3 >27dBm 2 Tone CW -20dBm 
K >1 up to f = 12.5 GHz 
 18 
• Power Dissipation: Less than 330 mW when device is fully enabled in receive mode.   19 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           60 
b. Hardware Design 1 
Input is the RF input of the LNA and output is the RF output of the LNA. Vcc is the power supply of the LNA 2 
and the internal bias circuits. Enable is the control pin to enable or disable the LNA. Make sure the RF input 3 
and output ports see 50 ohms terminations for best LNA performance. Bulk capacitors should be used to 4 
reduce the ripples of Vcc and decoupling capacitors to decouple the RF energy to ground plane. Minimize the 5 
insertion loss from the antenna port to the RF input of the LNA as much as possible to reduce the cascaded 6 
noise figure. Ensure the grounding is good enough. Otherwise, the LNA is subject to oscillations . Figure 2-32 7 
shows the details. 8 
 9 
Figure 2-32: LNA 10 
2.3.3.2.7 RF Switch Reference Design  11 
The RF switch is used to change the RF path from a common port. The insertion loss at the through path should be as 12 
small as possible, while the insertion loss at the blocked path should be as large as possible. The first use case is to 13 
switch TX and RX path from the antenna port. The second use case is to switch the TX feedback and RX from the RX 14 
input of RF transceiver. In the first use case, the common port of the RF switch is connected to port -3 as shown in 15 
Figure 2-30. During TX duration, the RF switch is switched to the port of 50 ohms termination. 16 
a. Hardware Requirements 17 
The requirements of the RF switch are listed here. 18 
• Interface Requirements: 19 
The interface requirements of the switch are listed in Table 2-31 and Table 2-32. 20 
Table 2-31: Interface requirements of the RF switch for use case 1 21 
Item Name Description 
Control  Control the switch working mode  
RF COM The port connected to port-3 of the circulator. 
RF inputs should support 50 ohm, single ended to match the circulator. 
RF 1 The port connected to the LNA. 
RF inputs should support 50 ohm, single ended to match the LNA. 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           61 
RF 2 The port connected to the 50 ohms termination. 
RF inputs should support 50 ohm, single ended to match the 50 ohms termination. 
Table 2-32: Interface requirements of the RF switch for use case 2 1 
Item Name Description 
Control  Control the switch working mode  
RF COM The port connected to RX input of RF transceiver. 
RF inputs should support 50 ohm, single ended to match the RF transceiver. 
RF port 1 The port connected to the coupling port of the directional coupler. 
RF inputs should support 50 ohm, single ended to match the directional coupler. 
RF port 2 The port connected to the LNA output. 
RF input should support 50 ohm, single ended to match the LNA output. 
 2 
• RF Specifications 3 
The switch should have larger P1dB to not degrade the ACLR or damage the switch itself. The output power 4 
should be at least 27dBm (30dBm for 500mW/port) considering the loss of antenna filter, and it must have low 5 
loss. Also, the isolation needs to be high to protect the LNA. Higher HD2 and HD3 are needed to reduce the 6 
out-of-band emissions. 7 
Table 2-33: RF Switch Requirements 8 
Parameter Value Additional Information 
Loss <0.5dB  
P0.1dB >30dBm  
Input return loss <-15dB  
Output return loss <-15dB  
Switching Speed <0.5us  
Isolation >30dB  
HD2 >70dBc CW 27dBm 
HD3 >70dBc CW 27dBm 
 9 
 10 
 11 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           62 
b. Hardware Design 1 
RFcom is the common port of the RF switch which is switched to RF1 or RF2 by CTRL pin. Vcc is the power 2 
supply of the transistor and control logic. DC blocks are required at each RF port if non -zero DC exits.  3 
Decoupling capacitors are added at Vcc to decouple the RF energy to ground plane. Figure 2-33 shows the details. 4 
 5 
 6 
 7 
 8 
Figure 2-33: SPDT RF Switch Reference Design 9 
2.3.3.2.8 Antenna Reference Design 10 
The Antenna reference design is similar to the one described in 2.3.2.2.5. 11 
2.3.4 Synchronization and Timing 12 
The purpose of the Clocking device is to accept the network reference clock, typically 1 PPS, and generate a jitter free 13 
reference clock(s) for other devices in the system including the RF transceiver and digital block.  The clock is typically 14 
part of an IEEE 1588 implementation either controlled by an external stack or implemented in the clock device itself 15 
which could be part of the baseband implementation. 16 
a. Hardware Requirements 17 
Hardware requirements are: 18 
• Interface Requirements: The interface requirements of the transmit Clocking are listed below. 19 
 20 
Table 2-34: Interface requirements of the clocking 21 
Item Name Description 
Reference Clock 
Input 
 
The clock device should receive a network reference clock from the FPGA/ASIC.  This 
typically could be a 1pps, 10 MHz or other standard reference as determined by the 
specific implementation.  More than one input is allowed that may be selected between 
when the reliability of one reference is compromised.  Standard differential clocking 
should be used to preserve signal integrity. 
Control 
 
Control of the transceiver is by way of 3 or 4 wire SPI or IIC functioning as a slave.  
Support for 1.8V control is required and tolerance of 3.3V is preferred. Typically, the 
clock devices will be part of an IEEE1588v2 protocol loop controlled by way of t his 
control interface or other GPIO lines as required by the hardware implementation.  
Clock Outputs 
 
One or more clock outputs are required to drive the digital device and transceiver clock 
inputs.  Each output should be independently programmable in frequency to suit the 
application.  The outputs should nominally be differential to preserve clocking edge  and to 
maximize tolerance of high common mode signals. 
RF Inputs RF inputs should support 50 ohm or 100 ohms, single ended or differential signalling to 
match the transceiver output. 
Vcc 
RF1 
RF2 
RFcom 
CTRL 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           63 
 1 
• Power Dissipation: Total dissipation should be about less than 2W. 2 
• RF Specifications: Clocking RF requirements are given in the following table.  3 
Table 2-35: Clocking RF requirements 4 
Absolution Phase Noise, Dual Loop 
Mode - LVDS OUTPUT  
Typical Additional Information 
fOUT = 122.88 MHz  Example is using an external 122.88 MHz 
VCXO; reference = 122.88 MHz; channel 
divider = 10 or 1; PLL2 loop bandwidth 
(LBW) = 450 kHz. 
10 Hz Offset −86 dBc/Hz  
100 Hz Offset −106 dBc/Hz  
1 kHz Offset −126 dBc/Hz  
10 kHz Offset −135 dBc/Hz  
100 kHz Offset −139 dBc/Hz  
800 kHz Offset −147 dBc/Hz  
1 MHz Offset −148 dBc/Hz  
10 MHz Offset −157 dBc/Hz  
40 MHz Offset −158 dBc/Hz  
Absolute Phase Noise, Single 
Loop Mode – LVDS OUTPUT Typical 
 
LVDS OUTPUT    
fOUT = 122.88 MHz  Example is using an external 122.88 MHz 
reference; reference = 122.88 MHz; channel 
divider = 10; PLL2 LBW = 450 kHz. 
10 Hz Offset −111 dBc/Hz  
100 Hz Offset −113 dBc/Hz  
1 kHz Offset −123 dBc/Hz  
10 kHz Offset −135 dBc/Hz  
100 kHz Offset −140 dBc/Hz  
800 kHz Offset −147 dBc/Hz  
1 MHz Offset −148 dBc/Hz  
10 MHz Offset −157 dBc/Hz  
40 MHz Offset −157 dBc/Hz  

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           64 
CLOCK OUTPUT ADDITIVE 
TIME JITTER (BUFFER 
MODE) 
Typical 
Example is using an external 122.88 MHz 
source driving VCXO inputs (distribution 
section only, does not include PLL and 
VCO) 
fOUT = 122.88 MHz 79 fS Integrated BW = 200 kHz to 5 MHz 
 101 fS Integrated BW = 200 kHz to 10 MHz 
 140 fS Integrated BW = 12 kHz to 20 MHz 
 187 fS Integrated BW = 10 kHz to 40 MHz 
 189 fS Integrated BW = 1 kHz to 40 MHz 
 176 fS Integrated BW = 1 MHz to 40 MHz 
 1 
 2 
b. Hardware Design 3 
For the clocking function, it is usually performed by a synchronization IC which may include one or more PLLs. 4 
And it also can supply numbers of output port to support different frequency clocking.   5 
 6 
Figure 2-34: PLL Reference Design Diagram 7 
REFA and REFB are differential reference clock inputs from the source to be cleaned up and used as the system 8 
reference.  REF_SEL is the control pin used to select between REFA and REFB signals.  LF1 is PLL1 external 9 
loop filter. VCXO_VT is the VCXO control voltage.  This pin is connected to the voltage control pin of the 10 
external VCXO. VCXO_IN are differential signals from the external VCXO.  These typically can be configured 11 
for single ended operation as well.  LF2_CAP is the external loop filter capacitor for loop 2.  This cap is 12 
connected between this pin and LDO_VCO pin. LDO_VCO is the on-chip LDO regular decoupling for the VCO.   13 
RESET (bar) is an active low pin to reset the internal logic to their default states. CS (bar) is an active low chip 14 
select for serial control. SCLK/SCL is a serial control port clock for both SPI and I2C.  SDIO/SDA is a 15 
VCX
O
REFA
REFB
REF_SEL
10-bit
Divider
Switch-
over 
control
Loop 
filter
Charge 
Pump
P
F
D
PLL 1
Lock
Det
10-bit 
Divider
10-bit 
Divider
Charge 
Pump VCO
5-bit 
Divider Divider
÷3, ÷4, ÷5
PLL 2
Loop 
filterPFD
8-bit
Divider
SYNC
x2
SCLK
SDO
SDIO
RESET
CS
LF2_EXT_CAP LDO_VCO
Control 
Interface
(SPI & I2C)Status 
Monitor
Lock 
Detect/
Serial Port 
Address
Status_0,1
/SP0,1
Lock
Detect
SPI_SYS_REF
Request
SYSREF 
REQUEST (CMOS)
SYS_REF 
Generation
Trigger
D Q D Q
D Q
OUT0
OUT1
OUT2 to OUT 11
OUT12
OUT13
8-bit Divider 
w/ Coarse 
Delay
SYNC
Fine 
delayD Q
8-bit Divider 
w/ Coarse 
Delay
SYNC
Fine 
delayD Q
8-bit Divider 
w/ Coarse 
Delay
SYNC
Fine 
delayD Q
8-bit Divider 
w/ Coarse 
Delay
SYNC
Fine 
delayD Q
SYSREF 
...
...
...
LF1 VCXO VT VCXO VCXO

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           65 
bidirectional serial data pin for both SPI and I2C. SDO is the serial data out pin for 4-wire mode. OUT0 through 1 
OUT13 are differential programmable output clock signals.  These are the primary outputs of this device and 2 
provide high performance clock signals to the transceiver, baseband device and other key elements.  This device 3 
is also responsible for providing SYSREF to various devices in the system if required.  It may also use an external 4 
SYSREF as a source that may be retimed for local timing if necessary. STATUS0/SP0 is a lock detect and other 5 
status signal. STATIS1/SP1 is a lock detect and other status signal. SYSREF_IN is an external SYSREF input 6 
clock is a differential input representing the JESD204 synchronization from the external source.  7 
 8 
2.3.5 External Interface Ports 9 
a. Hardware Requirements 10 
The following table shows the external ports or slots provided by O-RU7-2. 11 
Table 2-36: External Port List 12 
Port Name Feature Description 
Fronthaul interface One 10Gbps SFP+ transceiver interface 
Or one RJ45 Ethernet interface 
Debug interface RJ45 for debug usage 
Power interface Two-pin male plug for power cable 
 13 
b. Hardware Design 14 
• SFP+ case and connector: The SFP+ case and connector are standardized component on the market; 15 
following figure describe the form factor of one SFP case which is integrated with connector. 16 
 17 
• RJ45 Ethernet interface: The RJ45 Ethernet interface is a standardized component on the market; following 18 
figure describes the form factor of one RJ45 interface. 19 
Figure 2-35: SFP+ case and connector 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           66 
 1 
Figure 2-36: RJ45 interface 2 
2.3.6 Mechanical 3 
The shell of O-RU7-2 is shown in the following figure. The O-RU7-2 should be quiet, so it depends on the natural heat 4 
dissipation method. Usually the bottom of the shell is built by metal. All hot components should make their surfaces 5 
contact to metal shell through thermal pad. 6 
 7 
Figure 2-37: O-RU7-2 Shell Mechanical Diagram 8 
 9 
.  10 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           67 
2.3.7 Power Unit 1 
For Picocell, for the power solution of the O-RU7-2 can be over Ethernet cable (cat5E, cat6A) by POE (POE+, POE++) 2 
or directly power cable with fibre. And for the board power solution, LDO and DCDC can be used.  3 
a. Hardware Requirements 4 
For PA unit, it should have larger enough gain to reduce extra driver amplifier for cost and PCB space. The 5 
output power should be at least 27dBm count on the loss of switch and antenna filter. The ACLR should larger 6 
than 47dBc according to the related 3GPP test mode. To reduce the power consumption, DPD is needed. And 7 
the P1 dB requirement is closely related to the DPD algorithm. 8 
 9 
 10 
Table 2-37: power unite requirement for 2T2R and 4T4R O-RU7-2 11 
Module 
 
Power consumption 
  2T2R  4T4R  Unit 
FPGA 9 11 W  
Transceiver 5.74 11.48 W  
PLL 1.78 1.78 W  
PA 5 10 W 0.75 TDD ratio 
LAN 0.15 0.3 W 0.25 TDD ratio 
Ethernet PHY 1 1 W  
DDR 0.9 0.9 W  
Flash 0.1 0.1 W  
others 1.65 1.65 W  
component total power consumption 25.3 38 W  
O-RU7-2 power consumption 29.7 45 W on board power efficiency 0.85 
 12 
Table 2-38: Power unit function 13 
Function Priority  
Enable/Disable Mandatory  
Power good Optional  
Input voltage Mandatory 48V 
Output voltage Mandatory 0.85V 1.2V 1.3V 1.5V 1.8V 
2.5V 3.3V 5V 12V etc. 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           68 
 1 
b. Hardware Design 2 
The block diagram of POE reference design is shown in Figure 2-28. Data Pair and Spare Pair are the POE 3 
connections on the data transformers used to source the power over Ethernet.  V AUX is a local backup power 4 
source if desired.  Isolated Output is the isolated raw output from the PoE sub -circuit. 5 
 6 
 7 
Figure 2-38: PoE Reference Design Diagram 8 
2.3.8 Thermal 9 
O-RU7-2 will use passive cooling. 10 
2.3.9 Environmental and Regulations 11 
The O-RU7-2 hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B compliant. 12 
Table 2-39 lists the environmental related features and parameters.   13 
Table 2-39: Environmental Features 14 
Item Name Description 
Operating Temperature -5° C to +55° C 
Non-operating Temperature -40° C to 70° C 
Operating Relative Humidity 8% to 90% (non-condensing) 
Non-operating Relative Humidity 5% to 95% (non-condensing) 
 15 
V 
IN 
Isolated  
Power  
Supply 
Run 
~ 
     
+ 
~ 
     
- 
~ 
     
+ 
~ 
     
- 
VPORT          HSGATE                             HSSRC  
AUX                                                            PWRGD 
Power over Ethernet 
Controller 
GND 
C 
PORT 
3 
. 
3 
k 
47 
nF 
V 
PORT 
C 
PD 
0 
. 
1 
uF 
V 
AUX 
  
( 
9 
V to  
60 
V 
) 
DATA  
PAIR 
SPARE 
PAIR 
Isolated  
Output 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           69 
 1 
2.4 FHM7-2 Hardware Reference Design  2 
The FHM7-2 is used to bridge the connation between O-DU7-2 and O-RU7-2. It needs to power the O-RU7-2 and 3 
reduces the front haul bandwidth.  4 
2.4.1 FHM7-2 High-Level Functional Block Diagram 5 
Figure 2-39 shows the FHM7-2 block diagram for this reference design.  Following sections below describe the 6 
functionality, interface and performance for each respective block of the Digital Processing Unit.  As device integration 7 
is an ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or 8 
entire functionalities may be absorbed into other blocks.  The sections below describe the functional blocks independent 9 
of which physical device they may reside in. 10 
 11 
 12 
Figure 2-39: FHM7-2 General Block Diagram 13 
FPGA+ARM
DDR
Flash
CLK
10G
SFP+.1
10G
SFP+.8
25G
SFP+
25G
SFP+
Power
FAN48V
220V 
AC
…
RS232
RJ45
Serdes Serdes
Uplink Cascade
Power 
interface1
Power 
interface8…

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           70 
2.4.2 FHM7-2 Hardware Components 1 
2.4.2.1 Digital Processing Unit 2 
The FHM7-2 need a lot of high-speed interfaces. And for the shared cell application, the uplink needs combining 3 
function. 4 
i. FPGA Solution Design 1 5 
In this section, the requirement and reference design based on FPGA are described. 6 
a. FPGA Requirement 7 
The requirements are as follows: 8 
• Interface requirements are shown in Table 2-40. 9 
Table 2-40:  Interface requirements of the FPGA 10 
Serdes lane 
At least 8 lanes of bi-direction10Gb Serdes 
At least 2 lanes of bi-direction25Gb Serdes 
 11 
b. FPGA Design 12 
This unit handles multiple high-speed interfaces and digital signal processing. The main chipset is based on FPGA 13 
with ARM multi-core processor while FPGA is responsible for high speed data processing and ARM cores are 14 
mainly for configuration and management.  15 
The FPGA function is shown below: 16 
For the uplink processing, the eCPRI interface module is used to receive eCPRI link form O-RU7-2 and generate the 17 
reference frequency and time slot for time and frequency synchronization. Then the eCPRI de -frame module gets 18 
the uplink IQ bit stream of the time domain the carrier from O-RU7-2. If the uplink IQ stream is compressed, then it 19 
needs the de-compression module to translate them into original bit width.  20 
After that all the O-RU7-2 uplink IQ streams are combined and the precondition for the combined function is that 21 
each stream from different O-RU7-2 is aligned in time domain. 22 
Then the time domain IQ date goes to the Low PHY function module to change to frequency domain IQ samples 23 
by FFT. Other functions are not specified in detail here. 24 
If the FHM7-2 can support two separate cells, then the two cell uplink signal should be aggregated or interleaved 25 
together. Then capture the IQ streams in the eCPRI frame and transmitted by eCPRI interface to the O -DU7-2. 26 
For the downlink processing, the procedure is much the same with uplink but with an inverse sequence. The 27 
difference is that the downlink signal is duplicated with 8 copies and sends to different O -RU7-2. 28 
There is also an eCPRI OAM module; actually this module will work with the processor (Arm) to accommodate 29 
the OAM of different O-RU7-2 and the FHM7-2 itself. 30 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           71 
 1 
Figure 2-40: FHM7-2 Digital Processing Block Diagram 2 
The resources needed for the FPGA are listed below: 3 
Table 2-41: FPGA Resource usage for FHM7-2 4 
Device FF LUT URAM BRAM DSP 
IQ MUX 1000 1000 0 0 0 
Cascade 2000 2000 0 0 0 
IQ combine 2000 2000 0 32 0 
eCPRI deframe*9 63000 63000 0 180 0 
eCPRI frame*9 63000 63000 0 180 0 
Fronthaul (eCPRI)x10 100000 80000 0 10 0 
compress*1 3000 3000 0 24 32 
de_compress*8 24000 24000 0 192 208 
ethernet_cm 3000 3000 0 15 0 
Other 20000 15000 0 200 0 
 5 
 6 
eCPRI
 interface
eCPRI
 interface
eCPRI
 interface
De- 
compress
De- 
compress
De- 
compress
Buffer
Buffer
Buffer
I/Q 
combiniti
on
eCPRI 
frame
eCPRI 
interface
eCPRI
 de-frame
eCPRI
 de-frame
eCPRI
 de-frame
eCPRI
 interface
eCPRI
 interface
eCPRI
 interface
I/Q muxeCPRI 
interface
Buffer
Buffer
Buffer
Compress
ion
eCPRI de-
frame
Other cell 
aggregati
on
Other cell 
aggregati
on
eCPRI
frame
eCPRI
frame
eCPRI
frame
Ethernet 
OAM
Other cell
FHGW 7-2-7-2

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           72 
2.4.3 Synchronization and Timing 1 
In this section we describe the internal and external timing and synchronization that are managed by this 2 
entity. 3 
a. Hardware Requirements 4 
• CLK requirement 5 
The FHM7-2 may support some kinds of synchronization method: 6 
1) IEEE 1588/SyncE 7 
2) Support GPS/GLONASS/GALILEO/BEIDOU 8 
So the PLL must support 1pps or eCPRI CDR as the reference frequency.  9 
Table 2-42: Requirements of the PLL device 10 
Device Description 
1PPS Supported 
Synchronizer 
number 
at least 1 
Output 
channel 
At least 5 
VCO 
integrated 
Supported 
 11 
b. Hardware Design 12 
This unit is to recover the clock from external source and generate the synchronized clock to other devices. Upon 13 
scenarios, there will be external sync source via eCPRI. 14 
 15 
Figure 2-41: CLK reference design for FHM7-2 16 
For the general FPGA device, each bank may have 4 Serdes channels. It is better to have separated CLK to each 17 
bank. So two CLK of 156.25 MHz are needed for the FHM7-2, which is used for the 8 10G Serdes interfaces with 18 
O-RU7-2. One 390.625MHz is used for 2 25G Serdes interface with O-DU7-2 or cascaded FHM7-2. One 125MHz 19 
is used for FPGA system. One 250MHz CLK for DDR device function.  One 390.625MHz is used for 25G eCPRI 20 
CLK
Reference clock from FPGA
390.625MHz
390.625MHz
156.25MHz
156.25MHz
125MHz
250MHz
To FPGA 25G Serdes
To FPGA 10 Serdes0
To FPGA 10G Serdes1
For FPGA sys
For DDR function

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           73 
interface between O-DU7-2 and FHM7-2. The input of the CLK module comes from FPGA CDR function which 1 
gets reference CLK from the eCPRI line rate. Usually, one PLL device which is integrated with VCO is needed.  2 
2.4.4 External Interface Ports 3 
List and provide description of all external interfaces.  4 
a. Hardware Requirements 5 
The following table shows the external ports or slots provided by FHM7-2. 6 
Table 2-43: External Port List 7 
Port Name Feature Description 
Fronthaul interface Eight 10Gbps SFP+ transceiver interfaces 
Two 25Gbps SFP+ transceiver interfaces 
Debug interface RJ45 for debug usage 
Power interface PLUG AC FEMALE for power cable 
 8 
b. Hardware Design 9 
• SFP+ case and connector 10 
The SFP+ case and connector are standardized components on the market; following figure describes the 11 
form factor of one SFP case which is integrated with connector. 12 
 13 
 14 
Figure 2-42: SFP+ case and connector 15 
• RJ45 Ethernet interface 16 
The RJ45 Ethernet interface is a standardized component on the market; following figure describes the form 17 
factor of one RJ45 interface. 18 
 19 
 20 
 21 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           74 
 1 
Figure 2-43: RJ45 interface 2 
• Power interface 3 
The 220V AC power connector is a standardized component on the market; following figure describes the 4 
form factor of one 220V AC power connector. 5 
 6 
 7 
Figure 2-44: AC power interface 8 
2.4.5 Mechanical 9 
The 1U rack mount chassis can contain the layout of the power unit and processing unit. The shell of FHM7-2 is shown 10 
in the following figure. The power consumption of FHM7-2 is huge, so it may need a fan to accelerate the heat 11 
dissipation.  12 
Figure 2-45:  Shell Mechanical Diagram 13 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           75 
2.4.6 Power 1 
At minimum, fully describe the power consumptions for this white box.  Include all AC/DC input or outputs 2 
and their ratings. Not mandatory but if you like you can add summary of all component's power requirement 3 
and overall white box. 4 
a. Hardware Requirements 5 
• Power requirement: The power solution is divided into two parts.  6 
1. Input power module: This power module must support AC to DC conversion. Usually it 7 
converts 220V AC to 48V DC. 8 
2. Output power module: It will supply power to the O-RU7-2 connected to the FHM7-2 and 9 
also the device on the FHM7-2 itself. 10 
 11 
Table 2-44: Requirements of the power unit 12 
Item Description 
Input voltage AC:100V~264V 
Output 
voltage 
DC: 48V  
Output 
power 
At least 600W 
b. Hardware Design 13 
Describe hardware reference design for this power unit. 14 
This unit has two main functions which are internal power supply and external/remote power supply. The input 15 
power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support 16 
-48V DC via either standalone cable or cat-6A cable. 17 
Usually a separated AC -DC power supply is used for the 220V to 48V conversion. It is very common power 18 
supply on the market. 19 
It should have fan to cool itself and handle for easy to plug in and out. 20 
Then the output power is divided into two portions. One for O-RU7-2 power supply, the other is for the device on 21 
the FHM7-2 board. 22 
For the on-board power solution, 48V to 12V converter is needed as a standard 1/8 brick module. Then the power 23 
voltage is further changed to lower level such as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices.  24 
2.4.7 Thermal 25 
Active cooling.  26 
2.4.8 Environmental and Regulations 27 
The FHM7-2 will fulfil the requirement in 4.6.3 of [6]. 28 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           76 
2.5 FHGW7-2→8 Hardware Reference Design  1 
The FHGW7-2→8 is used to bridge the connation between O-DU7-2 and O-RU8. It needs to power the O-RU8 and reduces 2 
the front haul bandwidth.  3 
2.5.1 FHGW7-2→8 High-Level Functional Block Diagram 4 
Figure 2-46 depicts the FHGW7-2→8 block diagram for this reference design.  Following sections will describe the 5 
functionality, interface and performance for each respective block within the figure.  Since device integration is an 6 
ongoing activity, chip boundaries may be fluid and some functionality may move from one block to another or entire 7 
functionalities may be absorbed into other blocks.  The descriptions below describe the functional blocks independent 8 
of which physical device they may reside in. 9 
 10 
 11 
Figure 2-46: FHGW7-2→8 General Block Diagram 12 
 13 
FPGA+Processor
DDR
Flash
CLK
10G
SFP+.1
10G
SFP+.8
25G
SFP+
25G
SFP+
Power
FAN48V
220V 
AC
…
RS232
RJ45
Serdes Serdes
Uplink Cascade
Power 
interface1
Power 
interface8…

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           77 
2.5.2 FHGW7-2→8 Hardware Components 1 
2.5.2.1 Digital Processing Unit 2 
The FHGW7-2→8 need a lot of high-speed interface. It would need the function of transforming the FH protocol with 3 
split Option 8 to one of with split Option 7-2. This requires availability of the Low PHY function as required by option 4 
7-2. For the shared cell application, the uplink will also need a combining function for aggregation and dis aggregation 5 
of data. 6 
i. FPGA Design Solution 1 7 
In this section, the requirement and reference design based on FPGA are described. 8 
a. FPGA Requirement 9 
• Interface requirement: Interface requirements for this FPGA design solution are provided in the 10 
following table. 11 
Table 2-45: Interface Requirements of the FPGA 12 
Item Name Description 
Serdes lane 
At least 8 lanes of bi-direction10Gb Serdes 
At least 2 lanes of bi-direction25Gb Serdes 
 13 
b. FPGA Design 14 
This unit handles multiple high-speed interfaces and digital signal processing. The main chipset is based on 15 
FPGA with multi-core processor while FPGA is responsible for high speed data processing and processor 16 
cores are mainly for configuration and management.  17 
The FPGA function is shown below: 18 
For the uplink processing, the CPRI interface module is used to receive CPRI link from O -RU8 for 19 
generation of reference frequency and time slot for time and frequency synchronization. Then the CPRI de -20 
frame module gets the uplink IQ bit stream of the time domain the carrier from O -RU8. If the uplink IQ 21 
stream is compressed, then it needs the de-compression module to translate them into original bit width.  All 22 
the O-RU8 uplink IQ streams are combined and the precondition for the combine function is that each stream 23 
from different O-RU8 is aligned in time domain.  Then the time domain IQ data goes to the Low PHY 24 
function module to change to frequency domain IQ samples by performing FFT function.  25 
If the FHGW7-2-→8 can support two separate cells, then the two cell uplink signal should be aggregated or 26 
interleaved together. Then FHGW7-2-→8 should capture the IQ streams in the eCPRI frame and transmit it via 27 
eCPRI interface to the O-DU7-2. For the downlink processing, the procedure is very much the same as uplink 28 
but in reverse order. The difference is that the downlink signal is duplicated with 8 copies and transmits that 29 
to different O-RU8.  There is also one eCPRI/CPRI OAM module. Actually this module will work with the 30 
processor to accommodate the OAM of different O-RU8 and the FHGW7-2-→8 itself. 31 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           78 
 1 
Figure 2-47: FHGW7-2→8 Digital Processing Block Diagram 2 
The FPGA resources needed for the FPGA are listed below: 3 
Table 2-46: FPGA Resource Usage for FHGW7-2-→8 4 
Device FF LUT URAM BRAM DSP 
IQ MUX 1000 1000 0 0 0 
Cascade 2000 2000 0 0 0 
IQ combine 2000 2000 0 32 0 
eCPRI deframe*2 14000 14000 0 40 0 
eCPRI frame*2 14000 14000 0 40 0 
CPRI deframe*8 40000 40000 0 0 0 
CPRI frame*8 40000 40000 0 0 0 
Fronthaul (eCPRI)x2 20000 16000 0 2 0 
Fronthaul (CPRI)x8 37890 24804 0 8 0 
compress*1 3000 3000 0 24 32 
de_compress*8 24000 24000 0 192 208 
Ethernet CM 3000 3000 0 15 0 
iFFT & CP+ 7763 5323 0 27 23 
FFT & CP- 7763 5323 0 27 23 
PRACH front end 4000 3000 0 32 50 
Other 20000 15000 0 200 0 
 5 
CPRI
 interface
CPRI
 interface
CPRI
 interface
De- 
compress
De- 
compress
De- 
compress
Buffer
Buffer
Buffer
I/Q 
combiniti
on
eCPRI 
frame
eCPRI 
interface
CPRI
 de-frame
CPRI
 de-frame
CPRI
 de-frame
CPRI
 interface
CPRI
 interface
CPRI
 interface
I/Q muxeCPRI 
interface
Buffer
Buffer
Buffer
Compress
ion
eCPRI de-
frame
Other cell 
aggregati
on
Other cell 
aggregati
on
CPRI
frame
CPRI
frame
CPRI
frame
Ethernet 
OAM
Other cell
FHGW 7-2-8
Low - PHY
Low - PHY

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           79 
2.5.3 Synchronization and Timing 1 
This section describes the synchronization and timing mechanism that is used in the FHGW7-2→8. 2 
a. Hardware Requirements 3 
• CLK requirement 4 
The FHGW7-2→8 may support some kinds of synchronization method: 5 
1) IEEE 1588/SyncE 6 
2) Support GPS/GLONASS/GALILEO/BEIDOU 7 
So the PLL must support 1pps or eCPRI CDR as the reference frequency.  8 
Table 2-47: Requirements of the PLL device 9 
Item Name Description 
1PPS Supported 
Synchronizer 
number 
at least 1 
Output 
channel 
At least 6 
VCO 
integrated 
Supported 
 10 
b. Hardware Design 11 
This unit is to recover clock from external source and generate the synchronized clock to other devices. Upon 12 
scenarios, there will be external sync source via eCPRI. 13 
 14 
Figure 2-48: CLK reference design for FHGW7-2→8 15 
For general FPGA device, each bank may have four Serdes channels. It is better to have separated CLK signals 16 
to each bank. Three CLK signals of 122.88MHz are needed for the FHGW7-2→8. One CLK signal of 125MHz is 17 
used for FPGA system, while one CLK signal of 250MHz is used for DDR device function.  One CLK signal of 18 
390.625MHz is used for 25G eCPRI interface between O-DU7-2 and FHGW7-2→8, and one CLK signal of 19 
122.8MHz is used for low PHY function. The input of the CLK module comes from FPGA CDR function which 20 
can get reference CLK from the sync-plane of eCPRI. Usually, one PLL device integrated with VCO and two 21 
separated synthesizers is needed. 22 
CLK
Reference clock from FPGA
390.625MHz
390.625MHz
122.88MHz
122.88MHz
125MHz
250MHz
To FPGA 25G Serdes
To FPGA 10 Serdes0
To FPGA 10G Serdes1
For FPGA sys
For DDR function
122.88MHz For Low PHY function

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           80 
2.5.4 External Interface Ports 1 
This section describes the external interface ports that are needed in the FHGW7-2→8. 2 
a. Hardware Requirements 3 
The following table shows the external ports or slots provided by FHGW7-2→8. 4 
Table 2-48: External Port List 5 
Port Name Feature Description 
Fronthaul interface Eight 10Gbps SFP+ transceiver interfaces 
Two 25Gbps SFP+ transceiver interfaces 
Debug interface RJ45 for debug usage 
Power interface PLUG AC FEMALE for power cable 
 6 
b. Hardware Design 7 
• SFP+ case and connector 8 
The SFP+ case and connector are standardized components on the market; following figure describes the 9 
form factor of one SFP case which is integrated with connector. 10 
 11 
Figure 2-49: SFP+ case and connector 12 
• RJ45 Ethernet interface 13 
The RJ45 Ethernet interface is a standardized component on the market; following figure describes the 14 
form factor of one RJ45 interface. 15 
 16 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           81 
 1 
Figure 2-50: RJ45 interface 2 
• Power interface 3 
The 220V AC power connector is a standardized component on the market; following figure describes the 4 
form factor of one 220V AC power connector. 5 
 6 
Figure 2-51: AC power interface 7 
  8 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           82 
2.5.5 Mechanical 1 
The 1U rack mount chassis can contain the layout of the power unit and processing unit. The shell of FHGW7-2→8 is 2 
showing in the following figure. The power consumption of FHGW7-2→8 is huge, so it may need a fan to accelerate the 3 
heat dissipation.  4 
 5 
Figure 2-52:  Shell Mechanical Diagram 6 
2.5.6 Power 7 
At minimum, fully describe the power consumptions for this white box.  Include all AC/DC input or outputs and their 8 
ratings. Not mandatory but if you like you can add summary of all component's power requirement and overall white 9 
box. 10 
a. Hardware Requirements 11 
• Power requirement: The power solution is divided into two parts.  12 
1. Input power module 13 
This power module must support AC to DC conversion. Usually it converts 220V AC to 48V DC. 14 
2. Output power module 15 
It will supply power to the O-RU8 connected to the FHGW7-2→8 and also the device on the FHGW7-2→8 16 
itself. 17 
 18 
 19 
 20 
 21 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           83 
Table 2-49: Power Unit Requirements  1 
Item Name Description 
Input voltage AC:100V~264V 
Output 
voltage 
DC: 48V  
Output power At least 600W 
 2 
b. Hardware Design 3 
This unit has two main functions which are internal power supply and external/remote power supply. The input 4 
power is normally AC (100V to 250V) but DC input could be optional. For remote power supply, it will support 5 
-48V DC via either standalone cable or cat -6A cable.  Usually a separated AC -DC power supply is used for the 6 
220V to 48V conversion. It is very common power supply on the market. It should have fan to cool itself and 7 
handle for easy to plug in and out. Then the output power is divided into two portions. One for O -RU8 power 8 
supply, the other is for the device on the FHGW 7-2→8 board.  For the on-board power solution, 48V to 12V 9 
converter is needed as standard 1/8 brick module. Then the power voltage is further changed to lower level such 10 
as 5V, 3.3V, 1.1V, 1.0V and so on by DC/DC or LDO devices. 11 
2.5.7 Thermal 12 
Active cooling shall be used for this fronthaul gateway.  13 
2.5.8 Environmental and Regulations 14 
This FHGW7-2→8 will fulfil the requirements as described in 4.6.3 of [6]. 15 
  16 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           84 
Annex 1: Parts Reference List 1 
According to WG7 scope and charter, component selection for example implementation of white box hardware is 2 
allowed for WG7 but would not be mandatory in any Specification.   3 
Recommended O-DU7-2 parts reference is given in table below: 4 
No. Part Number Descriptions 
1 Intel® Xeon® Processor D-2183IT Intel® Xeon® Skylake D D-2100 SoC processor  
2 Intel® I350 Intel® 1GbE x4 Ethernet controller 
3 Intel® X557-AT2 Intel® 10GbE x2 Ethernet controller 
4 Intel® I210 Intel® 1GbE Ethernet controller 
5 ASPEED® AST-2500 ASPEED® BMC controller 
6 UniIC® SCQ08GU03H1F1C-26V UniIC® DDR4 8GB  
7 Powerleader® MTFDDAK480TDC-
1AT1ZABYY 
Powerleader® SSD 480GB 
8 Accelink® RTXM228-551 Accelink® 10Gbps Optical module 
 5 
 6 
  7 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           85 
 1 
Annex 2 FHGW7-2→8 Option 8 CPRI specification reference 2 
design 3 
Please refer to “Annex2 - CPRI specification reference design” in O-RAN.WG7.IPC-HRD-Opt8.0-v03.00，4 
https://www.o-ran.org/specifications, reuse all contents except to replace the O-DU8 with O-DU7-2, and replace the 5 
FHM8 with FHGW7-2→8 . 6 
 7 
Annex 3 FHGW7-2→8 Option 8 CPRI spec reference design – 8 
Management plane 9 
Please refer to “Annex3 - Option 8 CPRI spec reference design – Management plane” in O-RAN.WG7.IPC-HRD-10 
Opt8.0-v02.00，https://www.o-ran.org/specifications, reuse all contents except to replace the O-DU8 with O-DU7-2, and 11 
replace the FHM8 with FHGW7-2→8. 12 
 13 
Annex 4 FHGW7-2→8 management plane reference design 14 
 15 
A4.1  Scope 16 
This document specifies the management plane reference design for FHGW7-2→8. Except content specify here, 17 
other management function is based ORAN WG4 Management Plane Specification and reuse it. 18 
A4.2  Reference 19 
The following documents contain provisions which, through reference in this text, constitute provisions of the 20 
present document. 21 
- References are either specific (identified by date of publication, edition number, version number, etc.) or 22 
non-specific. 23 
- For a specific reference, subsequent revisions do not apply. 24 
- For a non-specific reference, the latest version applies. In the case of a reference to a 3GPP document (including 25 
a GSM document), a non-specific reference implicitly refers to the latest version of that document in Release 15.  26 
[1] 3GPP TR 21.905: “Vocabulary for 3GPP Specifications” 27 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           86 
[2] Interface Specification: “CPRI Specification Common Public Radio Interface (CPRI)”, V7.0, October 2015. 1 
[3] ORAN -WG4.CUS.0-v03.00 Technical Specification, ‘O -RAN Fronthaul Working Group Control, User and 2 
Synchronization Plane Specification’. https://www.o-ran.org/specifications 3 
[4] ORAN-WG4.MP.0-v03.00 Technical Specification, ‘O -RAN Fronthaul Working Group Control, Management 4 
Plane Specification’. https://www.o-ran.org/specifications 5 
 6 
A4.3  Definitions and Abbreviations 7 
For the purposes of the present document, the terms and definitions given in 3GPP TR  21.905 [1] and the 8 
following apply. A term defined in the present document takes precedence over the definition of the same term, if any, 9 
in 3GPP TR 21.905 [1]. 10 
Abbreviations  Full name 
C&M Control and Management  
CPRI Common Public Radio Interface  
LOF Lost of Frame  
LOS Lost of Signal  
LSB Least Significant Bit  
M-Plane Management Plane  
MSB Most Significant Bit  
O-DU7-2 O-RAN Distributed Unit with split 
option 7-2 
FHGW7-2→8 FHGW between O-DU7-2 and O-RU8 
O-RU8 O-RAN Radio Unit with split option 8  
RAI Remote Alarm Indication  
S-Plane Synchronization Plane  
SAP Service Access Point  
SDI SAP Defect Indication  
U-Plane User Plane 
 11 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           87 
Note: If without clear clarification in this Annex, O-DU always refer to O-DU7-2, FHGW always refers to FHGW7-1 
2→8, O-RU always refers to O-RU8. 2 
A4.4  High Level Description 3 
This specification refers to following architecture model. 4 
From the perspective of the lower layer connection protocol, as shown in the following figure, the architecture model 5 
includes: 6 
- Ethernet/VLAN protocol connection is applied between O-DU7-2 and FHGW7-2→8  7 
- Ethernet/VLAN protocol connection is applied between FHGW7-2→8 and FHGW7-2→8  8 
- CPRI protocol connection is applied between FHGW7-2→8 and O-RU8 9 
 10 
 Figure 1 Architecture-lower layer connection 11 
From M-Plane perspective, as shown in the figure below, this architecture model includes:  12 
- NETCONF client is deployed in O-DU7-2 13 
- NETCONF server is deployed in FHGW7-2→8 and O-RU8 14 
- O-DU and FHGW7-2→8 are connected with NETCONF management protocol 15 
- O-DU and O-RU8 are connected with NETCONF management protocol 16 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           88 
 1 
Figure 2 Architecture M-Plane connection 2 
From C-Plane & U-Plane perspective, as shown in the figure below, this architecture model includes:  3 
- High-PHY is deployed in O-DU7-2 4 
- Low-PHY is deployed in O-RU8 5 
- The O-DU and FHGW7-2→8 connect with e-CPRI protocol and split with Option7-2. 6 
- The FHGW7-2→8 and FHGW7-2→8 connect with e-CPRI protocol and split with Option7-2. 7 
- The FHGW7-2→8 and O-RU8 connect with CPRI protocol and split with Option8. 8 
 9 
Figure 3 Architecture C&U-Plane connection 10 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           89 
The content of this chapter includes the management of FHGW7-2→8 in accordance with the description of the previous 1 
architecture model chapter 2 
A4.5   Interface Management 3 
A4.5.1 CPRI Interface Management 4 
The basic properties management of the CPRI interface are in the following section, while the details of U -Plane data 5 
flow and transceiver parameter acquisition are in the specification of section 4.3.1.  6 
A4.5.1.1 CPRI Interface YANG model 7 
Yang model: o-ran-interfaces-cpri.yang 8 
The basic properties management of CPRI Interface includes:  9 
- The configuration of CPRI protocol version 10 
- The configuration of CPRI interface model  11 
- The configuration of CPRI line speed rate  12 
- The configuration of CPRI link coding parameter  13 
- CPRI start pointer configuration of C-Plane and M-Plane 14 
- read CPRI status  15 
To make it simple, there are some working assumption about the basic property’s management:  16 
1) CPRI interface mode. It is agreed that the northward interface of CPRI link is the master port mode, and the 17 
southward interface is the slave port mode. For example, in the case of direct connection, O -DU or FHGW 7-2→8 18 
southward CPRI interface is master port mode, O -RU8 port is slave port mode; while in the case of cascading, the 19 
northward port at the level above the O-RU8 cascade is configured with slave port mode, and the southward port at 20 
the level below the O-RU8 concatenation is configured with master port mode. 21 
2) CPRI physical layer is in state A when it is ready. To ensure that CPRI link can reach state B and is in physical layer 22 
synchronization state, CPRI port shall be configured as follows: 23 
a) CPRI line rate configuration is as follows: 24 
Table 4 The configuration of CPRI line rate  25 
CPRI line bit 
rate [Mbit/s]  Z X W Y B 
10137.6  
0, 1, ..., 149  0, 1, …, 255  0, 1, …, 15  
0, 1, 2, … , 19  0, 1, … , 159  
12165.12 0, 1, 2, … , 23  0, 1, … , 191  
24330.24  0, 1, 2, … , 47  0, 1, … , 383  
b) IQ sampling bits width 26 
Table  5 IQ sampling bits width 27 
Direction of link  Symbol for sample width  Range[bits] 
Downlink M 16 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           90 
Downlink M 8(with compression algorithm)  
Uplink M’ 16 
Uplink M’ 8(with compression algorithm) 
c) CPRI link coding 1 
1. Link encoding can be configured as： 2 
2. 64B/66B 3 
3. 64B/66B RS-FEC（optional） 4 
d) CPRI protocol version 5 
In order to ensure that the CPRI master and slave ports enter the state C, both ends of the CPRI agreement 6 
shall use the CPRI protocol version No. 1. "Protocol Version" is defined in the chapter “L1 Inband Protocol” 7 
of the CPRI specification. 8 
Note: The difference between Protocol Version 1 and 2 is that when Protocol Version = 2, all data (except subchannel 9 
Ns = 0 control word BYTES #Z.X.Y Y<=1 and subchannel Ns = 2) need to add perturbation before linear encoding. 10 
With Protocol Version = 1, perturbation is not required. For simplicity, use the Protocol Version = 1 configuration.  11 
3) To ensure that the master and slave ports of CPRI enter the state D, the control and management channel conventions 12 
are configured as follows: 13 
a) the control management channel, namely Ethernet channel rate configuration is as follows:  14 
Table6 Ethernet channel rate configuration 15 
CPRI line bit 
rate[Mbit/s]  
Length of control 
word[bit] 
Control word consisting of 
BYTES# 
Minimum 
ethernet bit 
rate[Mbit/s](#
Z.194.0=rr111
111) 
Maximum 
ethernet bit 
rate[Mbit/s](#
Z.194.0=rr010
100) 
 
10137.6 128 #Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.
X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,
#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,
#Z.X.13,#Z.X.14,#Z.X.15  
7.68 337.92 
12165.12 128 #Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.
X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,
#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,
#Z.X.13,#Z.X.14,#Z.X.15  
7.68 337.92 
24330.24 128 #Z.X.0,#Z.X.1,#Z.X.2,#Z.X.3,#Z.
X.4,#Z.X.5,#Z.X.6,#Z.X.7,#Z.X.8,
#Z.X.9,#Z.X.10,#Z.X.11,#Z.X.12,
#Z.X.13,#Z.X.14,#Z.X.15  
7.68 337.92 
b) CPRI C -Plane and M -Plane pointer, pointing to the starting location for fast control and management of 16 
Ethernet channels. The Ethernet Pointer is configured as 20 17 
4) To ensure that the master and slave ports of CPRI enter state E and State F, the O -RU8 slave port can use the 18 
established Ethernet control and management channel to execute the NETCONF Call Home procedure in Chapter 19 
4。 20 
5) CPRI state conventions 21 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           91 
1) CPRI starting state 1 
A． Standby 2 
B． L1 Synchronization and Rate Negotiation 3 
C． Protocol Setup 4 
D． C&M Plane (L2+) Setup 5 
E． Interface and Vendor specific Negotiation 6 
F． Operation 7 
4. Based on the above CPRI startup states, the M-Plane defines quarriable CPRI startup states, including ENABLE 8 
and DISABLE. When the equipment at both ends of the CPRI link enters the F state, the startup state of CPRI 9 
is ENABLE state, and the startup state of CPRI is DISABLE state if it is in the A -E state. 10 
2) CPRI link status 11 
CPRI specification defines the following alarms： 12 
A． LOS 13 
B． LOF 14 
C． SDI 15 
D． RAI 16 
5. Based on the above CPRI link alarms, the quarriable CPRI link states, including NORMAL and ABNORMAL, 17 
are defined at the time of the alarms. If have alarm for the ABNORMAL, otherwise NORMAL.  18 
 19 
A4.5.1.2 Initialization CPRI Interface  20 
Pre-condition : 21 
The M-Plane connection between O-DU and FHGW7-2→8 is established, and the FHGW7-2→8 southward CPRI 22 
interface initialization begins. 23 
Post -condition : 24 
At the end of this procedure, the initialization configuration from the FHGW7-2→8 southward to the CPRI interface 25 
is completed. 26 
Procedure : 27 
1) In the startup phase, according to the definition in the o -ran-interfaces-cpri.yang model, the NETCONF client 28 
completed the initialization configuration of basic parameters such as line-bit-rate, sample width, Protocol Version, 29 
Pointer P for each FHGW7-2→8 southward CPRI interface. 30 
2) During the link establishment procedure of CPRI, Protocol Version, Pointer P and other information are included in 31 
the control word of CPRI and sent to O-RU8. 32 
A4.5.1.3 Retrieve Transceiver infomation 33 
Pre-condition : 34 
The M-Plane connection between O-DU and FHGW7-2→8 is established. 35 
Post -condition : 36 
At the end of this procedure, O-DU obtains the information of FHGW7-2→8 transceiver module. 37 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           92 
Procedure : 1 
1) During startup or hot plug, The FHGW7-2→8 detects transceiver modules and stores data information from 2 
transceiver modules in files; 3 
2) The NETCONF client obtains the file according to the netconf-yang file upload procedure. 4 
3) Exception: 5 
⚫ If transceiver module is inserted during the file upload procedure, the contents of files before the 6 
procedure or failure will be provided. 7 
⚫ If FHGW7-2→8 can not read data from transceiver module, or file does not exist, then FHGW 7-2→8 8 
does not create file or delete the file created before (note: Te file upload will failure because the file 9 
does not exist during the file upload procedure.). 10 
A4.5.1.4 Configuration CPRI Interface for U-Plane  11 
Pre-condition : 12 
The M-Plane connection between O-DU and FHGW7-2→8 is established. 13 
Post -condition : 14 
At the end of this procedure, the U-Plane from the FHGW7-2→8 side is managed and configured. Configuration of 15 
the U-Plane data flow path between O-DU and FHGW7-2→8 is completed. 16 
Procedure : 17 
1) The NETCONF client will configure and manage the U-Plane configuration of the FHGW7-2→8 southward 18 
CPRI interface according to the newly added transport -flow type in the o -ran-processing-element.yang 19 
model. and set the transport -flow-type to "CPRI INTERFACE ", and carry out corresponding CPRI 20 
interface configuration of U-Plane. 21 
2) eaxc-id identifies the end-to-end data flow from the processing end of the O-DU to the end of the O-RU8 22 
antenna. Configure the data flow path between O-DU and FHGW7-2→8 according to eaxc information. 23 
3) The FHGW7-2→8 side completes the mapping from eaxc to the FHGW 7-2→8 southward CPRI port. The 24 
specific CPRI interface IQ configuration information includes whether to compress IQ data, starting bit 25 
position of IQ data, starting bit position of compression information, AGC bit position etc. After 26 
completing the IQ configuration procedure of the CPRI interface, the CPRI mapping relationship on the 27 
southward CPRI interface is determined. In the case of different cell bandwidth and antenna configuration, 28 
different IQ configuration is required on the CPRI interface. 29 
A4.6  FHGW7-2→8 U-Plane Routing and Carrier Configuration 30 
The target of this chapter is similar to "Chapter 12 Details of O -RU8 Operations" of [4].  31 
U-Plane configuration in this chapter specifically refers to the U -Plane configuration of Option 7 -2. Based 32 
on the architectural model in Chapter 2.  Indoor Pico Cell h ave a Low PHY function (FFT/iFFT), as well as 33 
copy and combine functions, which U -Plane configuration described in this chapter.  34 
This chapter presents the configuration of U -Plane message routing between O -DU and FHGW 7-2→8. After 35 
completing the U -Plane configuration, routing is established between the O -DU and the FHGW 7-2→8's U-Plane 36 
application endpoints, and IQ data can be exchanged using the U -Plane application protocol defined by [3].  37 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           93 
The U -Plane message routing configuration includes:  1 
1) eaxc -id address format definition  2 
2) U-Plane endpoint addressing  3 
3) U-Plane message routing configuration procedure  4 
 5 
A4.6.1 General Description 6 
A4.6.1.1 YANG Model Files 7 
o-ran-uplane -conf -hub.yang : defining the U -Plane configuration capability of the FHGW 7-2→8 . 8 
A4.6.1.2 Specific Conventions 9 
Table 8 10 
 O-RAN M-plane Specification  This Specification  
eAxC_ID subfield bit width  Not fixed  Fixed  
Non-delay management 
service  
supported Not supported  
 11 
A4.6.1.3 YANG Model Detail 12 
U-Plane configuration model is a user plane configuration of the Low PHY deployed in FHGW 7-2→8. The 13 
YANG model is defined in o -ran-uplane -conf -hub.yang, which mainly includes:  14 
✓ List of multiple static TX endpoints: static -low-level -tx-endpoints  15 
✓ List of multiple static RX endpoints: static -low-level -rx-endpoints  16 
✓ List of multiple configurable TX endpoints: low -level -tx-endpoints. Each configurable TX endpoint 17 
low-level -tx-endpoint map to a static TX endpoint static -low-level -tx-endpoint.  18 
✓ List of multiple configurable RX endpoints: low -level -rx-endpoints. Each configurable RX endpoint 19 
low-level -rx-endpoint map to a static RX endpoint static -low-level -rx-endpoint.  20 
✓ List of multiple TX links: low -level -tx-links. Each low -level -tx-link, One end link e -CPRI data flow 21 
model eth -flow defined in the o -ran-processing -element.yang, the other end link to configurable TX 22 
endpoint low -level -tx-endpoint.  23 
✓ List of multiple RX links: low -level -rx-links. Each RX link low -level -rx-link, one end link to e -CPRI 24 
data flow model eth -flow defined in the o -ran-processing -element.yang, the other end link to 25 
configurable TX endpoint low -level -rx-endpoint.  26 
 27 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           94 
 1 
Figure 1 FHGW7-2→8 U-Plane Configuration 2 
A4.6.2 Format of eAxC_ID  3 
As defined in [3], eAxC_ID consists of four parameters: DU -PORT, RU -PORT, CC -ID and BAND -4 
SECTOR -ID. The sequence of parameters in eAxC_ID must obey the CUS interface specification definition.  5 
In this specification, eAxC_ID is 16 bit,  Each subfield is configured with a fixed length: [DU -6 
PORT]:[BAND -SECTOR]:[CCID]:[RU -PORT] = 2:6:4:4.  7 
<du-port-bitmask > 1100000000000000 </ du-port-bitmask > 8 
<band-sector -bitmask > 0011111100000000 </ band-sector -bitmask > 9 
<ccid-bitmask > 0000000011110000 </ ccid-bitmask > 10 
<ru-port-bitmask > 0000000000001111 </ ru-port-bitmask > 11 
 12 
 13 
A4.6.3 U-Plane Endpoint Addressing 14 
For FHGW 7-2→8 based on e -CPRI Option7 -2 to CPRI Option8, eaxc -id is used for resource mapping and U -15 
Plane endpoint addressing.  16 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           95 
Different eaxc -id correspond to different logical functions, such as cell, carrier, air separation data flow, etc. It 1 
identifies the end -to-end data flow from the processing end of the O -DU to the end of the O -RU8 antenna.  2 
During the configuration procedure: 3 
O-DU should configure the eaxc -id for FHGW 7-2→8 U-Plane endpoints.so as to realize the mapping between 4 
logical functions and FHGW 7-2→8 physical resources.  Refer to the YANG model  low-level -tx-endpoint  and 5 
low-level -rx-endpoint  in the o -ran-uplane -conf -hub.yang.  6 
O-DU should configure the relation between the U -Plane endpoint and the northward e -CPRI data flow for the 7 
FHGW 7-2→8, to realize the mapping between the northward e -CPRI data flow and the O -RU8 physical resources.  8 
O-DU should configure the relation between the U -Plane endpoint and the southward e -CPRI data flow for 9 
the FHGW 7-2→8, to realize the mapping between the data flow to e -CPRI and the physical resources of O -RU8. 10 
See 15.2.4 shared cell for details.  11 
O-DU should configure the relation between the U -Plane endpoint and the southward CPRI data flow for the 12 
FHGW 7-2→8, to realize the mapping between the southward CPRI data flow and the O -RU8 physical resource. 13 
See 15.2.4 shared cell for details.  14 
In the procedure of data transmission, combined with the 15.2.1.1 CPRI U -Plane data flow model:  15 
In the downlink direction, the FHGW 7-2→8 obtains the e -CPRI data flow from the e -CPRI interface, finds the 16 
corresponding U -Plane Tx endpoint( low-level -tx-endpoint ) according to eaxc -id, and sends the processed data 17 
to the CPRI data flow on the corresponding CPRI interface.  18 
In the uplink direction, after the FHGW 7-2→8 receives the CPRI data flow from the CPRI interface, it finds the 19 
corresponding U -Plane Rx endpoint( low-level -rx-endpoint ), according to eaxc -id, and sends the processed data 20 
to the e -CPRI data flow on the corresponding e -CPRI interface.  21 
 22 
The rules for configuring eaxc -id by O -DU are as follows:  23 
- For the same uplink U -Plane data flow,  24 
✓ The low level TX endpoint ( low-level-tx-endpoint) in FHGW7-2→8 should be configured with the same 25 
eaxc-id with TX endpoint (tx-endpoint) in O-RU8; 26 
- For the same downlink U -Plane data flow,  27 
✓ The low level RX endpoint ( low-level-rx-endpoint) in FHGW7-2→8 should be configurated with the same 28 
eaxc-id with the RX endpoint (rx-endpoint) in O-RU8; 29 
The FHGW 7-2→8 should reject configuration requests that violate the above rules.  30 
 31 
The diagram below shows an example of eaxc-id assignment in the architecture conver ting from eCPRI 32 
Option7  to CPRI Option8 . 33 
 34 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           96 
 1 
Figure 2  Examples of eaxc-id assignment 2 
 3 
A4.6.4 U-Plane Routing and Carrier Configuration 4 
The list YANG model of low-level -tx-endpoints  and low-level -rx-endpoints  in the o -ran-uplane -conf -5 
hub.yang, represent the collection of FHGW 7-2→8 U-Plane endpoints. Each element of the list represents a TX 6 
endpoint or RX endpoint. The endpoint parameter (eaxc -id) represents the local address of the endpoint, It’s an 7 
unsigned 16 -bit integer, and follows the eaxc -id address format defined above.  8 
The NETCONF client is responsible for correlation all to the same interface, and a unique eaxc -id address 9 
assigned by the low-level -rx-endpoint  element and the low-level -tx-endpoint  element referenced by the level -10 
rx-link/the level -tx-link.    11 
Note:  12 
✓ The low-level -rx-endpoint  and the low-level -tx-endpoint  can be assigned to the same eaxc -id. 13 
✓ The NETCONF server should reject configuration requests that violate the above rules.  14 
✓ The default eaxc -id parameter has a value of 0.  15 
 16 
Pre-condition : 17 
• The M-Plane connection between the NETCONF client and the NETCONF server is established.  18 
Post -condition : 19 
• Assign eaxc -id to the U -Plane transceiver endpoint.  20 
• Carrier creation can be further performed.  21 
Procedure : 22 
1) The NETCONF client determines the following elements whether exist provided by the NETCONF server:  23 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           97 
• low-level -tx-endpoint  element: by reading o -ran-uplane -conf -hub.yang of the static -low-level -tx-1 
endpoints  list;  2 
• low-level -rx-endpoint  element: by reading o -ran-uplane -conf -hub.yang of the static -low-level -rx-3 
endpoints  list;  4 
• interface  elements: by reading o -ran-interfaces.yang interface  list.  5 
2) The NETCONF client determines the ability and parameters of O -RU8 exposure through the following nodes:  6 
• the static -low-level -tx-endpoints  and the static -low-level -rx-endpoints  exposed ability.  7 
• the endpoint -types  and the endpoint -capacity -sharing -groups  exposed ability,  8 
Note 1  :  9 
✓ The information above shall be considered when the NETCONF client concatenates low-level -t/rx-10 
endpoints  (where the argument name points to static -level -t/rx-endpoints ). 11 
3) For the elements identified in Step 1), the NETCONF client checks the following relationships:  12 
• static -low-level -tx-endpoint  element and interface  element;  13 
• static -low-level -rx-endpoint  element and interface  element.  14 
4) For static -low-level -rx-endpoint , the NETCONF client determines its ability to support time -management -15 
free and/or time -managed:  16 
• The information of the delay service type supported by the endpoint is exposed through the parameter 17 
delayed -data-transfer -supported  under static -low-level -rx-endpoint.  and Supporting time 18 
management is a mandatory feature.  19 
• Configure the non -time-managed -delay -enabled parameter of low -level -rx-endpoint. the default value 20 
of this parameter is FLASE, namely the endpoint support time management service by default.  21 
5) The NETCONF client can optionally check the transmission connection of the NETCONF server, as 22 
described in Chaper 4.6 in [3].  23 
Note  2:  24 
✓ After this step completes smoothly, the NETCONF client knows which NETCONF servers provide the 25 
low-level -tx-endpoint  and low-level -rx-endpoint elements that the Tx/Rx endpoint of the NETCONF 26 
client service has access to.  27 
6) The NETCONF client determines accessible the low-level -rx-endpoint  elements and the low-level -tx-28 
endpoint  elements, suitable for the target cell configuration (that is, connected to a specific antenna array 29 
and able to support the target business type).  30 
7) The NETCONF client assigns an unique eaxc -id to the endpoint identified in Step 1).  31 
Note 3:  32 
✓ For all endpoints connected to the same interface  element,  the eaxc -id is enforced to be unique. and 33 
is associated with either the lower -level -rx-endpoint element  or the lower -level -tx-endpoint  element.  34 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           98 
 1 
Figure 3 FHGW7-2→8 U-Plane Configuration Procedure 2 
 3 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           99 
A4.7  FHGW7-2→8 Delay Management 1 
The fronthaul interface between O-DU and FHGW7-2→8 adopts e-CPRI based on Option 7-2x function split 2 
defined by ORAN-WG4.CUS.0-v03.00. Its delay management complies with the technical requirements in Section 3 
11.3, "Delay Management of shared Cell".  4 
A4.7.1 Convention 5 
The current delay measurement and management model is implemented according to the FHGW 7-2→8 functional 6 
model given in Section 15.2.4. The functional model supports the following combine types: 7 
Combine type1: Uplink data from southward CPRI interfaces are combined in CPRI domain, after processed by 8 
the Low PHY and output in the format of Option7-2x at the FHGW7-2→8 northward interface, namely uplink data of 9 
CPRI domain combined within the FHGW7-2→8. 10 
Combine type 2:  Southward Option7-2x port (e-CPRI) Northward data can be combined in the 7-2x data domain. 11 
This mode is the FHM mode of O-RAN Option7-2x shared cell. This method supports the combine of 1~n sub-FHGW7-12 
2→8 uplinked data at the FHGW7-2→8. 13 
Corresponding to Combine type 1, the combine delay of Option8 field is reflected as a part of TBDelayUL. 14 
Corresponding to Combine type 2, the combine delay of option7-2x field is reflected as T_Comb. 15 
Unsupported combines: 16 
Data combine between Option8 southward port and Option7-2X southward port is not currently supported. 17 
 18 
A4.7.2 Delay Parameters 19 
Based on e-CPRI's definition of reference points, take the 2-level FHGW7-2→8 cascade as an example, and the 20 
delay reference points are shown in the figure below. 21 
 22 
Figure 4 Definition I of Time delay reference point and delay parameter  23 
 
 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           100 
N FHGW 7-2→8 
cascades 
symbols of figure  Time delay parameter model  Specification  
DL UL 
e-CPRI 
network 
transmission 
delay 
(For the NTH 
fronthaul 
connection, 
n=1...N) 
T12_n 
T34_n 
T12_n_min 
T12_n_max 
T34_n_min 
T34_n_max 
Configure parameters.  
O-DU parameter acquisition method:  
Method 1: Predefined  
Method 2: Delay measurement  
Notify O-RU8 via M-Plane 
O-DU TX/RX 
window 
T1a 
Ta4 
C Plane T1a_min_cp_dl  
T1a_max_cp_dl  
T1a_min_cp_ul  
T1a_max_cp_ul  
Intermediate values.  
According to the receive/send window of 
FHGW7-2→8 and network transmission 
delay calculation  
U 
Plane 
T1a_min_up 
T1a_max_up 
Ta4_min 
Ta4_max 
O-DU delay 
profile 
NA T1a_max_upO-
DU 
TXmaxO-DU 
Ta4_maxO-DU 
RXmaxO-DU 
The capability parameter of O -DU. O-DU 
can be told to O -RU8 via M-Plane  
FHGW7-2→8#1 
Copy/combine 
processing 
delay on 
southward 
cascade port  
T_Copy 
T_Comb 
T_Copy T_Comb Capability parameters (not configurable).  
The FHGW 7-2→8 is reported to the O -DU 
via the M-Plane 
NA NA Ta3_prime_max  
T_Waiting 
Configure parameters.  
O-DU is configured to the FHGW 7-2→8 via 
the M-Plane 
FHGW7-2→8#2 
Processing 
delay on 
southward 
directly 
connected port  
FHGW7-2→8 
delay profile  
TBDel
ayDL 
 
TBDel
ayUL 
C Plane  TBDelay_min_c
p_dl 
TBDelay_max_
cp_dl 
TBDelay_min_cp_ul  
TBDelay_max_cp_ul  
Capability parameters (not configurable).  
Set values for bandwidth, subcarrier 
intervals, and ports  
It may include:  
The IQ data received from the northward 
interface in the cache is extracted to the 
Low PHY processing unit;  
Low PHY treatment  
Make a copy of the data to send to the 
southward interface  
U Plane TBDelay_min_u
p_dl 
TBDelay_max_
up_dl 
TBDelay_min_up_ul  
TBDelay_max_up_ul  
NA Tcp_adv_dl  Capability parameters (not configurable)  
The descending C -Plane is relative to the 
advance of the -U-Plane 
Make a copy of the data to send to the 
southward interface  
FHGW7-
2→8#2+O-RU8 
equivalent 
delay 
TB2a 
TBa3 
C Plane TB2a_min_cp_d
l 
TB2a_max_cp_
dl 
TB2a_min_cp_ul  
TB2a_max_cp_ul  
Intermediate values.  
U Plane TB2a_min_up 
TB2a_max_up 
TBa3_min 
TBa3_max 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           101 
 1 
Figure 5 Definition II of delay reference point and delay parameter  2 
The time of delay in Option 7-2 fronthaul changes within a certain range，because of transmission changes in the 3 
packet switching network, includes： 4 
Table  1 Delay Parameters 5 
 6 
A4.7.3 Relation of Delay Parameters 7 
Table  2 Relation of delay parameters 8 
 DL UL 
CPRI Optical 
fiber delay 
calculation 
T12_3 = T34_3 = (T14 -Toffset)/2 
e-CPRI MSG5 
delay 
measurement 
tD = (t2-tCV2)-(t1+tCV1) 
O-DU TX/RX 
window 
calculation 
T1a_max_up ≤ TB2a_max_up+ T12_min  
T1a_min_up ≥ TB2a_min_up + T12_max  
T1a_max_cp_dl ≤ TB2a_max_cp_dl + 
T12_min 
T1a_min_cp_dl ≥ TB2a_min_cp_dl + 
T12_max 
Ta4min ≤ TBa3min + T34min  
Ta4max ≥ TBa3max + T34max  
T1a_min_cp_ul ≥ TB2a_min_cp_ul + 
T12_max 
T1a_max_cp_ul ≤ TB2a_max_cp_ul + 
T12_min 
O-DU delay 
profile constraints  
T1a_max_up -T1a_min_up≥TXmaxO -DU 
T1a_max_upO -DU≥T1a_max_up  
RXmaxO-DU≥Ta4_max-Ta4_min 
Ta4_maxO-DU≥Ta4_max 
Shared cell 
hypothesis 
T_Copy < T_Comb  
Shared cell 
configuration 
parameter 
relationships  
 See section 3.14.4.4  
 9 
 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           102 
A4.7.4 Timing Relations in Uplink and Downlink 1 
The following examples is figure of timing relationships of the U-Plane data transmission.  2 
A4.7.4.1 Timing Relations in Uplink  3 
 4 
Figure 6 An example of uplink U-Plane (IQ) data timing 5 
 UL delay model parameters are shown in the figure above, and the conditions for the time series relationships to be 6 
established are as follows： 7 
Condition 1： The introduction of a cascade of FHGW7-2→8s does not change the total delay between O-DU and 8 
O-RU8  9 
Because the processing delay of uplink U-Plane message combining is added to the total prequel delay between O-DU 10 
and O-RU8, the distance between O-DU and O-RU8 must be reduced in order to maintain the same delay between O-11 
DU and O-RU8 compared with the cascade node, so as to ensure that O-DU receives UL U-Plane messages in the O-12 
DU receiving window. In other words, the prequel configuration should satisfy:  13 
T34_max≥T34_1_max+T_Comb(for FHGW7-2→8#1)+T34_2_max 14 
Generalize to the case that there are N FHGW7-2→8 cascading in the fronthaul network, 15 
∑ T34_i_max
𝑁
𝑖=1
≤ T34_max − ∑ T_Comb(for O − Hub#𝑖)
𝑁−1
𝑖=1
  16 
Among which： 17 
- T34_n_max is the maximum transmission delay between FHGW 7-2→8#1 and O -DU (n=1), and the maximum 18 
transmission delay between FHGW7-2→8#n and FHGW7-2→8#n-1 (n=2..., N); 19 
O-DU
FHGW#1
FHGW#2
O-RU
t=0 Option7-2
Ta4_max
Ta4_min Receive Window(UL)
U
Ta3_prime_max
T34_1_max
T34_1_min
T_CombT_Comb
T34_2_maxT34_2_min
Send Window(UL)
TBDelay_min_up_ul
U
TBDelay_max_up_ul
Option7-2
Option7-2
Option8 CPRI IQ
CPRI IQ
T34_3Symbol#0
IQ DATA
Ta3+T_Cal_UL
T_CPRI
Symbol#0
Option8

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           103 
- T_comb is the processing delay of FHGW7-2→8 up-combine procedure, which depends on the capability of FHGW7-1 
2→8 and is reported through M-Plane. 2 
- T34_max is the maximum uplink transmission delay between O-DU and the final FHGW7-2→8 . 3 
6.  4 
Condition 2： UL U-Plane data sent by The FHGW 7-2→8 to the northward node for combining does not exceed 5 
Ta3_prime_max at the latest. 6 
In order to ensure that O-DU receives UL U-Plane messages in the O-DU receiving window, the latest time that 7 
FHGW7-2→8#1 can send to UL U-Plane messages combined with O-DU is "Ta4_max-T34_1_max". Because 8 
T34_1_max depends on the location of FHGW7-2→8#1, you need to tell FHGW7-2→8#1 the latest time to send. This time 9 
is defined as Ta3_prime_max, which needs to be configured to FHGW7-2→8#1 through M-Plane, and satisfies: 10 
Ta3_prime_max (for FHGW7-2→8#1)≤Ta4_max-T34_1_max 11 
Generalize to the case that there are N FHGW7-2→8 cascaded in the fronthaul network, 12 
Ta3_prime_max (Cascading FHGW7-2→8#𝑛) 13 
≤  Ta4_max −  ∑ T34_𝑖_max − {∑ T_Comb (for cascading FHGW7-2→8#𝑖)
𝑛−1
𝑖=1
, 𝑛 ≥ 2
0, 𝑛 = 1
 
𝑛
𝑖=1
 14 
 15 
Condition 3： The FHGW7-2→8's wait time for combine processing should be greater than or equal to the time it 16 
receives all UL data 17 
Consider T_Comb, receiving UL U-Plane messages before "Ta3_prime_max-T_comb" is limited to UL message 18 
combination. In other words, even if FHGW7-2→8#1 did not receive all UL U-Plane messages before "Ta3_prime_max-19 
t_comb", FHGW7-2→8#1 should combine any UL messages received and send them to O-DU before 20 
Ta3_prime_max.This time "Ta3_prime_max (configuration) -T_comb (ability)" is defined as T_Waiting and is counted 21 
in FHGW7-2→8#1.In order to combine all UL U-Plane messages, the configured Ta3_prime_max should meet the 22 
following criteria: 23 
T_Waiting = Ta3_prime_max (for FHGW7-2→8#1) - t_comb (for FHGW7-2→8#1)≥TBa3_max+ T_34_2_max 24 
Generalize to the case that there are N FHGW7-2→8 cascading in the fronthaul network, 25 
TBa3_max + ∑ T34_𝑖_max +  ∑ T_Comb (for FHGW7-2→8#𝑖)
𝑁−1
𝑖=𝑛
𝑁
𝑖=𝑛+1
  ≤  Ta3_prime_max (for FHGW7-2→8#𝑛) 26 
 27 
A4.7.4.2 Timing Relations in Downlink  28 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           104 
 1 
Figure 7 Example of timing sequence of downlink U-Plane (IQ) data 2 
7.  The DL temporal relationship as shown in the figure above is valid under the following conditions： 3 
8. Condition 1: The maximum transmission delay of uplink and downlink is equal, namely,  4 
9. T12_max=T34_max 5 
10. T12_i_max=T34_i_max (i=1~N) 6 
11. Condition 2: T_Comb>T_Copy, the uplink combine delay is greater than the downlink copy delay  7 
Let's say that the UL combine is larger than the DL copy delay. Therefore, as long as the existing network and the 8 
group of the FHGW7-2→8#1 configuration meets the UL delay management requirements, the DL delay management of 9 
the shared cell does not require additional requirements, which is that the downlink data can be received in the receiving 10 
window of the FHGW7-2→8#2. Although DL does not need additional requirements, the O-DU knows that T_Copy is 11 
beneficial to the optimization of the O-DU fan window. Therefore, T_Copy is defined as the ability parameter of the 12 
FHGW7-2→8. 13 
 14 
A4.7.5 Delay Management Procedure 15 
The procedure of delay management is shown in the figure below. 16 
O-DU
FHGW#1
FHGW#2
O-RU
t=0
Option7-2
T12_max_up
Send window(DL) T1a_min_up
U
T12_1_min
Receive Window(DL)
T12_2_max
U
TBDelay_max_up_dl
Option7-2
Option7-2
Option8 CPRI IQ
T2a+T_Cal_DL
Symbol#0
IQ DATA
T12_3
T_CPRI Symbol#0
Symbol#0
U plane date
T_Copy
T12_2_min
T12_1_max
T_Copy
TBDelay_min_up_dl
CPRI IQ
Option8

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           105 
 1 
Figure 8 Delay management procedure 2 
A4.7.6 Key Points in CPRI Domain Delay Management 3 
CPRI domain uses a strict time delay adjustment approach and is less flexible than the window approach of e -4 
CPRI domain. 5 
Downlink direction: 6 
Section 4.9 DL_Offset parameter in Option8 O-RU8 delay management model determines the "data/time" 7 
relationship at the FHGW7-2→8 CPRI outlet. DL_Offset, CPRI domain T12 of O-RU8, T_Cal_DL of O-RU8, T2a of O-8 
RU8, these four parameters determine the occurrence of air port delay of downlink signals in an additive way. Under the 9 
current condition of indoor, DL_Offset is required to have a certain margin because it involves the copy, summations 10 
and air port alignment between O-RU8, so that the increase or deletion of O-RU8 in the same copy domain will not 11 
cause the delay adjustment of other O-RU8 in the same cell. Specifically, the delay manager (O-DU) is required to 12 
reserve sufficient margin when constructing DL_Offset. The implementation methods are as follows:  13 
1) Reserve enough delay amplification (such as adding the delay corresponding to X KM fiber by default in the 14 
indoor scene); 15 
NETCONF
Client
O-DU
NETCONF
Server
O-HUB#1
NETCONF
Server
O-HUB#1
NETCONF
Server
O-HUB#1
Get HUB unit capability parameters
T_Copy/Comb Get HUB unit capability parameters
TBDelayDL/UL Get RRU capability parameters
T_Cal_DL/UL_max/Toffset/T2a/Ta3/N
M 
Plane 
Configure Total Delay(T_CPRI) for CPRI 
Measure T14 of CPRI 
Get HUB Delay Parameter T14
M 
Plane 
Calc T12_3,T34_3,T_Cal_DL/UL 
Measure delay of eCPRI
 
Measure delay of eCPRI
Calc T12_1,T12_2,T34_1,T34_2 
 Calc send and received Windows
alt [UP]
Calc T3a_prime_max 
Config Time Parameter T3a_prime_max M 
Plane
Calc T_waiting
 
  
 Configure delay compensation value T_Cal_DL/T_Cal_ULM 
Plane

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           106 
2) Increase the delay margin corresponding to x KM fiber based on the measurement and calculation of the first 1 
O-RU8 found in topology; 2 
3) Select the maximum delay range after finding all O-RU8; 3 
4) The delay is adjusted when O-RU8 is added and not adjusted when O-RU8 is withdrawn,  4 
Uplink direction: 5 
The principle is similar to the downlink case, except that the T_Cal_UL setting only involves O -RU8. 6 
A4.7.7 YANG Model File 7 
o-ran-delay-management-hub.yang 8 
o-ran-shared-cell.yang 9 
A4.8  FHGW7-2→8 Shared Cell Configuration 10 
A4.8.1 General Description 11 
 12 
A4.8.2  YANG Model File 13 
The FHGW7-2→8 in the architecture of e-CPRI Option7-2 to CPRI Option8 needs to support two type of shared cell 14 
configurations at the same time: 15 
- FHGW7-2→8 directly connected to O-RU8 shared cell configuration 16 
- FHGW7-2→8 cascade FHGW7-2→8 shared cell configuration 17 
 18 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           107 
Figure 9 Example of shared cell data flow 1 
 2 
A4.8.2.1 Overview of FHGW7-2→8 Connect to O-RU8 3 
In this specification, O-RU8 under the same FHGW7-2→8 can be configured for cell combination. In this 4 
configuration, the FHGW7-2→8 shared cell information model consists of the following parts: 5 
✓ northward e-CPRI U-Plane interface 6 
✓ U-Plane configuration, configure the Low PHY 7 
✓ copy and combine FHGW 7-2→8 direct O-RU8, is used to configure r adio unit via CPRI interface connection, 8 
and the radio unit combination constitutes the first share of data copy and combine the data model  9 
✓ southward CPRI U-Plane interface 10 
 11 
Figure 10 FHGW7-2→8 directly connecting O-RU8 Information 12 
 13 
A4.8.2.2 Overview of FHGW7-2→8 Cascade to FHGW7-2→8  14 
In this specification, FHGW7-2→8 cascading is supported. O-RU8 under cascading FHGW7-2→8s and directly 15 
connected O-RU8 at the same level are not required to be configured for cell combining. In this configuration, the 16 
shared cell information model includes the following parts: 17 
✓ northward e-CPRI U-Plane interface 18 
✓ copy and combine of FHGW7-2→8 cascade to FHGW7-2→8  19 
✓ southward e-CPRI U-Plane interface 20 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           108 
 1 
Figure 11 FHGW7-2→8 cascade to FHGW7-2→8 Information 2 
 3 
A4.8.2.3 YANG Model of Northward e-CPRI U-Plane Interface  4 
The FHGW7-2→8 northward U-Plane interface YANG model is based on Ethernet and e-CPRI, refer to Chapter 4 of O-5 
RAN.WG4.MP.0-v03.00   6 
A4.8.2.4 YANG Model of Southward e-CPRI U-Plane Interface 7 
The FHGW7-2→8 southward cascading FHGW7-2→8 U-Plane interface YANG model is based on Ethernet and e-CPRI, 8 
refer to Chapter 4 of O-RAN.WG4.MP.0-v03.00 9 
A4.8.2.5 YANG Model of Southward CPRI U-Plane Interface 10 
The FHGW7-2→8 southward CPRI U-Plane interface YANG model is based on CPRI, see 3.3.2 for details 11 
A4.8.2.6 YANG Model of U-Plane Configuration 12 
The U-Plane configuration of the FHGW7-2→8 contains two parts. 13 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           109 
One is Low PHY U-Plane level configuration. In the architecture of this specification, the Low PHY is deployed in the 1 
FHGW7-2→8 and the High PHY is deployed in the O-DU, so the U-Plane configuration of the Low PHY is required. 2 
Please see the details in 15.2.2.3. 3 
Another is shared cell U-Plane configuration. This part similar to the U-Plane configuration in the shared cell section of 4 
the O-RAN specification, which is mainly contains the configuration of U -Plane parameters such as eaxc-id related to 5 
downlink copy and uplink combine. 6 
To avoid misunderstanding, if not specifically mentioned, U-Plane configuration means Low PHY U-Plane 7 
configuration. 8 
A4.8.2.7 YANG Model of Shared Cell Configuration 9 
Two type of shared cell configurations: 10 
- Shared cell configuration of FHGW7-2→8 connect to O-RU8, add a new YANG model file:o -ran-shared-cell-ecpri7-11 
to-cpri8.yang 12 
- Shared cell configuration of FHGW 7-2→8 cascade FHGW7-2→8, reuse the existing YANG mode file:o -ran-shared-13 
cell.yang 14 
 15 
Each type of shared cell contains three parts: the parameters of shared cell capability, the parameters of shared cell 16 
downlink copy and the parameters of shared cell uplink combine. The following tables compare the main relations and 17 
differences between above two type of shared cell configuration with the option7 -2 to Option7-2 FHM shared cell 18 
configuration in O-RAN specification. 19 
The parameters of shared cell capability，shared-cell-module-cap: 20 
Table  3 Comparison of parameters of shared cell capability  21 
YANG model of shared cell  in ORAN -
WG4.MP.0-v03.00 
FHGW7-2→8 cascade 
FHGW7-2→8 in this 
Annex 
FHGW7-2→8 connect to O -RU8 in this chapter  
t-copy reuse Not needed. Reuse the TBDelay -*** in o -ran-delay-
management.yang  
t-combine reuse Not needed. Reuse the TBDelay -*** in o -ran-delay-
management.yang  
ta3-prime-max-upper-range reuse Not needed. The delay of CPRI fronthaul is consistent.  
max-number-node-copy-and-combine reuse reuse 
max-number-eaxcid-copy reuse reuse 
max-number-eaxcid-combine reuse reuse 
compression -method-supported reuse reuse 
 22 
Share cell downlink copy parameters，shared-cell-copy-entities: 23 
Table  4 Comparison of parameters of shared cell downlink copy  24 
YANG model of shared cell in ORAN -
WG4.MP.0-v03.00 
FHGW7-2→8 cascade 
FHGW7-2→8 in this 
FHGW7-2→8 connect to O -RU8 in this chapter  

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           110 
Annex 
north-node-processing-element reuse low-level-tx-endpoint 
south-node-processing-element reuse，note 1 south-node-processing-element-cpri 
tx-eaxc-id reuse Necessary but no need to define, refer to the definition in 
o-ran-uplane-conf-hub.yang 
rx-eaxc-id reuse No 
downlink-radio-frame-offset reuse Necessary but no need to define, refer to the definition in 
o-ran-uplane-conf-hub.yang 
downlink-sfn-offset reuse Necessary but no need to define, refer to the definition in 
o-ran-uplane-conf-hub.yang 
 1 
Note 1: 2 
In the case that inter-stage RF combine is not supported, in the shared-cell-copy-entity of each copy rule, a 3 
northward node processes the element north-node-processing-element, and a southward node processes the element 4 
south-node-processing-element. 5 
 6 
Shared cell uplink combines parameters，shared-cell-combine-entities: 7 
Table  5 Comparison of parameters of shared cell uplink combine  8 
YANG model of shared cell in ORAN -
WG4.MP.0-v03.00 
FHGW7-2→8 cascade 
FHGW7-2→8 in this 
Annex 
FHGW7-2→8 connect to O -RU8 in this chapter  
north-node-processing-element reuse low-level-rx-endpoint 
south-node-processing-element reuse south-node-processing-element-cpri 
rx-eaxc-id reuse o-ran-uplane-conf-hub.yang 
compression -format reuse reuse 
ta3-prime-max reuse No  
downlink-radio-frame-offset reuse o-ran-uplane-conf-hub.yang 
downlink-sfn-offset reuse o-ran-uplane-conf-hub.yang 
n-ta-offset reuse o-ran-uplane-conf-hub.yang 
number-of-prb reuse No 
A4.8.3 Details of Operation 9 
This section describes the operation details of the shared cell. 10 
A4.8.3.1 Topology Discovery 11 
O-DU can obtain the O-RU8 topological relation (adjacency relation) of a shared cell. The shared cell topology 12 
discovery procedure is filled in to the ethernet forwarding Information Base (FIB) using the LBM/LBR connection 13 
check procedure running at the Ethernet layer as defined in Section 3.3.1.5 Connectivity Detection, and FIB is obtained 14 
based on O-DU. The difference is that, since the FHGW7-2→8 southward is based on CPRI IQ link, only the Ethernet 15 
network-based M-Plane has MAC address, therefore, the LBM/LBR procedure in the 3.3.1.5 Connectivity detection 16 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           111 
section, the FHGW7-2→8 southward is based on M-Plane. Transparent bridge functionality is used for O-RU8 with 1 
shared cell functionality running in FHGW7-2→8 and/or cascading mode. 2 
O-DU determines the topology by the following two-step procedure： 3 
1) In the first phase, the procedure of using the 3.3.1.5 connectivity detection section is used to execute the 4 
Ethernet connection monitoring for all the discovered O -RU8 MAC addresses. The echo of the Ethernet 5 
loopback from the found MAC address should ensure that the transparent bridge in the FHGW 7-2→8 and 6 
the cascading mode is automatically learning to pass the MAC addresses of these devices  7 
Note: In addition to Ethernet connection monitoring, DHCP discovery, Call Home and M -Plane connection 8 
establishment can also be used to fill in information in FIB, so maybe O-RU8 has a northward port to do the above. 9 
2) In the second phase, O -DU uses the o -ran-ethernet-forwarding.yang model to discovery which MAC 10 
addresses have been learned by the ethernet bridge function. O -DU uses each Ethernet forwarding entry 11 
to determine adjacency relationships 12 
The following figure shows an example of the MAC address configuration of the FHGW 7-2→8 mode and the FHGW7-2→8 13 
operation pattern configuration, and the relevant transparent bridge fib table.  14 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           112 
 1 
Figure 12 topology discovery 2 
A4.8.3.2 Configuration of Shared Cell 3 
The FHGW7-2→8 needs to support two type of shared cell configurations. So does the downlink copy configuration.  4 
- Shared cell downlink configuration of FHGW7-2→8 connect to O-RU8  5 
- Shared cell downlink configuration of FHGW7-2→8 cascade to FHGW7-2→8  6 


                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           113 
Examples are shown in the figure below 1 
 2 
Figure 13 Shared cell downlink copy 3 
 4 
The FHGW7-2→8 needs to support two type of shared cell configurations. So does the uplink combine configuration.  5 
- Shared cell uplink combine configuration of FHGW7-2→8 connect to O-RU8  6 
- Shared cell uplink combine configuration of FHGW7-2→8 cascade to FHGW7-2→8  7 
Examples are shown in the figure below 8 
 9 
 10 
Figure 14 Shared cell uplink combine 11 
 12 
Cell#1 option7-2
eCPRI Inform of U plane 
Cell#1 option8
CPRI Inform of U plane
Cell#2 option7-2
eCPRI Inform of U plane
Interface of 
northward e CPRI 
U-Plane
U-Plane of Low PHY 
shared cell 
downlink copy of 
FHGW cascade to 
FHGW 
shared cell 
downlink copy of 
FHGW connect to 
O-RU
southward CPRI  
interface #1
southward CPRI 
interface  #N
 southward eCPRI 
interface  #1
 southward eCPRI 
interface  #N
Cell#1 option7-2
eCPRI Inform of U plane 
Cell#1 option8
CPRI Inform of U plane
Cell#2 option7-2
eCPRI Inform of U plane
northward eCPRI 
interface
U Plane of Low PHY 
shared cell uplink 
combine of 
FHGW cascade to 
FHGW
shared cell uplink 
combine of 
FHGW connect to 
O-RU
southward CPRI 
interface #1
southward CPRI 
interface #N
southward eCPRI 
interface #1
southward eCPRI 
interface #N

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           114 
A4.8.3.3 Configuration of FHGW7-2→8 Connect to O-RU8  1 
For the configuration of FHGW7-2→8 connect to O-RU8, add a new YANG model file, o-ran-shared-cell-ecpri7-to-2 
cpri8.yang, and eCPRI7-to-CPRI8 mode was added for the shared-cell-copy-combine mode in o-ran-shared-cell.yang, 3 
which is used for the configuration of FHGW7-2→8 connect to O-RU8. 4 
- COMMON 5 
- SELECTIVE 6 
- eCPRI7-to-CPRI8 7 
 8 
The function of downlink copy of shared-cell-copy-entities-ecpri7-to-cpri8 is configured in two parts. 9 
1) low-level-tx-endpoint 10 
This parameter identifies the data source of the downlink copy of the shared cell, points to the Tx endpoint in the Low 11 
PHY U-Plane configuration. 12 
2) south-node-processing-elements-cpri 13 
This parameter identifies the data destination of downlink copy of the shared cell, points to the CPRI flow, which is 14 
defined in the CPRI interface YANG model. 15 
 16 
The function of uplink combination of shared-cell-combine-entities-option8-cpri is configured in two parts 17 
1) low-level-rx-endpoint 18 
This parameter identifies the data destination of the shared cell uplink combine and points to the Rx endpoint in the 19 
Low PHY U-Plane configuration. 20 
2) south-node-processing-elements-cpri 21 
This parameter identifies the data source of the downlink copy data of the shared cell and points to the CPRI -Flow 22 
defined in the FHGW7-2→8 southward CPRI interface model. 23 
 24 
Note: In contrast to the shared cell in O-RAN specification, the downlink copy and uplink combine configuration do not 25 
define the shared cell U-Plane configuration part. This is because all the U-Plane configuration information (such as 26 
eaxc-id, downlink-radio-frame-offset, downlink-sfn-offset, and N-TA-Offset of uplink only parameter) is fully defined 27 
in the low-level-tx-endpoint of Low PHY U-Plane configuration, and the shared cell part does not need to define it 28 
again. 29 
A4.8.3.4 Configuration of FHGW7-2→8 Cascade to FHGW7-2→8  30 
For the configuration of FHGW7-2→8 cascade to FHGW7-2→8, continue to reuse the COMMON mode of YANG model 31 
of shared-cell-copy-combine in the o-ran-shared-cell.yang. Which consistent with the configuration method of FHM 32 
shared cell in the O-RAN specification 33 
A4.9  FHGW7-2→8 Startup Example 34 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           115 
Table  6 FHGW7-2→8 Startup Procedure 1 
FHGW7-2→8 
Initialization 
Procedure 
Description Referred Sections  
Initialization of M -
Plane network layer 
connection  
Initialization of M -Plane network layer connection  Chapter 3.1 of [4]  
Clock 
synchronization  
Clock synchronization  
The M -Plane connection has not been fully established at this 
stage, and clock synchronization should avoid to depend on 
configurable parameters, or should use default parameter.  
Chapter 10 of [4]  
M-Plane Call Home  M-Plane Call Home  Chapter 3.2 of [4]  
Establishment of M - 
plane SSH 
connection 
Establishment of management plane SSH connection  Chapter 3.3 of [4]  
Retrieve NETCONF  
capability set of M - 
plane  
Retrieve NETCONF capability set of M - plane  Chapter 3.5 of [4]  
Keeping alive for M -
Plane NETCONF 
connection 
Keeping alive for M -Plane NETCONF connection  Chapter 3.6 of [4]  
Retrieve the FHGW 7-
2→8 parameters Retrieve the FHGW 7-2→8 parameters Chapter 6 of [4]  
Software 
management Software management  Chapter 5 of [4]  
clock 
synchronization  clock synchronization  Chapter 10 of [4]  
CPRI interface 
initialization in 
FHGW7-2→8 
CPRI interface initialization in FHGW 7-2→8 A2.5 
Keeping alive for U -
Plane connection  Keeping alive for U -Plane connection in FHGW 7-2→8 Chapter 4.10 of [4]  
Shared cell and U -
Plane configuration  
Topology discovery of FHGW 7-2→8 
Read Delay Profile of FHGW 7-2→8 
Northward e -CPRI interface configuration of FHGW 7-2→8 
U-Plane configuration of FHGW 7-2→8 
Shared cell configuration of FHGW 7-2→8 connect to O -RU8 
Shared Cell (optional) of FHGW 7-2→8 cascade to FHGW 7-2→8 
Southward e -CPRI interface configuration of FHGW 7-2→8 
(optional) 
Southward CPRI interface configuration of FHGW 7-2→8 
A2.8 
Fault management 
initialization  Fault management initialization  Chapter 8 of [4]  
Read status 
information of the 
FHGW7-2→8 
Read status information of the FHGW 7-2→8. Chapter 6 of [4]  
Configure runtime 
parameters of the 
FHGW7-2→8 
Configure runtime parameters of the FHGW 7-2→8 Chapter 6 of [4]  
 2 
A4.10 Appendix - YANG Model Tree Diagram 3 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           116 
This appendix lists YANG model tree diagrams that are newly defined or modified by this 1 
specification; refer to the O-RAN specification for other YANG models. 2 
A4.10.1 o-ran-uplane-conf-hub Module 3 
module: o-ran-uplane-conf-hub 4 
  +--rw eaxc-id-group-configuration {mcap:EAXC-ID-GROUP-SUPPORTED}? 5 
  |  +--rw max-num-tx-eaxc-id-groups?       -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-id-groups 6 
  |  +--rw max-num-tx-eaxc-ids-per-group?   -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-tx-eaxc-ids-per-group 7 
  |  +--rw max-num-rx-eaxc-id-groups?       -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-id-groups 8 
  |  +--rw max-num-rx-eaxc-ids-per-group?   -> /mcap:module-capability/ru-capabilities/eaxcid-grouping-capabilities/max-num-rx-eaxc-ids-per-group 9 
  |  +--rw tx-eaxc-id-group* [representative-tx-eaxc-id] 10 
  |  |  +--rw representative-tx-eaxc-id    uint16 11 
  |  |  +--rw member-tx-eaxc-id*           uint16 12 
  |  +--rw rx-eaxc-id-group* [representative-rx-eaxc-id] 13 
  |     +--rw representative-rx-eaxc-id    uint16 14 
  |     +--rw member-rx-eaxc-id*           uint16 15 
  +--rw user-plane-configuration 16 
     +--rw low-level-tx-links* [name] 17 
     |  +--rw name                     string 18 
     |  +--rw processing-element       -> /o-ran-pe:processing-elements/ru-elements/name 19 
     |  +--rw low-level-tx-endpoint    -> /user-plane-configuration/low-level-tx-endpoints/name 20 
     +--rw low-level-rx-links* [name] 21 
     |  +--rw name                         string 22 
     |  +--rw processing-element           -> /o-ran-pe:processing-elements/ru-elements/name 23 
     |  +--rw low-level-rx-endpoint        -> /user-plane-configuration/low-level-rx-endpoints/name 24 
     |  +--rw user-plane-uplink-marking?   -> /o-ran-pe:processing-elements/enhanced-uplane-mapping/uplane-mapping/up-marking-name 25 
     +--ro endpoint-types* [id] 26 
     |  +--ro id                                       uint16 27 
     |  +--ro supported-section-types* [section-type] 28 
     |  |  +--ro section-type                    uint8 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           117 
     |  |  +--ro supported-section-extensions*   uint8 1 
     |  +--ro supported-frame-structures*              uint8 2 
     |  +--ro managed-delay-support?                   enumeration 3 
     |  +--ro multiple-numerology-supported?           boolean 4 
     |  +--ro max-numerology-change-duration?          uint16 5 
     |  +--ro max-control-sections-per-data-section?   uint8 6 
     |  +--ro max-sections-per-symbol?                 uint16 7 
     |  +--ro max-sections-per-slot?                   uint16 8 
     |  +--ro max-remasks-per-section-id?              uint8 9 
     |  +--ro max-beams-per-symbol?                    uint16 10 
     |  +--ro max-beams-per-slot?                      uint16 11 
     |  +--ro max-prb-per-symbol?                      uint16 12 
     |  +--ro prb-capacity-allocation-granularity*     uint16 13 
     |  +--ro max-numerologies-per-symbol?             uint16 14 
     +--ro endpoint-capacity-sharing-groups* [id] 15 
     |  +--ro id                                       uint16 16 
     |  +--ro max-control-sections-per-data-section?   uint8 17 
     |  +--ro max-sections-per-symbol?                 uint16 18 
     |  +--ro max-sections-per-slot?                   uint16 19 
     |  +--ro max-remasks-per-section-id?              uint8 20 
     |  +--ro max-beams-per-symbol?                    uint16 21 
     |  +--ro max-beams-per-slot?                      uint16 22 
     |  +--ro max-prb-per-symbol?                      uint16 23 
     |  +--ro max-numerologies-per-symbol?             uint16 24 
     |  +--ro max-endpoints?                           uint16 25 
     |  +--ro max-managed-delay-endpoints?             uint16 26 
     |  +--ro max-non-managed-delay-endpoints?         uint16 27 
     +--ro endpoint-prach-group* [id] 28 
     |  +--ro id                                  uint16 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           118 
     |  +--ro supported-prach-preamble-formats*   prach-preamble-format 1 
     +--ro static-low-level-tx-endpoints* [name] 2 
     |  +--ro name                       string 3 
     |  +--ro restricted-interfaces*     -> /if:interfaces/interface/name 4 
     |  +--ro endpoint-type?             -> ../../endpoint-types/id 5 
     |  +--ro capacity-sharing-groups*   -> ../../endpoint-capacity-sharing-groups/id 6 
     +--ro static-low-level-rx-endpoints* [name] 7 
     |  +--ro name                       string 8 
     |  +--ro restricted-interfaces*     -> /if:interfaces/interface/name 9 
     |  +--ro endpoint-type?             -> ../../endpoint-types/id 10 
     |  +--ro capacity-sharing-groups*   -> ../../endpoint-capacity-sharing-groups/id 11 
     |  +--ro prach-group?               -> ../../endpoint-prach-group/id 12 
     +--rw low-level-tx-endpoints* [name] 13 
     |  +--rw name                                   -> /user-plane-configuration/static-low-level-tx-endpoints/name 14 
     |  +--rw compression! 15 
     |  |  +--rw iq-bitwidth?                               uint8 16 
     |  |  +--rw compression-type                           enumeration 17 
     |  |  x--rw bitwidth?                                  uint8 18 
     |  |  +--rw (compression-format)? 19 
     |  |     +--:(no-compresison) 20 
     |  |     +--:(block-floating-point) 21 
     |  |     |  +--rw exponent?                            uint8 22 
     |  |     +--:(block-floating-point-selective-re-sending) 23 
     |  |     |  +--rw sres-exponent?                       uint8 24 
     |  |     +--:(block-scaling) 25 
     |  |     |  +--rw block-scalar?                        uint8 26 
     |  |     +--:(u-law) 27 
     |  |     |  +--rw comp-bit-width?                      uint8 28 
     |  |     |  +--rw comp-shift?                          uint8 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           119 
     |  |     +--:(beam-space-compression) 1 
     |  |     |  +--rw active-beam-space-coeficient-mask*   uint8 2 
     |  |     |  +--rw block-scaler?                        uint8 3 
     |  |     +--:(modulation-compression) 4 
     |  |     |  +--rw csf?                                 uint8 5 
     |  |     |  +--rw mod-comp-scaler?                     uint16 6 
     |  |     +--:(modulation-compression-selective-re-sending) 7 
     |  |        +--rw sres-csf?                            uint8 8 
     |  |        +--rw sres-mod-comp-scaler?                uint16 9 
     |  +--rw frame-structure?                       uint8 10 
     |  +--rw cp-type?                               enumeration 11 
     |  +--rw cp-length                              uint16 12 
     |  +--rw cp-length-other                        uint16 13 
     |  +--rw offset-to-absolute-frequency-center    int32 14 
     |  +--rw number-of-prb-per-scs* [scs] 15 
     |  |  +--rw scs              mcap:scs-config-type 16 
     |  |  +--rw number-of-prb    uint16 17 
     |  +--rw e-axcid 18 
     |  |  +--rw o-du-port-bitmask      uint16 19 
     |  |  +--rw band-sector-bitmask    uint16 20 
     |  |  +--rw ccid-bitmask           uint16 21 
     |  |  +--rw ru-port-bitmask        uint16 22 
     |  |  +--rw eaxc-id                uint16 23 
     |  +--rw downlink-radio-frame-offset            uint32 24 
     |  +--rw downlink-sfn-offset                    int16 25 
     +--rw low-level-rx-endpoints* [name] 26 
     |  +--rw name                                   -> /user-plane-configuration/static-low-level-rx-endpoints/name 27 
     |  +--rw compression 28 
     |  |  +--rw iq-bitwidth?                               uint8 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           120 
     |  |  +--rw compression-type                           enumeration 1 
     |  |  x--rw bitwidth?                                  uint8 2 
     |  |  +--rw (compression-format)? 3 
     |  |     +--:(no-compresison) 4 
     |  |     +--:(block-floating-point) 5 
     |  |     |  +--rw exponent?                            uint8 6 
     |  |     +--:(block-floating-point-selective-re-sending) 7 
     |  |     |  +--rw sres-exponent?                       uint8 8 
     |  |     +--:(block-scaling) 9 
     |  |     |  +--rw block-scalar?                        uint8 10 
     |  |     +--:(u-law) 11 
     |  |     |  +--rw comp-bit-width?                      uint8 12 
     |  |     |  +--rw comp-shift?                          uint8 13 
     |  |     +--:(beam-space-compression) 14 
     |  |     |  +--rw active-beam-space-coeficient-mask*   uint8 15 
     |  |     |  +--rw block-scaler?                        uint8 16 
     |  |     +--:(modulation-compression) 17 
     |  |     |  +--rw csf?                                 uint8 18 
     |  |     |  +--rw mod-comp-scaler?                     uint16 19 
     |  |     +--:(modulation-compression-selective-re-sending) 20 
     |  |        +--rw sres-csf?                            uint8 21 
     |  |        +--rw sres-mod-comp-scaler?                uint16 22 
     |  +--rw frame-structure?                       uint8 23 
     |  +--rw cp-type?                               enumeration 24 
     |  +--rw cp-length                              uint16 25 
     |  +--rw cp-length-other                        uint16 26 
     |  +--rw offset-to-absolute-frequency-center    int32 27 
     |  +--rw number-of-prb-per-scs* [scs] 28 
     |  |  +--rw scs              mcap:scs-config-type 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           121 
     |  |  +--rw number-of-prb    uint16 1 
     |  +--rw ul-fft-sampling-offsets* [scs] 2 
     |  |  +--rw scs                       mcap:scs-config-type 3 
     |  |  +--rw ul-fft-sampling-offset?   uint16 4 
     |  +--rw e-axcid 5 
     |  |  +--rw o-du-port-bitmask      uint16 6 
     |  |  +--rw band-sector-bitmask    uint16 7 
     |  |  +--rw ccid-bitmask           uint16 8 
     |  |  +--rw ru-port-bitmask        uint16 9 
     |  |  +--rw eaxc-id                uint16 10 
     |  +--rw non-time-managed-delay-enabled?        boolean 11 
     |  +--rw downlink-radio-frame-offset            uint32 12 
     |  +--rw downlink-sfn-offset                    int16 13 
     |  +--rw n-ta-offset                            uint32 14 
     +--rw general-config 15 
        +--rw regularization-factor-se-configured?   boolean 16 
        +--rw little-endian-byte-order?              boolean 17 
A4.10.2 o-ran-shared-cell-ecpri7-to-cpri8 Module 18 
module: o-ran-shared-cell-ecpri7-to-cpri8 19 
  +--rw shared-cell-cpri7-to-cpri8 20 
     +--ro shared-cell-module-cap-ecpri7-to-cpri8 21 
     |  +--ro max-number-node-copy-and-combine    uint8 22 
     |  +--ro max-number-eaxcid-copy              uint8 23 
     |  +--ro max-number-eaxcid-combine           uint8 24 
     |  +--ro compression-method-supported* [] {FHM-eCPRI7-to-CPRI8}? 25 
     +--rw shared-cell-config 26 
        +--rw (shared-cell-copy-combine-mode)? 27 
           +--:(COMMON) 28 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           122 
           |  +--rw shared-cell-copy-entities* [name] 1 
           |  |  +--rw name                              string 2 
           |  |  +--rw north-node-processing-element?    -> /o-ran-pe:processing-elements/ru-elements/name 3 
           |  |  +--rw south-node-processing-elements*   -> /o-ran-pe:processing-elements/ru-elements/name 4 
           |  |  +--rw shared-cell-copy-uplane-config {FHM}? 5 
           |  |     +--rw tx-eaxc-id* [eaxc-id] 6 
           |  |     |  +--rw eaxc-id    uint16 7 
           |  |     +--rw rx-eaxc-id* [eaxc-id] 8 
           |  |     |  +--rw eaxc-id    uint16 9 
           |  |     +--rw downlink-radio-frame-offset    uint32 10 
           |  |     +--rw downlink-sfn-offset            int16 11 
           |  +--rw shared-cell-combine-entities* [name] 12 
           |     +--rw name                                 string 13 
           |     +--rw north-node-processing-element?       -> /o-ran-pe:processing-elements/ru-elements/name 14 
           |     +--rw south-node-processing-elements*      -> /o-ran-pe:processing-elements/ru-elements/name 15 
           |     +--rw ta3-prime-max?                       uint32 16 
           |     +--rw shared-cell-combine-uplane-config {FHM}? 17 
           |        +--rw rx-eaxc-id* [eaxc-id] 18 
           |        |  +--rw eaxc-id              uint16 19 
           |        |  +--rw comression-method 20 
           |        |     +--rw iq-bitwidth?                               uint8 21 
           |        |     +--rw compression-type                           enumeration 22 
           |        |     x--rw bitwidth?                                  uint8 23 
           |        |     +--rw (compression-format)? 24 
           |        |        +--:(no-compresison) 25 
           |        |        +--:(block-floating-point) 26 
           |        |        |  +--rw exponent?                            uint8 27 
           |        |        +--:(block-floating-point-selective-re-sending) 28 
           |        |        |  +--rw sres-exponent?                       uint8 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           123 
           |        |        +--:(block-scaling) 1 
           |        |        |  +--rw block-scalar?                        uint8 2 
           |        |        +--:(u-law) 3 
           |        |        |  +--rw comp-bit-width?                      uint8 4 
           |        |        |  +--rw comp-shift?                          uint8 5 
           |        |        +--:(beam-space-compression) 6 
           |        |        |  +--rw active-beam-space-coeficient-mask*   uint8 7 
           |        |        |  +--rw block-scaler?                        uint8 8 
           |        |        +--:(modulation-compression) 9 
           |        |        |  +--rw csf?                                 uint8 10 
           |        |        |  +--rw mod-comp-scaler?                     uint16 11 
           |        |        +--:(modulation-compression-selective-re-sending) 12 
           |        |           +--rw sres-csf?                            uint8 13 
           |        |           +--rw sres-mod-comp-scaler?                uint16 14 
           |        +--rw downlink-radio-frame-offset    uint32 15 
           |        +--rw downlink-sfn-offset            int16 16 
           |        +--rw n-ta-offset                    uint32 17 
           |        +--rw number-of-prb                  uint16 18 
           +--:(SELECTIVE) 19 
 20 
  augment /sc:shared-cell/sc:shared-cell-config/sc:shared-cell-copy-combine-mode: 21 
    +--:(eCPRI7-to-CPRI8) 22 
       +--rw shared-cell-copy-entities-ecpri7-to-cpri8* [name] 23 
       |  +--rw name                                   string 24 
       |  +--rw low-level-tx-endpoint?                 -> /uc-hub:user-plane-configuration/low-level-tx-endpoints/name 25 
       |  +--rw south-node-processing-elements-cpri*   -> /o-ran-pe:processing-elements/ru-elements/name 26 
       +--rw shared-cell-combine-entities-ecpri7-to-cpri8* [name] 27 
          +--rw name                                   string 28 
          +--rw low-level-rx-endpoint?                 -> /uc-hub:user-plane-configuration/low-level-tx-endpoints/name 29 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           124 
          +--rw south-node-processing-elements-cpri*   -> /o-ran-pe:processing-elements/ru-elements/name 1 
 2 
 3 
 4 
 5 
 6 
 7 
 8 
 9 
 10 
 11 
 12 
 13 
 14 
 15 
 16 
 17 
Annex ZZZ: O-RAN Adopter License Agreement 18 
BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O -RAN SPECIFICATION, ADOPTER 19 
AGREES TO THE TERMS OF THIS AGREEMENT. 20 
This O-RAN Adopter License Agreement (the “Agreement”) is made by and between the O -RAN Alliance and the 21 
entity that downloads, uses or otherwise accesses any O-RAN Specification, including its Affiliates (the “Adopter”). 22 
This is a license agreement for entities who wish to adopt any O-RAN Specification. 23 
Section 1: DEFINITIONS 24 
1.1 “Affiliate” means an entity that directly or indirectly controls, is controlled by, or is under common control with 25 
another entity, so long as such control exists. For the purpose of this Section, “Control” means beneficial ownership of 26 
fifty (50%) percent or more of the voting stock or equity in an entity. 27 
1.2 “Compliant Implementation” means any system, device, method or operation (whether implemented in hardware, 28 
software or combinations thereof) that fully conforms to a Final Specification. 29 
1.3 “Adopter(s)” means all entities, who are not Members, Contributors or Academic Contributors, including their 30 
Affiliates, who wish to download, use or otherwise access O-RAN Specifications. 31 
1.4 “Minor Update” means an update or revision to an O-RAN Specification published by O-RAN Alliance that does 32 
not add any significant new features or functionality and remains interoperable with the prior version of an O -RAN 33 
Specification. The term “O-RAN Specifications” includes Minor Updates. 34 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           125 
1.5 “Necessary Claims” means those claims of all present and future patents and patent applications, other than design 1 
patents and design registrations, throughout the world, which (i) are owned or otherwise licensable by a Member, 2 
Contributor or Academic Contributor during the term of its Member, Contributor or Academic Contributorship; (ii) 3 
such Member, Contributor or Academic Contributor has the right to grant a license without the payment of 4 
consideration to a third party; and (iii) are necessarily infringed by a Compliant Implementation (without considering 5 
any Contributions not included in the Final Specification). A claim is necessarily infringed only when it is not possible 6 
on technical (but not commercial) grounds, taking into account normal technical practice and the state of the art 7 
generally available at the date any Final Specification was published by the O -RAN Alliance or the date the patent 8 
claim first came into existence, whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate 9 
a Compliant Implementation without infringing that claim. For the avoidance of doubt in exceptional cases where a 10 
Final Specification can only be implemented by technical solutions, all of which infringe patent claims, all such patent 11 
claims shall be considered Necessary Claims. 12 
1.6 “Defensive Suspension” means for the purposes of any license grant pursuant to Section 3, Member, Contributor, 13 
Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in their license a term 14 
allowing the licensor to suspend the license against a licensee who brings a patent infringement suit against the 15 
licensing Member, Contributor, Academic Contributor, Adopter, or any of their Affiliates.  16 
Section 2: COPYRIGHT LICENSE 17 
2.1 Subject to the terms and conditions of this Agreement, O-RAN Alliance hereby grants to Adopter a nonexclusive, 18 
nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use and modify O-RAN 19 
Specifications, but not to further distribute such O-RAN Specification in any modified or unmodified way, solely in 20 
furtherance of implementations of an O-RAN 21 
Specification. 22 
2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a separate written 23 
agreement with O-RAN Alliance. 24 
Section 3: FRAND LICENSE 25 
3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a separate 26 
Patent License Agreement to each Adopter under Fair Reasonable And Non - Discriminatory (FRAND) terms and 27 
conditions with or without compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to 28 
Defensive Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 29 
use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, that such 30 
license shall not extend: (a) to any part or function of a product in which a Compliant Implementation is incorporated 31 
that is not itself part of the Compliant Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal 32 
grant to Members, Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 33 
foregoing licensing commitment includes the distribution by the Adopter’s distributors and the use by the Adopter’s 34 
customers of such licensed Compliant Implementations. 35 
3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their Affiliates has 36 
reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims to Adopter, then Adopter 37 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           126 
is entitled to charge a FRAND royalty or other fee to such Member, Contributor or Academic Contributor, Adopter and 1 
its Affiliates for its license of Necessary Claims to its licensees. 2 
3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent License 3 
Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates under Fair 4 
Reasonable And Non-Discriminatory (FRAND) terms and conditions with or without compensation (royalties) a 5 
nonexclusive, non-transferable, irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent 6 
license under their Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute 7 
Compliant Implementations; provided, however, that such license will not extend: (a) to any part or function of a 8 
product in which a Compliant Implementation is incorporated that is not itself part of the Compliant Implementation; or 9 
(b) to any Members, Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal 10 
grant to Adopter, as set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment includes 11 
the distribution by the Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ distributors 12 
and the use by the Members’, Contributors’, Academic Contributors’, Adopters’ and their Affiliates’ customers of such 13 
licensed Compliant Implementations. 14 
Section 4: TERM AND TERMINATION 15 
4.1 This Agreement shall remain in force, unless early terminated according to this Section 4.  16 
4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this Agreement 17 
if Adopter materially breaches this Agreement and does not cure or is not capable of curing such breach within thirty 18 
(30) days after being given notice specifying the breach. 19 
4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving Section 3, 20 
after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who become Adopters after 21 
the date of termination; and (b) for future versions of ORAN Specifications that are backwards compatible with the 22 
version that was current as of the date of termination. 23 
Section 5: CONFIDENTIALITY 24 
Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O -RAN 25 
Specifications to third parties, as Adopter employs with its own confidential information, but no less than reasonable 26 
care. Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to an obligation of 27 
confidentiality at least as restrictive as those contained in this Section. The foregoing obligation shall not apply to any 28 
information which is: (1) rightfully known by Adopter without any limitation on use or disclosure prior to disclosure; 29 
(2) publicly available through no fault of Adopter; (3) rightfully received without a duty of confidentiality; (4) disclosed 30 
by O-RAN Alliance or a Member, Contributor or Academic Contributor to a third party without a duty of 31 
confidentiality on such third party; (5) independently developed by Adopter; (6) disclosed pursuant to the order of a 32 
court or other authorized governmental body, or as required by law, provided that Adopter provides reasonable prior 33 
written notice to O-RAN Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or 34 
Academic Contributor to have the opportunity to oppose any such order; or (7) disclosed by Adopter with O -RAN 35 
Alliance’s prior written approval. 36 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           127 
Section 6: INDEMNIFICATION 1 
Adopter shall indemnify, defend, and hold harmless the O-RAN Alliance, its Members, Contributors or Academic 2 
Contributors, and their employees, and agents and their respective successors, heirs and assigns (the “Indemnitees”), 3 
against any liability, damage, loss, or expense (including reasonable attorneys’ fees and expenses) incurred by or 4 
imposed upon any of the Indemnitees in connection with any claims, suits, investigations, actions, demands or 5 
judgments arising out of Adopter’s use of the licensed O-RAN Specifications or Adopter’s commercialization of 6 
products that comply with O-RAN Specifications. 7 
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 8 
EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER’S BREACH OF SECTION 3, AND ADOPTER’S 9 
INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE TO ANY OTHER 10 
PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL 11 
DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-PERFORMANCE UNDER THIS AGREEMENT, 12 
IN EACH CASE WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR 13 
NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O -RAN 14 
SPECIFICATIONS ARE PROVIDED “AS IS” WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, 15 
WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE. THE O -RAN ALLIANCE AND THE 16 
MEMBERS, CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 17 
OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, NONINFRINGEMENT, 18 
FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, OR ANY WARRANTY OR 19 
CONDITION FOR O-RAN SPECIFICATIONS. 20 
Section 8: ASSIGNMENT 21 
Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any grants or 22 
other sublicenses to this Agreement, except as expressly authorized hereunder, without having first received the prior, 23 
written consent of the O-RAN Alliance, which consent may be withheld in O-RAN Alliance’s sole discretion. O-RAN 24 
Alliance may freely assign this Agreement. 25 
Section 9: THIRD-PARTY BENEFICIARY RIGHTS 26 
Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future Members, 27 
Contributors and Academic Contributors) are entitled to rights as a third -party beneficiary under this Agreement, 28 
including as licensees under Section 3. 29 
Section 10: BINDING ON AFFILIATES 30 
Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal entity’s or 31 
association’s agreement that its Affiliates are likewise bound to the obligations that are applicable to Adopter hereunder 32 
and are also entitled to the benefits of the rights of Adopter hereunder. 33 

                                                                                O-RAN.WG7.TS.IPC-HRD-Opt7-2.0-R005-v04.00 
________________________________________________________________________________________________ 
© 2025 by the O-RAN ALLIANCE e.V. Your use is subject to the copyright statement on the cover page of this specification.           128 
Section 11: GENERAL 1 
This Agreement is governed by the laws of Germany without regard to its conflict or choice of law provisions.  2 
This Agreement constitutes the entire agreement between the parties as to its express subject matter and expressly 3 
supersedes and replaces any prior or contemporaneous agreements between the parties, whether written or oral, relating 4 
to the subject matter of this Agreement.  5 
Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and 6 
regulations with respect to its and its Affiliates’ performance under this Agreement, including without limitation, export 7 
control and antitrust laws. Without limiting the generality of the foregoing, Adopter acknowledges that this Agreement 8 
prohibits any communication that would violate the antitrust laws. 9 
By execution hereof, no form of any partnership, joint venture or other special relationship is created between Adopter, 10 
or O-RAN Alliance or its Members, Contributors or Academic Contributors. Except as expressly set forth in this 11 
Agreement, no party is authorized to make any commitment on behalf of Adopter, or O -RAN Alliance or its Members, 12 
Contributors or Academic Contributors. 13 
In the event that any provision of this Agreement conflicts with governing law or if any provision is held to be null, 14 
void or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will be deemed stricken 15 
from the contract, and (ii) the remaining terms, provisions, covenants and restrictions of this Agreement will remain in 16 
full force and effect. 17 
 18 