#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 25 12:44:50 2025
# Process ID: 22212
# Current directory: C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -tempDir C:/V_temp -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_mux_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_axis_mux_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myjd_invert_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:axi_inverter:1.0'. The one found in IP location 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/export_2' will take precedence over the same IP in locations: 
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/export
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/export_1
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/xilinx_com_hls_axi_inverter_1_0
   c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/ip_repo/myip_invert_1.0/xilinx_com_hls_axi_inverter_1_0_1
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.cache/ip 
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 482.602 ; gain = 33.219
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.074 ; gain = 234.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-3491] module 'design_1_c_counter_binary_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'design_1_c_counter_binary_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:339]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_c_counter_binary_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:346]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_const_GND_0' declared at 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_const_GND_0/synth/design_1_const_GND_0.v:57' bound to instance 'const_GND' of component 'design_1_const_GND_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:354]
INFO: [Synth 8-6157] synthesizing module 'design_1_const_GND_0' [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_const_GND_0/synth/design_1_const_GND_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (1#1) [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_const_GND_0' (2#1) [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_const_GND_0/synth/design_1_const_GND_0.v:57]
INFO: [Synth 8-3491] module 'design_1_const_VDD_0' declared at 'c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_const_VDD_0/synth/design_1_const_VDD_0.v:57' bound to instance 'const_VDD' of component 'design_1_const_VDD_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:358]
INFO: [Synth 8-6157] synthesizing module 'design_1_const_VDD_0' [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_const_VDD_0/synth/design_1_const_VDD_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (2#1) [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_const_VDD_0' (3#1) [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_const_VDD_0/synth/design_1_const_VDD_0.v:57]
INFO: [Synth 8-3491] module 'design_1_mux_video_0_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_mux_video_0_0_0_stub.vhdl:5' bound to instance 'mux_video_0_0' of component 'design_1_mux_video_0_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:362]
INFO: [Synth 8-638] synthesizing module 'design_1_mux_video_0_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_mux_video_0_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_myip_invert_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_myip_invert_0_0_stub.vhdl:5' bound to instance 'myip_invert_0' of component 'design_1_myip_invert_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:368]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_invert_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_myip_invert_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'design_1_proc_sys_reset_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:386]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_1_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_proc_sys_reset_1_0_stub.vhdl:5' bound to instance 'proc_sys_reset_1' of component 'design_1_proc_sys_reset_1_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:399]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_1_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_proc_sys_reset_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_system_ila_0_4' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_system_ila_0_4_stub.vhdl:5' bound to instance 'system_ila_0' of component 'design_1_system_ila_0_4' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:412]
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_4' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_system_ila_0_4_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_v_axi4s_vid_out_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_axi4s_vid_out_0_0_stub.vhdl:5' bound to instance 'v_axi4s_vid_out_0' of component 'design_1_v_axi4s_vid_out_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:429]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_axi4s_vid_out_0_0_stub.vhdl:42]
INFO: [Synth 8-3491] module 'design_1_v_tc_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_tc_0_0_stub.vhdl:5' bound to instance 'v_tc_0' of component 'design_1_v_tc_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:463]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_tc_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_v_tc_1_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_tc_1_0_stub.vhdl:5' bound to instance 'v_tc_1' of component 'design_1_v_tc_1_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:476]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_1_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_tc_1_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'design_1_v_vid_in_axi4s_0_0' declared at 'C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_vid_in_axi4s_0_0_stub.vhdl:5' bound to instance 'v_vid_in_axi4s_0' of component 'design_1_v_vid_in_axi4s_0_0' [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:495]
INFO: [Synth 8-638] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_v_vid_in_axi4s_0_0_stub.vhdl:39]
INFO: [Synth 8-256] done synthesizing module 'design_1' (4#1) [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (5#1) [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1097.172 ; gain = 312.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.172 ; gain = 312.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.172 ; gain = 312.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1097.172 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0_in_context.xdc] for cell 'design_1_i/c_counter_binary_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_mux_video_0_0_0/design_1_mux_video_0_0_0/design_1_mux_video_0_0_0_in_context.xdc] for cell 'design_1_i/mux_video_0_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_mux_video_0_0_0/design_1_mux_video_0_0_0/design_1_mux_video_0_0_0_in_context.xdc] for cell 'design_1_i/mux_video_0_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0/design_1_v_tc_1_0_in_context.xdc] for cell 'design_1_i/v_tc_1'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_tc_1_0/design_1_v_tc_1_0/design_1_v_tc_1_0_in_context.xdc] for cell 'design_1_i/v_tc_1'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_myip_invert_0_0/design_1_myip_invert_0_0/design_1_myip_invert_0_1_in_context.xdc] for cell 'design_1_i/myip_invert_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_myip_invert_0_0/design_1_myip_invert_0_0/design_1_myip_invert_0_1_in_context.xdc] for cell 'design_1_i/myip_invert_0'
Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_4/design_1_system_ila_0_4/design_1_system_ila_0_4_in_context.xdc] for cell 'design_1_i/system_ila_0'
Finished Parsing XDC File [c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_4/design_1_system_ila_0_4/design_1_system_ila_0_4_in_context.xdc] for cell 'design_1_i/system_ila_0'
Parsing XDC File [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW2'. [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW3'. [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc:19]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc:22]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc:23]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc:24]
Finished Parsing XDC File [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA/doc/TP_video/Base_line_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1145.750 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.750 ; gain = 361.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.750 ; gain = 361.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_counter_binary_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/const_GND. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/const_VDD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mux_video_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myip_invert_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/system_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.750 ; gain = 361.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.750 ; gain = 361.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1145.750 ; gain = 361.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading C:/V_temp/.Xil_abonn/Vivado-22212-LAPTOP-HJ430IGT/realtime/design_1_wrapper_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1154.574 ; gain = 370.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1154.574 ; gain = 370.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1164.234 ; gain = 379.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |design_1_c_counter_binary_0_0 |         1|
|2     |design_1_clk_wiz_0_0          |         1|
|3     |design_1_mux_video_0_0_0      |         1|
|4     |design_1_myip_invert_0_0      |         1|
|5     |design_1_proc_sys_reset_0_0   |         1|
|6     |design_1_proc_sys_reset_1_0   |         1|
|7     |design_1_system_ila_0_4       |         1|
|8     |design_1_v_axi4s_vid_out_0_0  |         1|
|9     |design_1_v_tc_0_0             |         1|
|10    |design_1_v_tc_1_0             |         1|
|11    |design_1_v_vid_in_axi4s_0_0   |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |design_1_c_counter_binary_0_0_bbox_0 |     1|
|2     |design_1_clk_wiz_0_0_bbox_1          |     1|
|3     |design_1_mux_video_0_0_0_bbox_2      |     1|
|4     |design_1_myip_invert_0_0_bbox_3      |     1|
|5     |design_1_proc_sys_reset_0_0_bbox_4   |     1|
|6     |design_1_proc_sys_reset_1_0_bbox_5   |     1|
|7     |design_1_system_ila_0_4_bbox_6       |     1|
|8     |design_1_v_axi4s_vid_out_0_0_bbox_7  |     1|
|9     |design_1_v_tc_0_0_bbox_8             |     1|
|10    |design_1_v_tc_1_0_bbox_9             |     1|
|11    |design_1_v_vid_in_axi4s_0_0_bbox_10  |     1|
|12    |IBUF                                 |     2|
|13    |OBUF                                 |    14|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+--------------+---------------------+------+
|      |Instance      |Module               |Cells |
+------+--------------+---------------------+------+
|1     |top           |                     |   148|
|2     |  design_1_i  |design_1             |   132|
|3     |    const_GND |design_1_const_GND_0 |     0|
|4     |    const_VDD |design_1_const_VDD_0 |     0|
+------+--------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1179.996 ; gain = 347.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1179.996 ; gain = 395.664
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1179.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1187.945 ; gain = 705.344
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/abonn/Desktop/Cours_ESIREM/5eme_Annee/interface_systemes_embarques/TP/TP_video_VGA_2019/TP_video_VGA_2019.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 12:45:48 2025...
