$date
	Fri May 12 15:28:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$var wire 1 ! REQUEST $end
$var wire 1 " MEAL $end
$var reg 1 # CLK $end
$var reg 1 $ RESETB $end
$scope module k1 $end
$var wire 1 # clk $end
$var wire 1 $ resetb $end
$var wire 1 " meal $end
$var reg 1 % next_state $end
$var reg 1 ! request $end
$var reg 1 & state $end
$upscope $end
$scope module p1 $end
$var wire 1 # clk $end
$var wire 1 $ resetb $end
$var wire 1 ! wakeup $end
$var reg 1 " food $end
$var reg 1 ' next_state $end
$var reg 1 ( state $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
x"
0!
$end
#50000
1#
#100000
0#
#150000
1'
1!
0"
1#
1$
#200000
0#
#250000
1(
1#
#300000
0#
#350000
1%
1"
1#
#400000
0#
#450000
0%
1&
1#
#500000
0#
#550000
1%
0'
0&
0!
1#
#600000
0#
#650000
1'
0%
0(
1!
1&
1#
#700000
0#
#750000
0'
0&
0!
1(
0"
1#
#800000
0#
#850000
1%
1'
1"
0(
1!
1#
#900000
0#
#950000
0%
1&
1(
0"
1#
#1000000
0#
#1050000
0'
1%
1"
0!
0&
1#
#1100000
0#
#1150000
0%
1'
1&
1!
0(
1#
#1200000
0#
#1250000
0'
0"
1(
0!
0&
1#
#1300000
0#
#1350000
1'
1%
1!
0(
1"
1#
#1400000
0#
#1450000
0%
0"
1(
1&
1#
#1500000
0#
#1550000
0'
1%
0&
0!
1"
1#
#1600000
0#
#1650000
1'
0%
0(
1!
1&
1#
#1700000
0#
#1750000
0'
0&
0!
1(
0"
1#
#1800000
0#
#1850000
1%
1'
1"
0(
1!
1#
#1900000
0#
#1950000
0%
1&
1(
0"
1#
#2000000
0#
#2050000
0'
1%
1"
0!
0&
1#
#2100000
0#
#2150000
0%
1'
1&
1!
0(
1#
#2200000
0#
#2250000
0'
0"
1(
0!
0&
1#
#2300000
0#
#2350000
1'
1%
1!
0(
1"
1#
#2400000
0#
#2450000
0%
0"
1(
1&
1#
#2500000
0#
#2550000
0'
1%
0&
0!
1"
1#
#2600000
0#
#2650000
1'
0%
0(
1!
1&
1#
#2700000
0#
#2750000
0'
0&
0!
1(
0"
1#
#2800000
0#
#2850000
1%
1'
1"
0(
1!
1#
#2900000
0#
#2950000
0%
1&
1(
0"
1#
#3000000
0#
