<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MachineSink.cpp source code [llvm/llvm/lib/CodeGen/MachineSink.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/MachineSink.cpp'; var root_path = '../../../..'; var data_path = '../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='MachineSink.cpp.html'>MachineSink.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MachineSink.cpp - Sinking for machine instructions -----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This pass moves instructions into successor blocks when possible, so that</i></td></tr>
<tr><th id="10">10</th><td><i>// they aren't executed on paths where their results aren't needed.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// This pass is not intended to be a replacement or a complete alternative</i></td></tr>
<tr><th id="13">13</th><td><i>// for an LLVM-IR-level sinking pass. It is only designed to sink simple</i></td></tr>
<tr><th id="14">14</th><td><i>// constructs that are not exposed before lowering and instruction selection.</i></td></tr>
<tr><th id="15">15</th><td><i>//</i></td></tr>
<tr><th id="16">16</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/ADT/PointerIntPair.h.html">"llvm/ADT/PointerIntPair.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/ADT/SparseBitVector.h.html">"llvm/ADT/SparseBitVector.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html">"llvm/CodeGen/MachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/MachinePostDominators.h.html">"llvm/CodeGen/MachinePostDominators.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/IR/BasicBlock.h.html">"llvm/IR/BasicBlock.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../include/llvm/IR/LLVMContext.h.html">"llvm/IR/LLVMContext.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../include/llvm/Support/BranchProbability.h.html">"llvm/Support/BranchProbability.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include &lt;algorithm&gt;</u></td></tr>
<tr><th id="53">53</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="54">54</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="55">55</th><td><u>#include &lt;map&gt;</u></td></tr>
<tr><th id="56">56</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="57">57</th><td><u>#include &lt;vector&gt;</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"machine-sink"</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="64">64</th><td><dfn class="tu decl def" id="SplitEdges" title='SplitEdges' data-type='cl::opt&lt;bool&gt;' data-ref="SplitEdges" data-ref-filename="SplitEdges">SplitEdges</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"machine-sink-split"</q>,</td></tr>
<tr><th id="65">65</th><td>           <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Split critical edges during machine sinking"</q>),</td></tr>
<tr><th id="66">66</th><td>           <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="69">69</th><td><dfn class="tu decl def" id="UseBlockFreqInfo" title='UseBlockFreqInfo' data-type='cl::opt&lt;bool&gt;' data-ref="UseBlockFreqInfo" data-ref-filename="UseBlockFreqInfo">UseBlockFreqInfo</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"machine-sink-bfi"</q>,</td></tr>
<tr><th id="70">70</th><td>           <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Use block frequency info to find successors to sink"</q>),</td></tr>
<tr><th id="71">71</th><td>           <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SplitEdgeProbabilityThreshold" title='SplitEdgeProbabilityThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SplitEdgeProbabilityThreshold" data-ref-filename="SplitEdgeProbabilityThreshold">SplitEdgeProbabilityThreshold</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="74">74</th><td>    <q>"machine-sink-split-probability-threshold"</q>,</td></tr>
<tr><th id="75">75</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a></td></tr>
<tr><th id="76">76</th><td>        <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Percentage threshold for splitting single-instruction critical edge. "</q></td></tr>
<tr><th id="77">77</th><td>        <q>"If the branch threshold is higher than this threshold, we allow "</q></td></tr>
<tr><th id="78">78</th><td>        <q>"speculative execution of up to 1 instruction to avoid branching to "</q></td></tr>
<tr><th id="79">79</th><td>        <q>"splitted critical edge"</q>),</td></tr>
<tr><th id="80">80</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>40</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SinkLoadInstsPerBlockThreshold" title='SinkLoadInstsPerBlockThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SinkLoadInstsPerBlockThreshold" data-ref-filename="SinkLoadInstsPerBlockThreshold">SinkLoadInstsPerBlockThreshold</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="83">83</th><td>    <q>"machine-sink-load-instrs-threshold"</q>,</td></tr>
<tr><th id="84">84</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not try to find alias store for a load if there is a in-path "</q></td></tr>
<tr><th id="85">85</th><td>             <q>"block whose instruction number is higher than this threshold."</q>),</td></tr>
<tr><th id="86">86</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>2000</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SinkLoadBlocksThreshold" title='SinkLoadBlocksThreshold' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SinkLoadBlocksThreshold" data-ref-filename="SinkLoadBlocksThreshold">SinkLoadBlocksThreshold</dfn><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="89">89</th><td>    <q>"machine-sink-load-blocks-threshold"</q>,</td></tr>
<tr><th id="90">90</th><td>    <span class="namespace">cl::</span><a class="type" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Do not try to find alias store for a load if the block number in "</q></td></tr>
<tr><th id="91">91</th><td>             <q>"the straight line is higher than this threshold."</q>),</td></tr>
<tr><th id="92">92</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>20</var>), <span class="namespace">cl::</span><a class="enum" href="../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumSunk = {&quot;machine-sink&quot;, &quot;NumSunk&quot;, &quot;Number of machine instructions sunk&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSunk" title='NumSunk' data-ref="NumSunk" data-ref-filename="NumSunk">NumSunk</dfn>,      <q>"Number of machine instructions sunk"</q>);</td></tr>
<tr><th id="95">95</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumSplit = {&quot;machine-sink&quot;, &quot;NumSplit&quot;, &quot;Number of critical edges split&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSplit" title='NumSplit' data-ref="NumSplit" data-ref-filename="NumSplit">NumSplit</dfn>,     <q>"Number of critical edges split"</q>);</td></tr>
<tr><th id="96">96</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumCoalesces = {&quot;machine-sink&quot;, &quot;NumCoalesces&quot;, &quot;Number of copies coalesced&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCoalesces" title='NumCoalesces' data-ref="NumCoalesces" data-ref-filename="NumCoalesces">NumCoalesces</dfn>, <q>"Number of copies coalesced"</q>);</td></tr>
<tr><th id="97">97</th><td><a class="macro" href="../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumPostRACopySink = {&quot;machine-sink&quot;, &quot;NumPostRACopySink&quot;, &quot;Number of copies sunk after RA&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPostRACopySink" title='NumPostRACopySink' data-ref="NumPostRACopySink" data-ref-filename="NumPostRACopySink">NumPostRACopySink</dfn>, <q>"Number of copies sunk after RA"</q>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>namespace</b> {</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="102">102</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::MachineSinking::TII" data-ref-filename="(anonymousnamespace)..MachineSinking..TII">TII</dfn>;</td></tr>
<tr><th id="103">103</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</dfn>;</td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>  *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</dfn>;     <i  data-doc="(anonymousnamespace)::MachineSinking::MRI">// Machine register information</i></td></tr>
<tr><th id="105">105</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</dfn>;      <i  data-doc="(anonymousnamespace)::MachineSinking::DT">// Machine dominator tree</i></td></tr>
<tr><th id="106">106</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-type='llvm::MachinePostDominatorTree *' data-ref="(anonymousnamespace)::MachineSinking::PDT" data-ref-filename="(anonymousnamespace)..MachineSinking..PDT">PDT</dfn>; <i  data-doc="(anonymousnamespace)::MachineSinking::PDT">// Machine post dominator tree</i></td></tr>
<tr><th id="107">107</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</dfn>;</td></tr>
<tr><th id="108">108</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-type='llvm::MachineBlockFrequencyInfo *' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</dfn>;</td></tr>
<tr><th id="109">109</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" data-ref-filename="llvm..MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="(anonymousnamespace)::MachineSinking::MBPI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBPI">MBPI</dfn>;</td></tr>
<tr><th id="110">110</th><td>    <a class="typedef" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis" data-ref-filename="llvm..AliasAnalysis">AliasAnalysis</a> *<dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-type='llvm::AliasAnalysis *' data-ref="(anonymousnamespace)::MachineSinking::AA" data-ref-filename="(anonymousnamespace)..MachineSinking..AA">AA</dfn>;</td></tr>
<tr><th id="111">111</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" data-ref-filename="llvm..RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::RegClassInfo" title='(anonymous namespace)::MachineSinking::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::MachineSinking::RegClassInfo" data-ref-filename="(anonymousnamespace)..MachineSinking..RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>    <i  data-doc="(anonymousnamespace)::MachineSinking::CEBCandidates">// Remember which edges have been considered for breaking.</i></td></tr>
<tr><th id="114">114</th><td>    <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>*, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>*&gt;, <var>8</var>&gt;</td></tr>
<tr><th id="115">115</th><td>    <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-type='SmallSet&lt;std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt;, 8&gt;' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates" data-ref-filename="(anonymousnamespace)..MachineSinking..CEBCandidates">CEBCandidates</dfn>;</td></tr>
<tr><th id="116">116</th><td>    <i  data-doc="(anonymousnamespace)::MachineSinking::ToSplit">// Remember which edges we are about to split.</i></td></tr>
<tr><th id="117">117</th><td><i  data-doc="(anonymousnamespace)::MachineSinking::ToSplit">    // This is different from CEBCandidates since those edges</i></td></tr>
<tr><th id="118">118</th><td><i  data-doc="(anonymousnamespace)::MachineSinking::ToSplit">    // will be split.</i></td></tr>
<tr><th id="119">119</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" data-ref-filename="llvm..SetVector">SetVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-type='SetVector&lt;std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::ToSplit" data-ref-filename="(anonymousnamespace)..MachineSinking..ToSplit">ToSplit</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../../include/llvm/ADT/SparseBitVector.h.html#llvm::SparseBitVector" title='llvm::SparseBitVector' data-ref="llvm::SparseBitVector" data-ref-filename="llvm..SparseBitVector">SparseBitVector</a>&lt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-type='SparseBitVector&lt;&gt;' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" data-ref-filename="(anonymousnamespace)..MachineSinking..RegsToClearKillFlags">RegsToClearKillFlags</dfn>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</dfn> =</td></tr>
<tr><th id="124">124</th><td>        <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt;&gt;;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>    <i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">/// DBG_VALUE pointer and flag. The flag is true if this DBG_VALUE is</i></td></tr>
<tr><th id="127">127</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    /// post-dominated by another DBG_VALUE of the same variable location.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    /// This is necessary to detect sequences such as:</i></td></tr>
<tr><th id="129">129</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    ///     %0 = someinst</i></td></tr>
<tr><th id="130">130</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    ///     DBG_VALUE %0, !123, !DIExpression()</i></td></tr>
<tr><th id="131">131</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    ///     %1 = anotherinst</i></td></tr>
<tr><th id="132">132</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    ///     DBG_VALUE %1, !123, !DIExpression()</i></td></tr>
<tr><th id="133">133</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    /// Where if %0 were to sink, the DBG_VAUE should not sink with it, as that</i></td></tr>
<tr><th id="134">134</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUser">    /// would re-order assignments.</i></td></tr>
<tr><th id="135">135</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::MachineSinking::SeenDbgUser" title='(anonymous namespace)::MachineSinking::SeenDbgUser' data-type='PointerIntPair&lt;llvm::MachineInstr *, 1&gt;' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUser" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUser">SeenDbgUser</dfn> = <a class="type" href="../../include/llvm/ADT/PointerIntPair.h.html#llvm::PointerIntPair" title='llvm::PointerIntPair' data-ref="llvm::PointerIntPair" data-ref-filename="llvm..PointerIntPair">PointerIntPair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>1</var>&gt;;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUsers">/// Record of DBG_VALUE uses of vregs in a block, so that we can identify</i></td></tr>
<tr><th id="138">138</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgUsers">    /// debug instructions to sink.</i></td></tr>
<tr><th id="139">139</th><td>    <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap" data-ref-filename="llvm..SmallDenseMap">SmallDenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/TinyPtrVector.h.html#llvm::TinyPtrVector" title='llvm::TinyPtrVector' data-ref="llvm::TinyPtrVector" data-ref-filename="llvm..TinyPtrVector">TinyPtrVector</a>&lt;<a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::SeenDbgUser" title='(anonymous namespace)::MachineSinking::SeenDbgUser' data-type='PointerIntPair&lt;llvm::MachineInstr *, 1&gt;' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUser" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUser">SeenDbgUser</a>&gt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::SeenDbgUsers" title='(anonymous namespace)::MachineSinking::SeenDbgUsers' data-type='SmallDenseMap&lt;unsigned int, TinyPtrVector&lt;(anonymous namespace)::MachineSinking::SeenDbgUser&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUsers" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUsers">SeenDbgUsers</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    <i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgVars">/// Record of debug variables that have had their locations set in the</i></td></tr>
<tr><th id="142">142</th><td><i class="doc" data-doc="(anonymousnamespace)::MachineSinking::SeenDbgVars">    /// current block.</i></td></tr>
<tr><th id="143">143</th><td>    <a class="type" href="../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DebugVariable" title='llvm::DebugVariable' data-ref="llvm::DebugVariable" data-ref-filename="llvm..DebugVariable">DebugVariable</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::SeenDbgVars" title='(anonymous namespace)::MachineSinking::SeenDbgVars' data-type='DenseSet&lt;llvm::DebugVariable&gt;' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgVars" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgVars">SeenDbgVars</dfn>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>    <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;, <em>bool</em>&gt;</td></tr>
<tr><th id="146">146</th><td>        <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-type='std::map&lt;std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt;, bool&gt;' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</dfn>;</td></tr>
<tr><th id="147">147</th><td>    <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;,</td></tr>
<tr><th id="148">148</th><td>             <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;&gt;</td></tr>
<tr><th id="149">149</th><td>        <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::StoreInstrCache" title='(anonymous namespace)::MachineSinking::StoreInstrCache' data-type='std::map&lt;std::pair&lt;MachineBasicBlock *, MachineBasicBlock *&gt;, std::vector&lt;MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::StoreInstrCache" data-ref-filename="(anonymousnamespace)..MachineSinking..StoreInstrCache">StoreInstrCache</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>    <i class="doc" data-doc="(anonymousnamespace)::MachineSinking::CachedRegisterPressure">/// Cached BB's register pressure.</i></td></tr>
<tr><th id="152">152</th><td>    <span class="namespace">std::</span><span class='type' title='std::map' data-ref="std::map" data-ref-filename="std..map">map</span>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::MachineSinking::CachedRegisterPressure" title='(anonymous namespace)::MachineSinking::CachedRegisterPressure' data-type='std::map&lt;MachineBasicBlock *, std::vector&lt;unsigned int&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::CachedRegisterPressure" data-ref-filename="(anonymousnamespace)..MachineSinking..CachedRegisterPressure">CachedRegisterPressure</dfn>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <b>public</b>:</td></tr>
<tr><th id="155">155</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::MachineSinking::ID" data-ref-filename="(anonymousnamespace)..MachineSinking..ID">ID</dfn>; <i  data-doc="(anonymousnamespace)::MachineSinking::ID">// Pass identification</i></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinkingC1Ev" title='(anonymous namespace)::MachineSinking::MachineSinking' data-type='void (anonymous namespace)::MachineSinking::MachineSinking()' data-ref="_ZN12_GLOBAL__N_114MachineSinkingC1Ev" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinkingC1Ev">MachineSinking</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-use='a' data-ref="(anonymousnamespace)::MachineSinking::ID" data-ref-filename="(anonymousnamespace)..MachineSinking..ID">ID</a>) {</td></tr>
<tr><th id="158">158</th><td>      <a class="ref fn" href="#246" title='llvm::initializeMachineSinkingPass' data-ref="_ZN4llvm28initializeMachineSinkingPassERNS_12PassRegistryE" data-ref-filename="_ZN4llvm28initializeMachineSinkingPassERNS_12PassRegistryE">initializeMachineSinkingPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry" data-ref-filename="llvm..PassRegistry">PassRegistry</a>::<a class="ref fn" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv" data-ref-filename="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="159">159</th><td>    }</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>    <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>) override;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_114MachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::MachineSinking::getAnalysisUsage' data-type='void (anonymous namespace)::MachineSinking::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU" data-ref-filename="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="164">164</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a></span>);</td></tr>
<tr><th id="165">165</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass" data-ref-filename="llvm..AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="166">166</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="167">167</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="168">168</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="169">169</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" data-ref-filename="llvm..MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="170">170</th><td>      <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="171">171</th><td>      <b>if</b> (<a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseBlockFreqInfo" title='UseBlockFreqInfo' data-use='m' data-ref="UseBlockFreqInfo" data-ref-filename="UseBlockFreqInfo">UseBlockFreqInfo</a>)</td></tr>
<tr><th id="172">172</th><td>        <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU" data-ref-filename="2AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking13releaseMemoryEv" title='(anonymous namespace)::MachineSinking::releaseMemory' data-type='void (anonymous namespace)::MachineSinking::releaseMemory()' data-ref="_ZN12_GLOBAL__N_114MachineSinking13releaseMemoryEv" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking13releaseMemoryEv">releaseMemory</dfn>() override {</td></tr>
<tr><th id="176">176</th><td>      <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates" data-ref-filename="(anonymousnamespace)..MachineSinking..CEBCandidates">CEBCandidates</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv" data-ref-filename="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>private</b>:</td></tr>
<tr><th id="180">180</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::ProcessBlock' data-type='bool (anonymous namespace)::MachineSinking::ProcessBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE">ProcessBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB" data-ref-filename="3MBB">MBB</dfn>);</td></tr>
<tr><th id="181">181</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineSinking::ProcessDbgInst' data-type='void (anonymous namespace)::MachineSinking::ProcessDbgInst(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE">ProcessDbgInst</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>);</td></tr>
<tr><th id="182">182</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" title='(anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To)' data-ref="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_">isWorthBreakingCriticalEdge</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI" data-ref-filename="5MI">MI</dfn>,</td></tr>
<tr><th id="183">183</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="6From" data-ref-filename="6From">From</dfn>,</td></tr>
<tr><th id="184">184</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="7To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="7To" data-ref-filename="7To">To</dfn>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE" title='(anonymous namespace)::MachineSinking::hasStoreBetween' data-type='bool (anonymous namespace)::MachineSinking::hasStoreBetween(llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE">hasStoreBetween</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="8From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="8From" data-ref-filename="8From">From</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="9To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="9To" data-ref-filename="9To">To</dfn>,</td></tr>
<tr><th id="187">187</th><td>                         <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="10MI" data-ref-filename="10MI">MI</dfn>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">/// Postpone the splitting of the given critical</i></td></tr>
<tr><th id="190">190</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// edge <span class="command">(\p</span> <span class="arg">From,</span><span class="command"> \p</span> <span class="arg">To).</span></i></td></tr>
<tr><th id="191">191</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    ///</i></td></tr>
<tr><th id="192">192</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// We do not split the edges on the fly. Indeed, this invalidates</i></td></tr>
<tr><th id="193">193</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// the dominance information and thus triggers a lot of updates</i></td></tr>
<tr><th id="194">194</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// of that information underneath.</i></td></tr>
<tr><th id="195">195</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// Instead, we postpone all the splits after each iteration of</i></td></tr>
<tr><th id="196">196</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// the main loop. That way, the information is at least valid</i></td></tr>
<tr><th id="197">197</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// for the lifetime of an iteration.</i></td></tr>
<tr><th id="198">198</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    ///</i></td></tr>
<tr><th id="199">199</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// <span class="command">\return</span> True if the edge is marked as toSplit, false otherwise.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">    /// False can be returned if, for instance, this is not profitable.</i></td></tr>
<tr><th id="201">201</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To, bool BreakPHIEdge)' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>,</td></tr>
<tr><th id="202">202</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="12From" data-ref-filename="12From">From</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                   <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="13To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="13To" data-ref-filename="13To">To</dfn>,</td></tr>
<tr><th id="204">204</th><td>                                   <em>bool</em> <dfn class="local col4 decl" id="14BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="14BreakPHIEdge" data-ref-filename="14BreakPHIEdge">BreakPHIEdge</dfn>);</td></tr>
<tr><th id="205">205</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" title='(anonymous namespace)::MachineSinking::SinkInstruction' data-type='bool (anonymous namespace)::MachineSinking::SinkInstruction(llvm::MachineInstr &amp; MI, bool &amp; SawStore, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">SinkInstruction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="15MI" data-ref-filename="15MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col6 decl" id="16SawStore" title='SawStore' data-type='bool &amp;' data-ref="16SawStore" data-ref-filename="16SawStore">SawStore</dfn>,</td></tr>
<tr><th id="206">206</th><td>                         <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col7 decl" id="17AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="17AllSuccessors" data-ref-filename="17AllSuccessors">AllSuccessors</dfn>);</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">/// If we sink a COPY inst, some debug users of it's destination may no</i></td></tr>
<tr><th id="209">209</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">    /// longer be dominated by the COPY, and will eventually be dropped.</i></td></tr>
<tr><th id="210">210</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">    /// This is easily rectified by forwarding the non-dominated debug uses</i></td></tr>
<tr><th id="211">211</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">    /// to the copy source.</i></td></tr>
<tr><th id="212">212</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::SalvageUnsunkDebugUsersOfCopy' data-type='void (anonymous namespace)::MachineSinking::SalvageUnsunkDebugUsersOfCopy(llvm::MachineInstr &amp; , llvm::MachineBasicBlock * TargetBlock)' data-ref="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">SalvageUnsunkDebugUsersOfCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;,</td></tr>
<tr><th id="213">213</th><td>                                       <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="18TargetBlock" title='TargetBlock' data-type='llvm::MachineBasicBlock *' data-ref="18TargetBlock" data-ref-filename="18TargetBlock">TargetBlock</dfn>);</td></tr>
<tr><th id="214">214</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-type='bool (anonymous namespace)::MachineSinking::AllUsesDominatedByBlock(llvm::Register Reg, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * DefMBB, bool &amp; BreakPHIEdge, bool &amp; LocalUse) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">AllUsesDominatedByBlock</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="19Reg" title='Reg' data-type='llvm::Register' data-ref="19Reg" data-ref-filename="19Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="20MBB" data-ref-filename="20MBB">MBB</dfn>,</td></tr>
<tr><th id="215">215</th><td>                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21DefMBB" title='DefMBB' data-type='llvm::MachineBasicBlock *' data-ref="21DefMBB" data-ref-filename="21DefMBB">DefMBB</dfn>, <em>bool</em> &amp;<dfn class="local col2 decl" id="22BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="22BreakPHIEdge" data-ref-filename="22BreakPHIEdge">BreakPHIEdge</dfn>,</td></tr>
<tr><th id="216">216</th><td>                                 <em>bool</em> &amp;<dfn class="local col3 decl" id="23LocalUse" title='LocalUse' data-type='bool &amp;' data-ref="23LocalUse" data-ref-filename="23LocalUse">LocalUse</dfn>) <em>const</em>;</td></tr>
<tr><th id="217">217</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MachineSinking::FindSuccToSinkTo(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, bool &amp; BreakPHIEdge, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="24MI" data-ref-filename="24MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="25MBB" data-ref-filename="25MBB">MBB</dfn>,</td></tr>
<tr><th id="218">218</th><td>               <em>bool</em> &amp;<dfn class="local col6 decl" id="26BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="26BreakPHIEdge" data-ref-filename="26BreakPHIEdge">BreakPHIEdge</dfn>, <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col7 decl" id="27AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="27AllSuccessors" data-ref-filename="27AllSuccessors">AllSuccessors</dfn>);</td></tr>
<tr><th id="219">219</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-type='bool (anonymous namespace)::MachineSinking::isProfitableToSinkTo(llvm::Register Reg, llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * SuccToSinkTo, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652">isProfitableToSinkTo</a>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="28Reg" title='Reg' data-type='llvm::Register' data-ref="28Reg" data-ref-filename="28Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="29MI" data-ref-filename="29MI">MI</dfn>,</td></tr>
<tr><th id="220">220</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="30MBB" data-ref-filename="30MBB">MBB</dfn>,</td></tr>
<tr><th id="221">221</th><td>                              <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="31SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="31SuccToSinkTo" data-ref-filename="31SuccToSinkTo">SuccToSinkTo</dfn>,</td></tr>
<tr><th id="222">222</th><td>                              <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col2 decl" id="32AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="32AllSuccessors" data-ref-filename="32AllSuccessors">AllSuccessors</dfn>);</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing' data-type='bool (anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialForwardCoalescing</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn>,</td></tr>
<tr><th id="225">225</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="34MBB" data-ref-filename="34MBB">MBB</dfn>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; &amp;</td></tr>
<tr><th id="228">228</th><td>    <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" title='(anonymous namespace)::MachineSinking::GetAllSortedSuccessors' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &amp; (anonymous namespace)::MachineSinking::GetAllSortedSuccessors(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">GetAllSortedSuccessors</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="36MBB" data-ref-filename="36MBB">MBB</dfn>,</td></tr>
<tr><th id="229">229</th><td>                           <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col7 decl" id="37AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="37AllSuccessors" data-ref-filename="37AllSuccessors">AllSuccessors</dfn>) <em>const</em>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::getBBRegisterPressure' data-type='std::vector&lt;unsigned int&gt; &amp; (anonymous namespace)::MachineSinking::getBBRegisterPressure(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE">getBBRegisterPressure</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="38MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="38MBB" data-ref-filename="38MBB">MBB</dfn>);</td></tr>
<tr><th id="232">232</th><td>  };</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def" id="(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::MachineSinking::ID" data-ref-filename="(anonymousnamespace)..MachineSinking..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::MachineSinkingID" title='llvm::MachineSinkingID' data-ref="llvm::MachineSinkingID" data-ref-filename="llvm..MachineSinkingID">MachineSinkingID</dfn> = <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<a class="tu ref" href="#(anonymousnamespace)::MachineSinking::ID" title='(anonymous namespace)::MachineSinking::ID' data-ref="(anonymousnamespace)::MachineSinking::ID" data-ref-filename="(anonymousnamespace)..MachineSinking..ID">ID</a>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#51" title="static void *initializeMachineSinkingPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(MachineSinking, DEBUG_TYPE,</td></tr>
<tr><th id="241">241</th><td>                      <q>"Machine code sinking"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="242">242</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="initializeMachineBranchProbabilityInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineBranchProbabilityInfo)</td></tr>
<tr><th id="243">243</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="244">244</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="245">245</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="initializeAAResultsWrapperPassPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(AAResultsWrapperPass)</td></tr>
<tr><th id="246">246</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Machine code sinking&quot;, &quot;machine-sink&quot;, &amp;MachineSinking::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;MachineSinking&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeMachineSinkingPassFlag; void llvm::initializeMachineSinkingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeMachineSinkingPassFlag, initializeMachineSinkingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>, <a class="macro" href="#61" title="&quot;machine-sink&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="247">247</th><td>                    <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Machine code sinking"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing' data-type='bool (anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialForwardCoalescing</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="39MI" data-ref-filename="39MI">MI</dfn>,</td></tr>
<tr><th id="250">250</th><td>                                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="40MBB" data-ref-filename="40MBB">MBB</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (!<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="41SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="42DstReg" title='DstReg' data-type='llvm::Register' data-ref="42DstReg" data-ref-filename="42DstReg">DstReg</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="256">256</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="257">257</th><td>      !<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#42DstReg" title='DstReg' data-ref="42DstReg" data-ref-filename="42DstReg">DstReg</a>) || !<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</a>))</td></tr>
<tr><th id="258">258</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="43SRC" title='SRC' data-type='const llvm::TargetRegisterClass *' data-ref="43SRC" data-ref-filename="43SRC">SRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</a>);</td></tr>
<tr><th id="261">261</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="44DRC" title='DRC' data-type='const llvm::TargetRegisterClass *' data-ref="44DRC" data-ref-filename="44DRC">DRC</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#42DstReg" title='DstReg' data-ref="42DstReg" data-ref-filename="42DstReg">DstReg</a>);</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (<a class="local col3 ref" href="#43SRC" title='SRC' data-ref="43SRC" data-ref-filename="43SRC">SRC</a> != <a class="local col4 ref" href="#44DRC" title='DRC' data-ref="44DRC" data-ref-filename="44DRC">DRC</a>)</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="45DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="45DefMI" data-ref-filename="45DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</a>);</td></tr>
<tr><th id="266">266</th><td>  <b>if</b> (<a class="local col5 ref" href="#45DefMI" title='DefMI' data-ref="45DefMI" data-ref-filename="45DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isCopyLikeEv" title='llvm::MachineInstr::isCopyLike' data-ref="_ZNK4llvm12MachineInstr10isCopyLikeEv" data-ref-filename="_ZNK4llvm12MachineInstr10isCopyLikeEv">isCopyLike</a>())</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="268">268</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Coalescing: "</q> &lt;&lt; *DefMI);</td></tr>
<tr><th id="269">269</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"*** to: "</q> &lt;&lt; MI);</td></tr>
<tr><th id="270">270</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" title='llvm::MachineRegisterInfo::replaceRegWith' data-ref="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_" data-ref-filename="_ZN4llvm19MachineRegisterInfo14replaceRegWithENS_8RegisterES1_">replaceRegWith</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#42DstReg" title='DstReg' data-ref="42DstReg" data-ref-filename="42DstReg">DstReg</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</a>);</td></tr>
<tr><th id="271">271</th><td>  <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i>// Conservatively, clear any kill flags, since it's possible that they are no</i></td></tr>
<tr><th id="274">274</th><td><i>  // longer correct.</i></td></tr>
<tr><th id="275">275</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#41SrcReg" title='SrcReg' data-ref="41SrcReg" data-ref-filename="41SrcReg">SrcReg</a>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#96" title='NumCoalesces' data-ref="NumCoalesces" data-ref-filename="NumCoalesces">NumCoalesces</a>;</td></tr>
<tr><th id="278">278</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="279">279</th><td>}</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">/// AllUsesDominatedByBlock - Return true if all uses of the specified register</i></td></tr>
<tr><th id="282">282</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">/// occur in blocks dominated by the specified block. If any use is in the</i></td></tr>
<tr><th id="283">283</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">/// definition block, then return false since it is never legal to move def</i></td></tr>
<tr><th id="284">284</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">/// after uses.</i></td></tr>
<tr><th id="285">285</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-type='bool (anonymous namespace)::MachineSinking::AllUsesDominatedByBlock(llvm::Register Reg, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * DefMBB, bool &amp; BreakPHIEdge, bool &amp; LocalUse) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">AllUsesDominatedByBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='llvm::Register' data-ref="46Reg" data-ref-filename="46Reg">Reg</dfn>,</td></tr>
<tr><th id="286">286</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="47MBB" data-ref-filename="47MBB">MBB</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                             <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="48DefMBB" title='DefMBB' data-type='llvm::MachineBasicBlock *' data-ref="48DefMBB" data-ref-filename="48DefMBB">DefMBB</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                             <em>bool</em> &amp;<dfn class="local col9 decl" id="49BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="49BreakPHIEdge" data-ref-filename="49BreakPHIEdge">BreakPHIEdge</dfn>,</td></tr>
<tr><th id="289">289</th><td>                                             <em>bool</em> &amp;<dfn class="local col0 decl" id="50LocalUse" title='LocalUse' data-type='bool &amp;' data-ref="50LocalUse" data-ref-filename="50LocalUse">LocalUse</dfn>) <em>const</em> {</td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isVirtualRegister(Reg) &amp;&amp; <q>"Only makes sense for vregs"</q>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Ignore debug uses because debug info doesn't affect the code.</i></td></tr>
<tr><th id="293">293</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a>))</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <i>// BreakPHIEdge is true if all the uses are in the successor MBB being sunken</i></td></tr>
<tr><th id="297">297</th><td><i>  // into and they are all PHI nodes. In this case, machine-sink must break</i></td></tr>
<tr><th id="298">298</th><td><i>  // the critical edge first. e.g.</i></td></tr>
<tr><th id="299">299</th><td><i>  //</i></td></tr>
<tr><th id="300">300</th><td><i>  // %bb.1:</i></td></tr>
<tr><th id="301">301</th><td><i>  //   Predecessors according to CFG: %bb.0</i></td></tr>
<tr><th id="302">302</th><td><i>  //     ...</i></td></tr>
<tr><th id="303">303</th><td><i>  //     %def = DEC64_32r %x, implicit-def dead %eflags</i></td></tr>
<tr><th id="304">304</th><td><i>  //     ...</i></td></tr>
<tr><th id="305">305</th><td><i>  //     JE_4 &lt;%bb.37&gt;, implicit %eflags</i></td></tr>
<tr><th id="306">306</th><td><i>  //   Successors according to CFG: %bb.37 %bb.2</i></td></tr>
<tr><th id="307">307</th><td><i>  //</i></td></tr>
<tr><th id="308">308</th><td><i>  // %bb.2:</i></td></tr>
<tr><th id="309">309</th><td><i>  //     %p = PHI %y, %bb.0, %def, %bb.1</i></td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (<a class="tu ref fn" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-use='c' data-ref="_ZN4llvm6all_ofEOT_T0_" data-ref-filename="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE">use_nodbg_operands</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a>), [&amp;](<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="51MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="51MO" data-ref-filename="51MO">MO</dfn>) {</td></tr>
<tr><th id="311">311</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52UseInst" title='UseInst' data-type='llvm::MachineInstr *' data-ref="52UseInst" data-ref-filename="52UseInst">UseInst</dfn> = <a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="312">312</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="53OpNo" title='OpNo' data-type='unsigned int' data-ref="53OpNo" data-ref-filename="53OpNo">OpNo</dfn> = <a class="local col2 ref" href="#52UseInst" title='UseInst' data-ref="52UseInst" data-ref-filename="52UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO" data-ref-filename="51MO">MO</a>);</td></tr>
<tr><th id="313">313</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="54UseBlock" title='UseBlock' data-type='llvm::MachineBasicBlock *' data-ref="54UseBlock" data-ref-filename="54UseBlock">UseBlock</dfn> = <a class="local col2 ref" href="#52UseInst" title='UseInst' data-ref="52UseInst" data-ref-filename="52UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="314">314</th><td>        <b>return</b> <a class="local col4 ref" href="#54UseBlock" title='UseBlock' data-ref="54UseBlock" data-ref-filename="54UseBlock">UseBlock</a> == <a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a> &amp;&amp; <a class="local col2 ref" href="#52UseInst" title='UseInst' data-ref="52UseInst" data-ref-filename="52UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp;</td></tr>
<tr><th id="315">315</th><td>               <a class="local col2 ref" href="#52UseInst" title='UseInst' data-ref="52UseInst" data-ref-filename="52UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53OpNo" title='OpNo' data-ref="53OpNo" data-ref-filename="53OpNo">OpNo</a> + <var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="local col8 ref" href="#48DefMBB" title='DefMBB' data-ref="48DefMBB" data-ref-filename="48DefMBB">DefMBB</a>;</td></tr>
<tr><th id="316">316</th><td>      })) {</td></tr>
<tr><th id="317">317</th><td>    <a class="local col9 ref" href="#49BreakPHIEdge" title='BreakPHIEdge' data-ref="49BreakPHIEdge" data-ref-filename="49BreakPHIEdge">BreakPHIEdge</a> = <b>true</b>;</td></tr>
<tr><th id="318">318</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="319">319</th><td>  }</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="55MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="55MO" data-ref-filename="55MO">MO</dfn> : <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsENS_8RegisterE">use_nodbg_operands</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg" data-ref-filename="46Reg">Reg</a>)) {</td></tr>
<tr><th id="322">322</th><td>    <i>// Determine the block of the use.</i></td></tr>
<tr><th id="323">323</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56UseInst" title='UseInst' data-type='llvm::MachineInstr *' data-ref="56UseInst" data-ref-filename="56UseInst">UseInst</dfn> = <a class="local col5 ref" href="#55MO" title='MO' data-ref="55MO" data-ref-filename="55MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv" data-ref-filename="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="324">324</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57OpNo" title='OpNo' data-type='unsigned int' data-ref="57OpNo" data-ref-filename="57OpNo">OpNo</dfn> = &amp;<a class="local col5 ref" href="#55MO" title='MO' data-ref="55MO" data-ref-filename="55MO">MO</a> - &amp;<a class="local col6 ref" href="#56UseInst" title='UseInst' data-ref="56UseInst" data-ref-filename="56UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="325">325</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="58UseBlock" title='UseBlock' data-type='llvm::MachineBasicBlock *' data-ref="58UseBlock" data-ref-filename="58UseBlock">UseBlock</dfn> = <a class="local col6 ref" href="#56UseInst" title='UseInst' data-ref="56UseInst" data-ref-filename="56UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="326">326</th><td>    <b>if</b> (<a class="local col6 ref" href="#56UseInst" title='UseInst' data-ref="56UseInst" data-ref-filename="56UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="327">327</th><td>      <i>// PHI nodes use the operand in the predecessor block, not the block with</i></td></tr>
<tr><th id="328">328</th><td><i>      // the PHI.</i></td></tr>
<tr><th id="329">329</th><td>      <a class="local col8 ref" href="#58UseBlock" title='UseBlock' data-ref="58UseBlock" data-ref-filename="58UseBlock">UseBlock</a> = <a class="local col6 ref" href="#56UseInst" title='UseInst' data-ref="56UseInst" data-ref-filename="56UseInst">UseInst</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#57OpNo" title='OpNo' data-ref="57OpNo" data-ref-filename="57OpNo">OpNo</a>+<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="330">330</th><td>    } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#58UseBlock" title='UseBlock' data-ref="58UseBlock" data-ref-filename="58UseBlock">UseBlock</a> == <a class="local col8 ref" href="#48DefMBB" title='DefMBB' data-ref="48DefMBB" data-ref-filename="48DefMBB">DefMBB</a>) {</td></tr>
<tr><th id="331">331</th><td>      <a class="local col0 ref" href="#50LocalUse" title='LocalUse' data-ref="50LocalUse" data-ref-filename="50LocalUse">LocalUse</a> = <b>true</b>;</td></tr>
<tr><th id="332">332</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="333">333</th><td>    }</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>    <i>// Check that it dominates.</i></td></tr>
<tr><th id="336">336</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col7 ref" href="#47MBB" title='MBB' data-ref="47MBB" data-ref-filename="47MBB">MBB</a>, <a class="local col8 ref" href="#58UseBlock" title='UseBlock' data-ref="58UseBlock" data-ref-filename="58UseBlock">UseBlock</a>))</td></tr>
<tr><th id="337">337</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="341">341</th><td>}</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::MachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::MachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="59MF" data-ref-filename="59MF">MF</dfn>) {</td></tr>
<tr><th id="344">344</th><td>  <b>if</b> (<a class="member fn" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"******** Machine Sinking ********\n"</q>);</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::TII" data-ref-filename="(anonymousnamespace)..MachineSinking..TII">TII</a> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="350">350</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</a> = <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="351">351</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a> = &amp;<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="352">352</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a> = &amp;<a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="353">353</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::PDT" data-ref-filename="(anonymousnamespace)..MachineSinking..PDT">PDT</a> = &amp;<a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#llvm::MachinePostDominatorTree" title='llvm::MachinePostDominatorTree' data-ref="llvm::MachinePostDominatorTree" data-ref-filename="llvm..MachinePostDominatorTree">MachinePostDominatorTree</a>&gt;();</td></tr>
<tr><th id="354">354</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a> = &amp;<a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo" data-ref-filename="llvm..MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="355">355</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a> = <a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseBlockFreqInfo" title='UseBlockFreqInfo' data-use='m' data-ref="UseBlockFreqInfo" data-ref-filename="UseBlockFreqInfo">UseBlockFreqInfo</a> ? &amp;<a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo" data-ref-filename="llvm..MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;() : <b>nullptr</b>;</td></tr>
<tr><th id="356">356</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::MBPI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBPI">MBPI</a> = &amp;<a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo" data-ref-filename="llvm..MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="357">357</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='w' data-ref="(anonymousnamespace)::MachineSinking::AA" data-ref-filename="(anonymousnamespace)..MachineSinking..AA">AA</a> = &amp;<a class="member fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass" data-ref-filename="llvm..AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;().<a class="ref fn" href="../../include/llvm/Analysis/AliasAnalysis.h.html#_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" title='llvm::AAResultsWrapperPass::getAAResults' data-ref="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv" data-ref-filename="_ZN4llvm20AAResultsWrapperPass12getAAResultsEv">getAAResults</a>();</td></tr>
<tr><th id="358">358</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::RegClassInfo" title='(anonymous namespace)::MachineSinking::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::RegClassInfo" data-ref-filename="(anonymousnamespace)..MachineSinking..RegClassInfo">RegClassInfo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>);</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <em>bool</em> <dfn class="local col0 decl" id="60EverMadeChange" title='EverMadeChange' data-type='bool' data-ref="60EverMadeChange" data-ref-filename="60EverMadeChange">EverMadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td>  <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="363">363</th><td>    <em>bool</em> <dfn class="local col1 decl" id="61MadeChange" title='MadeChange' data-type='bool' data-ref="61MadeChange" data-ref-filename="61MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <i>// Process all basic blocks.</i></td></tr>
<tr><th id="366">366</th><td>    <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates" data-ref-filename="(anonymousnamespace)..MachineSinking..CEBCandidates">CEBCandidates</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet5clearEv" title='llvm::SmallSet::clear' data-ref="_ZN4llvm8SmallSet5clearEv" data-ref-filename="_ZN4llvm8SmallSet5clearEv">clear</a>();</td></tr>
<tr><th id="367">367</th><td>    <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::ToSplit" data-ref-filename="(anonymousnamespace)..MachineSinking..ToSplit">ToSplit</a>.<a class="ref fn" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv" data-ref-filename="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="368">368</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB" data-ref-filename="62MBB">MBB</dfn>: <a class="local col9 ref" href="#59MF" title='MF' data-ref="59MF" data-ref-filename="59MF">MF</a>)</td></tr>
<tr><th id="369">369</th><td>      <a class="local col1 ref" href="#61MadeChange" title='MadeChange' data-ref="61MadeChange" data-ref-filename="61MadeChange">MadeChange</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::ProcessBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE">ProcessBlock</a>(<span class='refarg'><a class="local col2 ref" href="#62MBB" title='MBB' data-ref="62MBB" data-ref-filename="62MBB">MBB</a></span>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <i>// If we have anything we marked as toSplit, split it now.</i></td></tr>
<tr><th id="372">372</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="63Pair" title='Pair' data-type='const std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt; &amp;' data-ref="63Pair" data-ref-filename="63Pair">Pair</dfn> : <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-ref="(anonymousnamespace)::MachineSinking::ToSplit" data-ref-filename="(anonymousnamespace)..MachineSinking..ToSplit">ToSplit</a>) {</td></tr>
<tr><th id="373">373</th><td>      <em>auto</em> <dfn class="local col4 decl" id="64NewSucc" title='NewSucc' data-type='llvm::MachineBasicBlock *' data-ref="64NewSucc" data-ref-filename="64NewSucc">NewSucc</dfn> = <a class="local col3 ref" href="#63Pair" title='Pair' data-ref="63Pair" data-ref-filename="63Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassEPSt6vectorINS_15SparseBitVectorILj128EEESaIS6_EE" title='llvm::MachineBasicBlock::SplitCriticalEdge' data-ref="_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassEPSt6vectorINS_15SparseBitVectorILj128EEESaIS6_EE" data-ref-filename="_ZN4llvm17MachineBasicBlock17SplitCriticalEdgeEPS0_RNS_4PassEPSt6vectorINS_15SparseBitVectorILj128EEESaIS6_EE">SplitCriticalEdge</a>(<a class="local col3 ref" href="#63Pair" title='Pair' data-ref="63Pair" data-ref-filename="63Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>, <span class='refarg'>*<b>this</b></span>);</td></tr>
<tr><th id="374">374</th><td>      <b>if</b> (<a class="local col4 ref" href="#64NewSucc" title='NewSucc' data-ref="64NewSucc" data-ref-filename="64NewSucc">NewSucc</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="375">375</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** Splitting critical edge: "</q></td></tr>
<tr><th id="376">376</th><td>                          &lt;&lt; printMBBReference(*Pair.first) &lt;&lt; <q>" -- "</q></td></tr>
<tr><th id="377">377</th><td>                          &lt;&lt; printMBBReference(*NewSucc) &lt;&lt; <q>" -- "</q></td></tr>
<tr><th id="378">378</th><td>                          &lt;&lt; printMBBReference(*Pair.second) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="379">379</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a>)</td></tr>
<tr><th id="380">380</th><td>          <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZN4llvm25MachineBlockFrequencyInfo11onEdgeSplitERKNS_17MachineBasicBlockES3_RKNS_28MachineBranchProbabilityInfoE" title='llvm::MachineBlockFrequencyInfo::onEdgeSplit' data-ref="_ZN4llvm25MachineBlockFrequencyInfo11onEdgeSplitERKNS_17MachineBasicBlockES3_RKNS_28MachineBranchProbabilityInfoE" data-ref-filename="_ZN4llvm25MachineBlockFrequencyInfo11onEdgeSplitERKNS_17MachineBasicBlockES3_RKNS_28MachineBranchProbabilityInfoE">onEdgeSplit</a>(*<a class="local col3 ref" href="#63Pair" title='Pair' data-ref="63Pair" data-ref-filename="63Pair">Pair</a>.<span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, *<a class="local col4 ref" href="#64NewSucc" title='NewSucc' data-ref="64NewSucc" data-ref-filename="64NewSucc">NewSucc</a>, *<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBPI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBPI">MBPI</a>);</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>        <a class="local col1 ref" href="#61MadeChange" title='MadeChange' data-ref="61MadeChange" data-ref-filename="61MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="383">383</th><td>        <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#95" title='NumSplit' data-ref="NumSplit" data-ref-filename="NumSplit">NumSplit</a>;</td></tr>
<tr><th id="384">384</th><td>      } <b>else</b></td></tr>
<tr><th id="385">385</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** Not legal to break critical edge\n"</q>);</td></tr>
<tr><th id="386">386</th><td>    }</td></tr>
<tr><th id="387">387</th><td>    <i>// If this iteration over the code changed anything, keep iterating.</i></td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (!<a class="local col1 ref" href="#61MadeChange" title='MadeChange' data-ref="61MadeChange" data-ref-filename="61MadeChange">MadeChange</a>) <b>break</b>;</td></tr>
<tr><th id="389">389</th><td>    <a class="local col0 ref" href="#60EverMadeChange" title='EverMadeChange' data-ref="60EverMadeChange" data-ref-filename="60EverMadeChange">EverMadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="390">390</th><td>  }</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a>.<span class='ref fn' title='std::map::clear' data-ref="_ZNSt3map5clearEv" data-ref-filename="_ZNSt3map5clearEv">clear</span>();</td></tr>
<tr><th id="393">393</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::StoreInstrCache" title='(anonymous namespace)::MachineSinking::StoreInstrCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::StoreInstrCache" data-ref-filename="(anonymousnamespace)..MachineSinking..StoreInstrCache">StoreInstrCache</a>.<span class='ref fn' title='std::map::clear' data-ref="_ZNSt3map5clearEv" data-ref-filename="_ZNSt3map5clearEv">clear</span>();</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>  <i>// Now clear any kill flags for recorded registers.</i></td></tr>
<tr><th id="396">396</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="65I" title='I' data-type='unsigned int' data-ref="65I" data-ref-filename="65I">I</dfn> : <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" data-ref-filename="(anonymousnamespace)..MachineSinking..RegsToClearKillFlags">RegsToClearKillFlags</a>)</td></tr>
<tr><th id="397">397</th><td>    <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#65I" title='I' data-ref="65I" data-ref-filename="65I">I</a>);</td></tr>
<tr><th id="398">398</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" data-ref-filename="(anonymousnamespace)..MachineSinking..RegsToClearKillFlags">RegsToClearKillFlags</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector5clearEv" title='llvm::SparseBitVector::clear' data-ref="_ZN4llvm15SparseBitVector5clearEv" data-ref-filename="_ZN4llvm15SparseBitVector5clearEv">clear</a>();</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <b>return</b> <a class="local col0 ref" href="#60EverMadeChange" title='EverMadeChange' data-ref="60EverMadeChange" data-ref-filename="60EverMadeChange">EverMadeChange</a>;</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::ProcessBlock' data-type='bool (anonymous namespace)::MachineSinking::ProcessBlock(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking12ProcessBlockERN4llvm17MachineBasicBlockE">ProcessBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="66MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="66MBB" data-ref-filename="66MBB">MBB</dfn>) {</td></tr>
<tr><th id="404">404</th><td>  <i>// Can't sink anything out of a block that has less than two successors.</i></td></tr>
<tr><th id="405">405</th><td>  <b>if</b> (<a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() &lt;= <var>1</var> || <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>()) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <i>// Don't bother sinking code out of unreachable blocks. In addition to being</i></td></tr>
<tr><th id="408">408</th><td><i>  // unprofitable, it can also lead to infinite looping, because in an</i></td></tr>
<tr><th id="409">409</th><td><i>  // unreachable loop there may be nowhere to stop.</i></td></tr>
<tr><th id="410">410</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree20isReachableFromEntryEPKNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::isReachableFromEntry' data-ref="_ZN4llvm20MachineDominatorTree20isReachableFromEntryEPKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20MachineDominatorTree20isReachableFromEntryEPKNS_17MachineBasicBlockE">isReachableFromEntry</a>(&amp;<a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <dfn class="local col7 decl" id="67MadeChange" title='MadeChange' data-type='bool' data-ref="67MadeChange" data-ref-filename="67MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i>// Cache all successors, sorted by frequency info and loop depth.</i></td></tr>
<tr><th id="415">415</th><td>  <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> <span class='ref fn fake' title='std::map::map&lt;_Key, _Tp, _Compare, _Alloc&gt;' data-ref="_ZNSt3mapC1Ev" data-ref-filename="_ZNSt3mapC1Ev"></span><dfn class="local col8 decl" id="68AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache' data-ref="68AllSuccessors" data-ref-filename="68AllSuccessors">AllSuccessors</dfn>;</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// Walk the basic block bottom-up.  Remember if we saw a store.</i></td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="69I" title='I' data-type='MachineBasicBlock::iterator' data-ref="69I" data-ref-filename="69I">I</dfn> = <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="419">419</th><td>  <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>;</td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="local col0 decl" id="70ProcessedBegin" title='ProcessedBegin' data-type='bool' data-ref="70ProcessedBegin" data-ref-filename="70ProcessedBegin">ProcessedBegin</dfn>, <dfn class="local col1 decl" id="71SawStore" title='SawStore' data-type='bool' data-ref="71SawStore" data-ref-filename="71SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="421">421</th><td>  <b>do</b> {</td></tr>
<tr><th id="422">422</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="72MI" data-ref-filename="72MI">MI</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>;  <i>// The instruction to sink.</i></td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>    <i>// Predecrement I (if it's not begin) so that it isn't invalidated by</i></td></tr>
<tr><th id="425">425</th><td><i>    // sinking.</i></td></tr>
<tr><th id="426">426</th><td>    <a class="local col0 ref" href="#70ProcessedBegin" title='ProcessedBegin' data-ref="70ProcessedBegin" data-ref-filename="70ProcessedBegin">ProcessedBegin</a> = <a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (!<a class="local col0 ref" href="#70ProcessedBegin" title='ProcessedBegin' data-ref="70ProcessedBegin" data-ref-filename="70ProcessedBegin">ProcessedBegin</a>)</td></tr>
<tr><th id="428">428</th><td>      <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#69I" title='I' data-ref="69I" data-ref-filename="69I">I</a>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>    <b>if</b> (<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>()) {</td></tr>
<tr><th id="431">431</th><td>      <b>if</b> (<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>())</td></tr>
<tr><th id="432">432</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineSinking::ProcessDbgInst' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE">ProcessDbgInst</a>(<span class='refarg'><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a></span>);</td></tr>
<tr><th id="433">433</th><td>      <b>continue</b>;</td></tr>
<tr><th id="434">434</th><td>    }</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>    <em>bool</em> <dfn class="local col3 decl" id="73Joined" title='Joined' data-type='bool' data-ref="73Joined" data-ref-filename="73Joined">Joined</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::PerformTrivialForwardCoalescing' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">PerformTrivialForwardCoalescing</a>(<span class='refarg'><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a></span>, &amp;<a class="local col6 ref" href="#66MBB" title='MBB' data-ref="66MBB" data-ref-filename="66MBB">MBB</a>);</td></tr>
<tr><th id="437">437</th><td>    <b>if</b> (<a class="local col3 ref" href="#73Joined" title='Joined' data-ref="73Joined" data-ref-filename="73Joined">Joined</a>) {</td></tr>
<tr><th id="438">438</th><td>      <a class="local col7 ref" href="#67MadeChange" title='MadeChange' data-ref="67MadeChange" data-ref-filename="67MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="439">439</th><td>      <b>continue</b>;</td></tr>
<tr><th id="440">440</th><td>    }</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" title='(anonymous namespace)::MachineSinking::SinkInstruction' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">SinkInstruction</a>(<span class='refarg'><a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI" data-ref-filename="72MI">MI</a></span>, <span class='refarg'><a class="local col1 ref" href="#71SawStore" title='SawStore' data-ref="71SawStore" data-ref-filename="71SawStore">SawStore</a></span>, <span class='refarg'><a class="local col8 ref" href="#68AllSuccessors" title='AllSuccessors' data-ref="68AllSuccessors" data-ref-filename="68AllSuccessors">AllSuccessors</a></span>)) {</td></tr>
<tr><th id="443">443</th><td>      <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#94" title='NumSunk' data-ref="NumSunk" data-ref-filename="NumSunk">NumSunk</a>;</td></tr>
<tr><th id="444">444</th><td>      <a class="local col7 ref" href="#67MadeChange" title='MadeChange' data-ref="67MadeChange" data-ref-filename="67MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="445">445</th><td>    }</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <i>// If we just processed the first instruction in the block, we're done.</i></td></tr>
<tr><th id="448">448</th><td>  } <b>while</b> (!<a class="local col0 ref" href="#70ProcessedBegin" title='ProcessedBegin' data-ref="70ProcessedBegin" data-ref-filename="70ProcessedBegin">ProcessedBegin</a>);</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgUsers" title='(anonymous namespace)::MachineSinking::SeenDbgUsers' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUsers" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUsers">SeenDbgUsers</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="451">451</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgVars" title='(anonymous namespace)::MachineSinking::SeenDbgVars' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgVars" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgVars">SeenDbgVars</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv" data-ref-filename="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="452">452</th><td>  <i>// recalculate the bb register pressure after sinking one BB.</i></td></tr>
<tr><th id="453">453</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CachedRegisterPressure" title='(anonymous namespace)::MachineSinking::CachedRegisterPressure' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CachedRegisterPressure" data-ref-filename="(anonymousnamespace)..MachineSinking..CachedRegisterPressure">CachedRegisterPressure</a>.<span class='ref fn' title='std::map::clear' data-ref="_ZNSt3map5clearEv" data-ref-filename="_ZNSt3map5clearEv">clear</span>();</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <a class="local col7 ref" href="#67MadeChange" title='MadeChange' data-ref="67MadeChange" data-ref-filename="67MadeChange">MadeChange</a>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE" title='(anonymous namespace)::MachineSinking::ProcessDbgInst' data-type='void (anonymous namespace)::MachineSinking::ProcessDbgInst(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking14ProcessDbgInstERN4llvm12MachineInstrE">ProcessDbgInst</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI" data-ref-filename="74MI">MI</dfn>) {</td></tr>
<tr><th id="459">459</th><td>  <i>// When we see DBG_VALUEs for registers, record any vreg it reads, so that</i></td></tr>
<tr><th id="460">460</th><td><i>  // we know what to sink if the vreg def sinks.</i></td></tr>
<tr><th id="461">461</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isDebugValue() &amp;&amp; <q>"Expected DBG_VALUE for processing"</q>);</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>  <a class="type" href="../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DebugVariable" title='llvm::DebugVariable' data-ref="llvm::DebugVariable" data-ref-filename="llvm..DebugVariable">DebugVariable</a> <dfn class="local col5 decl" id="75Var" title='Var' data-type='llvm::DebugVariable' data-ref="75Var" data-ref-filename="75Var">Var</dfn><a class="ref fn" href="../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm13DebugVariableC1EPKNS_15DILocalVariableEPKNS_12DIExpressionEPKNS_10DILocationE" title='llvm::DebugVariable::DebugVariable' data-ref="_ZN4llvm13DebugVariableC1EPKNS_15DILocalVariableEPKNS_12DIExpressionEPKNS_10DILocationE" data-ref-filename="_ZN4llvm13DebugVariableC1EPKNS_15DILocalVariableEPKNS_12DIExpressionEPKNS_10DILocationE">(</a><a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16getDebugVariableEv" title='llvm::MachineInstr::getDebugVariable' data-ref="_ZNK4llvm12MachineInstr16getDebugVariableEv" data-ref-filename="_ZNK4llvm12MachineInstr16getDebugVariableEv">getDebugVariable</a>(), <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr18getDebugExpressionEv" title='llvm::MachineInstr::getDebugExpression' data-ref="_ZNK4llvm12MachineInstr18getDebugExpressionEv" data-ref-filename="_ZNK4llvm12MachineInstr18getDebugExpressionEv">getDebugExpression</a>(),</td></tr>
<tr><th id="464">464</th><td>                    <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>()<a class="ref fn" href="../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLocptEv" title='llvm::DebugLoc::operator-&gt;' data-ref="_ZNK4llvm8DebugLocptEv" data-ref-filename="_ZNK4llvm8DebugLocptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/IR/DebugInfoMetadata.h.html#_ZNK4llvm10DILocation12getInlinedAtEv" title='llvm::DILocation::getInlinedAt' data-ref="_ZNK4llvm10DILocation12getInlinedAtEv" data-ref-filename="_ZNK4llvm10DILocation12getInlinedAtEv">getInlinedAt</a>());</td></tr>
<tr><th id="465">465</th><td>  <em>bool</em> <dfn class="local col6 decl" id="76SeenBefore" title='SeenBefore' data-type='bool' data-ref="76SeenBefore" data-ref-filename="76SeenBefore">SeenBefore</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgVars" title='(anonymous namespace)::MachineSinking::SeenDbgVars' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgVars" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgVars">SeenDbgVars</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl8containsENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::contains' data-ref="_ZNK4llvm6detail12DenseSetImpl8containsENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl8containsENS_26const_pointer_or_const_refIT_vE4typeE">contains</a>(<a class="local col5 ref" href="#75Var" title='Var' data-ref="75Var" data-ref-filename="75Var">Var</a>);</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="77MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="77MO" data-ref-filename="77MO">MO</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15getDebugOperandEj" title='llvm::MachineInstr::getDebugOperand' data-ref="_ZN4llvm12MachineInstr15getDebugOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15getDebugOperandEj">getDebugOperand</a>(<var>0</var>);</td></tr>
<tr><th id="468">468</th><td>  <b>if</b> (<a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO" data-ref-filename="77MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO" data-ref-filename="77MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="469">469</th><td>    <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgUsers" title='(anonymous namespace)::MachineSinking::SeenDbgUsers' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUsers" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUsers">SeenDbgUsers</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#77MO" title='MO' data-ref="77MO" data-ref-filename="77MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>.<a class="ref fn" href="../../include/llvm/ADT/TinyPtrVector.h.html#_ZN4llvm13TinyPtrVector9push_backET_" title='llvm::TinyPtrVector::push_back' data-ref="_ZN4llvm13TinyPtrVector9push_backET_" data-ref-filename="_ZN4llvm13TinyPtrVector9push_backET_">push_back</a>(<a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::SeenDbgUser" title='(anonymous namespace)::MachineSinking::SeenDbgUser' data-type='PointerIntPair&lt;llvm::MachineInstr *, 1&gt;' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUser" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUser">SeenDbgUser</a><a class="ref fn" href="../../include/llvm/ADT/PointerIntPair.h.html#_ZN4llvm14PointerIntPairC1ET_T1_" title='llvm::PointerIntPair::PointerIntPair&lt;PointerTy, IntBits, IntType, PtrTraits, Info&gt;' data-ref="_ZN4llvm14PointerIntPairC1ET_T1_" data-ref-filename="_ZN4llvm14PointerIntPairC1ET_T1_">(</a>&amp;<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>, <a class="local col6 ref" href="#76SeenBefore" title='SeenBefore' data-ref="76SeenBefore" data-ref-filename="76SeenBefore">SeenBefore</a>));</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <i>// Record the variable for any DBG_VALUE, to avoid re-ordering any of them.</i></td></tr>
<tr><th id="472">472</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgVars" title='(anonymous namespace)::MachineSinking::SeenDbgVars' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgVars" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgVars">SeenDbgVars</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col5 ref" href="#75Var" title='Var' data-ref="75Var" data-ref-filename="75Var">Var</a>);</td></tr>
<tr><th id="473">473</th><td>}</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" title='(anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To)' data-ref="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_">isWorthBreakingCriticalEdge</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>,</td></tr>
<tr><th id="476">476</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="79From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="79From" data-ref-filename="79From">From</dfn>,</td></tr>
<tr><th id="477">477</th><td>                                                 <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="80To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="80To" data-ref-filename="80To">To</dfn>) {</td></tr>
<tr><th id="478">478</th><td>  <i>// FIXME: Need much better heuristics.</i></td></tr>
<tr><th id="479">479</th><td><i></i></td></tr>
<tr><th id="480">480</th><td><i>  // If the pass has already considered breaking this edge (during this pass</i></td></tr>
<tr><th id="481">481</th><td><i>  // through the function), then let's go ahead and break it. This means</i></td></tr>
<tr><th id="482">482</th><td><i>  // sinking multiple "cheap" instructions into the same block.</i></td></tr>
<tr><th id="483">483</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CEBCandidates" title='(anonymous namespace)::MachineSinking::CEBCandidates' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CEBCandidates" data-ref-filename="(anonymousnamespace)..MachineSinking..CEBCandidates">CEBCandidates</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#79From" title='From' data-ref="79From" data-ref-filename="79From">From</a></span>, <span class='refarg'><a class="local col0 ref" href="#80To" title='To' data-ref="80To" data-ref-filename="80To">To</a></span>)).<span class='ref field' title='std::pair&lt;llvm::NoneType, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="484">484</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (!<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII" data-ref-filename="(anonymousnamespace)..MachineSinking..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</a>(<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>))</td></tr>
<tr><th id="487">487</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <b>if</b> (<a class="local col9 ref" href="#79From" title='From' data-ref="79From" data-ref-filename="79From">From</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col0 ref" href="#80To" title='To' data-ref="80To" data-ref-filename="80To">To</a>) &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBPI" title='(anonymous namespace)::MachineSinking::MBPI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBPI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBPI">MBPI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="local col9 ref" href="#79From" title='From' data-ref="79From" data-ref-filename="79From">From</a>, <a class="local col0 ref" href="#80To" title='To' data-ref="80To" data-ref-filename="80To">To</a>) <a class="ref fn" href="../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilityleES0_" title='llvm::BranchProbability::operator&lt;=' data-ref="_ZNK4llvm17BranchProbabilityleES0_" data-ref-filename="_ZNK4llvm17BranchProbabilityleES0_">&lt;=</a></td></tr>
<tr><th id="490">490</th><td>      <a class="type" href="../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a><a class="ref fn" href="../../include/llvm/Support/BranchProbability.h.html#_ZN4llvm17BranchProbabilityC1Ejj" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1Ejj" data-ref-filename="_ZN4llvm17BranchProbabilityC1Ejj">(</a><a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitEdgeProbabilityThreshold" title='SplitEdgeProbabilityThreshold' data-use='m' data-ref="SplitEdgeProbabilityThreshold" data-ref-filename="SplitEdgeProbabilityThreshold">SplitEdgeProbabilityThreshold</a>, <var>100</var>))</td></tr>
<tr><th id="491">491</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <i>// MI is cheap, we probably don't want to break the critical edge for it.</i></td></tr>
<tr><th id="494">494</th><td><i>  // However, if this would allow some definitions of its source operands</i></td></tr>
<tr><th id="495">495</th><td><i>  // to be sunk then it's probably worth it.</i></td></tr>
<tr><th id="496">496</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="81i" title='i' data-type='unsigned int' data-ref="81i" data-ref-filename="81i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="82e" title='e' data-type='unsigned int' data-ref="82e" data-ref-filename="82e">e</dfn> = <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a> != <a class="local col2 ref" href="#82e" title='e' data-ref="82e" data-ref-filename="82e">e</a>; ++<a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a>) {</td></tr>
<tr><th id="497">497</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="83MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="83MO" data-ref-filename="83MO">MO</dfn> = <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81i" title='i' data-ref="81i" data-ref-filename="81i">i</a>);</td></tr>
<tr><th id="498">498</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="499">499</th><td>      <b>continue</b>;</td></tr>
<tr><th id="500">500</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="84Reg" title='Reg' data-type='llvm::Register' data-ref="84Reg" data-ref-filename="84Reg">Reg</dfn> = <a class="local col3 ref" href="#83MO" title='MO' data-ref="83MO" data-ref-filename="83MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="501">501</th><td>    <b>if</b> (<a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="502">502</th><td>      <b>continue</b>;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>    <i>// We don't move live definitions of physical registers,</i></td></tr>
<tr><th id="505">505</th><td><i>    // so sinking their uses won't enable any opportunities.</i></td></tr>
<tr><th id="506">506</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>))</td></tr>
<tr><th id="507">507</th><td>      <b>continue</b>;</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <i>// If this instruction is the only user of a virtual register,</i></td></tr>
<tr><th id="510">510</th><td><i>    // check if breaking the edge will enable sinking</i></td></tr>
<tr><th id="511">511</th><td><i>    // both this instruction and the defining instruction.</i></td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>)) {</td></tr>
<tr><th id="513">513</th><td>      <i>// If the definition resides in same MBB,</i></td></tr>
<tr><th id="514">514</th><td><i>      // claim it's likely we can sink these together.</i></td></tr>
<tr><th id="515">515</th><td><i>      // If definition resides elsewhere, we aren't</i></td></tr>
<tr><th id="516">516</th><td><i>      // blocking it from being sunk so don't break the edge.</i></td></tr>
<tr><th id="517">517</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="85DefMI" data-ref-filename="85DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#84Reg" title='Reg' data-ref="84Reg" data-ref-filename="84Reg">Reg</a>);</td></tr>
<tr><th id="518">518</th><td>      <b>if</b> (<a class="local col5 ref" href="#85DefMI" title='DefMI' data-ref="85DefMI" data-ref-filename="85DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="519">519</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="520">520</th><td>    }</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-type='bool (anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * FromBB, llvm::MachineBasicBlock * ToBB, bool BreakPHIEdge)' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="86MI" data-ref-filename="86MI">MI</dfn>,</td></tr>
<tr><th id="527">527</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="87FromBB" title='FromBB' data-type='llvm::MachineBasicBlock *' data-ref="87FromBB" data-ref-filename="87FromBB">FromBB</dfn>,</td></tr>
<tr><th id="528">528</th><td>                                               <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="88ToBB" title='ToBB' data-type='llvm::MachineBasicBlock *' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</dfn>,</td></tr>
<tr><th id="529">529</th><td>                                               <em>bool</em> <dfn class="local col9 decl" id="89BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="89BreakPHIEdge" data-ref-filename="89BreakPHIEdge">BreakPHIEdge</dfn>) {</td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" title='(anonymous namespace)::MachineSinking::isWorthBreakingCriticalEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking27isWorthBreakingCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_">isWorthBreakingCriticalEdge</a>(<span class='refarg'><a class="local col6 ref" href="#86MI" title='MI' data-ref="86MI" data-ref-filename="86MI">MI</a></span>, <a class="local col7 ref" href="#87FromBB" title='FromBB' data-ref="87FromBB" data-ref-filename="87FromBB">FromBB</a>, <a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>))</td></tr>
<tr><th id="531">531</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <i>// Avoid breaking back edge. From == To means backedge for single BB loop.</i></td></tr>
<tr><th id="534">534</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SplitEdges" title='SplitEdges' data-use='m' data-ref="SplitEdges" data-ref-filename="SplitEdges">SplitEdges</a> || <a class="local col7 ref" href="#87FromBB" title='FromBB' data-ref="87FromBB" data-ref-filename="87FromBB">FromBB</a> == <a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>)</td></tr>
<tr><th id="535">535</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <i>// Check for backedges of more "complex" loops.</i></td></tr>
<tr><th id="538">538</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col7 ref" href="#87FromBB" title='FromBB' data-ref="87FromBB" data-ref-filename="87FromBB">FromBB</a>) == <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>) &amp;&amp;</td></tr>
<tr><th id="539">539</th><td>      <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::isLoopHeader' data-ref="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE">isLoopHeader</a>(<a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>))</td></tr>
<tr><th id="540">540</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <i>// It's not always legal to break critical edges and sink the computation</i></td></tr>
<tr><th id="543">543</th><td><i>  // to the edge.</i></td></tr>
<tr><th id="544">544</th><td><i>  //</i></td></tr>
<tr><th id="545">545</th><td><i>  // %bb.1:</i></td></tr>
<tr><th id="546">546</th><td><i>  // v1024</i></td></tr>
<tr><th id="547">547</th><td><i>  // Beq %bb.3</i></td></tr>
<tr><th id="548">548</th><td><i>  // &lt;fallthrough&gt;</i></td></tr>
<tr><th id="549">549</th><td><i>  // %bb.2:</i></td></tr>
<tr><th id="550">550</th><td><i>  // ... no uses of v1024</i></td></tr>
<tr><th id="551">551</th><td><i>  // &lt;fallthrough&gt;</i></td></tr>
<tr><th id="552">552</th><td><i>  // %bb.3:</i></td></tr>
<tr><th id="553">553</th><td><i>  // ...</i></td></tr>
<tr><th id="554">554</th><td><i>  //       = v1024</i></td></tr>
<tr><th id="555">555</th><td><i>  //</i></td></tr>
<tr><th id="556">556</th><td><i>  // If %bb.1 -&gt; %bb.3 edge is broken and computation of v1024 is inserted:</i></td></tr>
<tr><th id="557">557</th><td><i>  //</i></td></tr>
<tr><th id="558">558</th><td><i>  // %bb.1:</i></td></tr>
<tr><th id="559">559</th><td><i>  // ...</i></td></tr>
<tr><th id="560">560</th><td><i>  // Bne %bb.2</i></td></tr>
<tr><th id="561">561</th><td><i>  // %bb.4:</i></td></tr>
<tr><th id="562">562</th><td><i>  // v1024 =</i></td></tr>
<tr><th id="563">563</th><td><i>  // B %bb.3</i></td></tr>
<tr><th id="564">564</th><td><i>  // %bb.2:</i></td></tr>
<tr><th id="565">565</th><td><i>  // ... no uses of v1024</i></td></tr>
<tr><th id="566">566</th><td><i>  // &lt;fallthrough&gt;</i></td></tr>
<tr><th id="567">567</th><td><i>  // %bb.3:</i></td></tr>
<tr><th id="568">568</th><td><i>  // ...</i></td></tr>
<tr><th id="569">569</th><td><i>  //       = v1024</i></td></tr>
<tr><th id="570">570</th><td><i>  //</i></td></tr>
<tr><th id="571">571</th><td><i>  // This is incorrect since v1024 is not computed along the %bb.1-&gt;%bb.2-&gt;%bb.3</i></td></tr>
<tr><th id="572">572</th><td><i>  // flow. We need to ensure the new basic block where the computation is</i></td></tr>
<tr><th id="573">573</th><td><i>  // sunk to dominates all the uses.</i></td></tr>
<tr><th id="574">574</th><td><i>  // It's only legal to break critical edge and sink the computation to the</i></td></tr>
<tr><th id="575">575</th><td><i>  // new block if all the predecessors of "To", except for "From", are</i></td></tr>
<tr><th id="576">576</th><td><i>  // not dominated by "From". Given SSA property, this means these</i></td></tr>
<tr><th id="577">577</th><td><i>  // predecessors are dominated by "To".</i></td></tr>
<tr><th id="578">578</th><td><i>  //</i></td></tr>
<tr><th id="579">579</th><td><i>  // There is no need to do this check if all the uses are PHI nodes. PHI</i></td></tr>
<tr><th id="580">580</th><td><i>  // sources are only defined on the specific predecessor edges.</i></td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (!<a class="local col9 ref" href="#89BreakPHIEdge" title='BreakPHIEdge' data-ref="89BreakPHIEdge" data-ref-filename="89BreakPHIEdge">BreakPHIEdge</a>) {</td></tr>
<tr><th id="582">582</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::pred_iterator" title='llvm::MachineBasicBlock::pred_iterator' data-type='std::vector&lt;MachineBasicBlock *&gt;::iterator' data-ref="llvm::MachineBasicBlock::pred_iterator" data-ref-filename="llvm..MachineBasicBlock..pred_iterator">pred_iterator</a> <dfn class="local col0 decl" id="90PI" title='PI' data-type='MachineBasicBlock::pred_iterator' data-ref="90PI" data-ref-filename="90PI">PI</dfn> = <a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>(),</td></tr>
<tr><th id="583">583</th><td>           <dfn class="local col1 decl" id="91E" title='E' data-type='MachineBasicBlock::pred_iterator' data-ref="91E" data-ref-filename="91E">E</dfn> = <a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8pred_endEv" title='llvm::MachineBasicBlock::pred_end' data-ref="_ZN4llvm17MachineBasicBlock8pred_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock8pred_endEv">pred_end</a>(); <a class="local col0 ref" href="#90PI" title='PI' data-ref="90PI" data-ref-filename="90PI">PI</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col1 ref" href="#91E" title='E' data-ref="91E" data-ref-filename="91E">E</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col0 ref" href="#90PI" title='PI' data-ref="90PI" data-ref-filename="90PI">PI</a>) {</td></tr>
<tr><th id="584">584</th><td>      <b>if</b> (<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col0 ref" href="#90PI" title='PI' data-ref="90PI" data-ref-filename="90PI">PI</a> == <a class="local col7 ref" href="#87FromBB" title='FromBB' data-ref="87FromBB" data-ref-filename="87FromBB">FromBB</a>)</td></tr>
<tr><th id="585">585</th><td>        <b>continue</b>;</td></tr>
<tr><th id="586">586</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a>, <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col0 ref" href="#90PI" title='PI' data-ref="90PI" data-ref-filename="90PI">PI</a>))</td></tr>
<tr><th id="587">587</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="588">588</th><td>    }</td></tr>
<tr><th id="589">589</th><td>  }</td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td>  <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::ToSplit" title='(anonymous namespace)::MachineSinking::ToSplit' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::ToSplit" data-ref-filename="(anonymousnamespace)..MachineSinking..ToSplit">ToSplit</a>.<a class="ref fn" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#87FromBB" title='FromBB' data-ref="87FromBB" data-ref-filename="87FromBB">FromBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#88ToBB" title='ToBB' data-ref="88ToBB" data-ref-filename="88ToBB">ToBB</a></span>));</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="594">594</th><td>}</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td><span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; &amp;</td></tr>
<tr><th id="597">597</th><td><a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::getBBRegisterPressure' data-type='std::vector&lt;unsigned int&gt; &amp; (anonymous namespace)::MachineSinking::getBBRegisterPressure(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE">getBBRegisterPressure</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB" data-ref-filename="92MBB">MBB</dfn>) {</td></tr>
<tr><th id="598">598</th><td>  <i>// Currently to save compiling time, MBB's register pressure will not change</i></td></tr>
<tr><th id="599">599</th><td><i>  // in one ProcessBlock iteration because of CachedRegisterPressure. but MBB's</i></td></tr>
<tr><th id="600">600</th><td><i>  // register pressure is changed after sinking any instructions into it.</i></td></tr>
<tr><th id="601">601</th><td><i>  // FIXME: need a accurate and cheap register pressure estiminate model here.</i></td></tr>
<tr><th id="602">602</th><td>  <em>auto</em> <dfn class="local col3 decl" id="93RP" title='RP' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt; &gt;' data-ref="93RP" data-ref-filename="93RP">RP</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CachedRegisterPressure" title='(anonymous namespace)::MachineSinking::CachedRegisterPressure' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CachedRegisterPressure" data-ref-filename="(anonymousnamespace)..MachineSinking..CachedRegisterPressure">CachedRegisterPressure</a>.<span class='ref fn' title='std::map::find' data-ref="_ZNSt3map4findERKT_" data-ref-filename="_ZNSt3map4findERKT_">find</span>(&amp;<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>);</td></tr>
<tr><th id="603">603</th><td>  <b>if</b> (<a class="local col3 ref" href="#93RP" title='RP' data-ref="93RP" data-ref-filename="93RP">RP</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CachedRegisterPressure" title='(anonymous namespace)::MachineSinking::CachedRegisterPressure' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CachedRegisterPressure" data-ref-filename="(anonymousnamespace)..MachineSinking..CachedRegisterPressure">CachedRegisterPressure</a>.<span class='ref fn' title='std::map::end' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>())</td></tr>
<tr><th id="604">604</th><td>    <b>return</b> <a class="local col3 ref" href="#93RP" title='RP' data-ref="93RP" data-ref-filename="93RP">RP</a><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure" data-ref-filename="llvm..RegionPressure">RegionPressure</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#83" title='llvm::RegionPressure::RegionPressure' data-ref="_ZN4llvm14RegionPressureC1Ev" data-ref-filename="_ZN4llvm14RegionPressureC1Ev"></a><dfn class="local col4 decl" id="94Pressure" title='Pressure' data-type='llvm::RegionPressure' data-ref="94Pressure" data-ref-filename="94Pressure">Pressure</dfn>;</td></tr>
<tr><th id="607">607</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker" data-ref-filename="llvm..RegPressureTracker">RegPressureTracker</a> <dfn class="local col5 decl" id="95RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker' data-ref="95RPTracker" data-ref-filename="95RPTracker">RPTracker</dfn><a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE" data-ref-filename="_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE">(</a><a class="local col4 ref" href="#94Pressure" title='Pressure' data-ref="94Pressure" data-ref-filename="94Pressure">Pressure</a>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i>// Initialize the register pressure tracker.</i></td></tr>
<tr><th id="610">610</th><td>  <a class="local col5 ref" href="#95RPTracker" title='RPTracker' data-ref="95RPTracker" data-ref-filename="95RPTracker">RPTracker</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" data-ref-filename="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), &amp;<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::RegClassInfo" title='(anonymous namespace)::MachineSinking::RegClassInfo' data-use='a' data-ref="(anonymousnamespace)::MachineSinking::RegClassInfo" data-ref-filename="(anonymousnamespace)..MachineSinking..RegClassInfo">RegClassInfo</a>, <b>nullptr</b>, &amp;<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(),</td></tr>
<tr><th id="611">611</th><td>                 <i>/*TrackLaneMasks*/</i> <b>false</b>, <i>/*TrackUntiedDefs=*/</i><b>true</b>);</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="96MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="96MII" data-ref-filename="96MII">MII</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(),</td></tr>
<tr><th id="614">614</th><td>                                   <dfn class="local col7 decl" id="97MIE" title='MIE' data-type='MachineBasicBlock::iterator' data-ref="97MIE" data-ref-filename="97MIE">MIE</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>();</td></tr>
<tr><th id="615">615</th><td>       <a class="local col6 ref" href="#96MII" title='MII' data-ref="96MII" data-ref-filename="96MII">MII</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#97MIE" title='MIE' data-ref="97MIE" data-ref-filename="97MIE">MIE</a>; <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#96MII" title='MII' data-ref="96MII" data-ref-filename="96MII">MII</a>) {</td></tr>
<tr><th id="616">616</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="98MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="98MI" data-ref-filename="98MI">MI</dfn> = <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#96MII" title='MII' data-ref="96MII" data-ref-filename="96MII">MII</a>);</td></tr>
<tr><th id="617">617</th><td>    <b>if</b> (<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() || <a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugLabelEv" title='llvm::MachineInstr::isDebugLabel' data-ref="_ZNK4llvm12MachineInstr12isDebugLabelEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugLabelEv">isDebugLabel</a>())</td></tr>
<tr><th id="618">618</th><td>      <b>continue</b>;</td></tr>
<tr><th id="619">619</th><td>    <a class="type" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands" data-ref-filename="llvm..RegisterOperands">RegisterOperands</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/RegisterPressure.h.html#167" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev" data-ref-filename="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col9 decl" id="99RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="99RegOpers" data-ref-filename="99RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="620">620</th><td>    <a class="local col9 ref" href="#99RegOpers" title='RegOpers' data-ref="99RegOpers" data-ref-filename="99RegOpers">RegOpers</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" data-ref-filename="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(<a class="local col8 ref" href="#98MI" title='MI' data-ref="98MI" data-ref-filename="98MI">MI</a>, *<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</a>, *<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="621">621</th><td>    <a class="local col5 ref" href="#95RPTracker" title='RPTracker' data-ref="95RPTracker" data-ref-filename="95RPTracker">RPTracker</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" data-ref-filename="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</a>();</td></tr>
<tr><th id="622">622</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;*RPTracker.getPos() == &amp;MI &amp;&amp; <q>"RPTracker sync error!"</q>);</td></tr>
<tr><th id="623">623</th><td>    <a class="local col5 ref" href="#95RPTracker" title='RPTracker' data-ref="95RPTracker" data-ref-filename="95RPTracker">RPTracker</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" data-ref-filename="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>(<a class="local col9 ref" href="#99RegOpers" title='RegOpers' data-ref="99RegOpers" data-ref-filename="99RegOpers">RegOpers</a>);</td></tr>
<tr><th id="624">624</th><td>  }</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>  <a class="local col5 ref" href="#95RPTracker" title='RPTracker' data-ref="95RPTracker" data-ref-filename="95RPTracker">RPTracker</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11closeRegionEv" title='llvm::RegPressureTracker::closeRegion' data-ref="_ZN4llvm18RegPressureTracker11closeRegionEv" data-ref-filename="_ZN4llvm18RegPressureTracker11closeRegionEv">closeRegion</a>();</td></tr>
<tr><th id="627">627</th><td>  <em>auto</em> <dfn class="local col0 decl" id="100It" title='It' data-type='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt; &gt;, bool&gt;' data-ref="100It" data-ref-filename="100It">It</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::CachedRegisterPressure" title='(anonymous namespace)::MachineSinking::CachedRegisterPressure' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::CachedRegisterPressure" data-ref-filename="(anonymousnamespace)..MachineSinking..CachedRegisterPressure">CachedRegisterPressure</a>.<span class='ref fn' title='std::map::insert' data-ref="_ZNSt3map6insertEOTL0__" data-ref-filename="_ZNSt3map6insertEOTL0__">insert</span>(</td></tr>
<tr><th id="628">628</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="local col2 ref" href="#92MBB" title='MBB' data-ref="92MBB" data-ref-filename="92MBB">MBB</a>, <span class='refarg'><a class="local col5 ref" href="#95RPTracker" title='RPTracker' data-ref="95RPTracker" data-ref-filename="95RPTracker">RPTracker</a>.<a class="ref fn" href="../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv" data-ref-filename="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref field" href="../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure" data-ref-filename="llvm..RegisterPressure..MaxSetPressure">MaxSetPressure</a></span>));</td></tr>
<tr><th id="629">629</th><td>  <b>return</b> <a class="local col0 ref" href="#100It" title='It' data-ref="100It" data-ref-filename="100It">It</a>.<span class='ref field' title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt; &gt;, bool&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *const, std::vector&lt;unsigned int, std::allocator&lt;unsigned int&gt; &gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="630">630</th><td>}</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652">/// isProfitableToSinkTo - Return true if it is profitable to sink MI.</i></td></tr>
<tr><th id="633">633</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-type='bool (anonymous namespace)::MachineSinking::isProfitableToSinkTo(llvm::Register Reg, llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * SuccToSinkTo, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652">isProfitableToSinkTo</dfn>(<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="101Reg" title='Reg' data-type='llvm::Register' data-ref="101Reg" data-ref-filename="101Reg">Reg</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="102MI" data-ref-filename="102MI">MI</dfn>,</td></tr>
<tr><th id="634">634</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="103MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="103MBB" data-ref-filename="103MBB">MBB</dfn>,</td></tr>
<tr><th id="635">635</th><td>                                          <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="104SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</dfn>,</td></tr>
<tr><th id="636">636</th><td>                                          <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col5 decl" id="105AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="105AllSuccessors" data-ref-filename="105AllSuccessors">AllSuccessors</dfn>) {</td></tr>
<tr><th id="637">637</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (SuccToSinkTo &amp;&amp; <q>"Invalid SinkTo Candidate BB"</q>);</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <b>if</b> (<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a> == <a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="640">640</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td>  <i>// It is profitable if SuccToSinkTo does not post dominate current block.</i></td></tr>
<tr><th id="643">643</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::PDT" data-ref-filename="(anonymousnamespace)..MachineSinking..PDT">PDT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a>, <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a>))</td></tr>
<tr><th id="644">644</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td>  <i>// It is profitable to sink an instruction from a deeper loop to a shallower</i></td></tr>
<tr><th id="647">647</th><td><i>  // loop, even if the latter post-dominates the former (PR21115).</i></td></tr>
<tr><th id="648">648</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a>) &gt; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a>))</td></tr>
<tr><th id="649">649</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td>  <i>// Check if only use in post dominated block is PHI instruction.</i></td></tr>
<tr><th id="652">652</th><td>  <em>bool</em> <dfn class="local col6 decl" id="106NonPHIUse" title='NonPHIUse' data-type='bool' data-ref="106NonPHIUse" data-ref-filename="106NonPHIUse">NonPHIUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="653">653</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107UseInst" title='UseInst' data-type='llvm::MachineInstr &amp;' data-ref="107UseInst" data-ref-filename="107UseInst">UseInst</dfn> : <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE">use_nodbg_instructions</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>)) {</td></tr>
<tr><th id="654">654</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="108UseBlock" title='UseBlock' data-type='llvm::MachineBasicBlock *' data-ref="108UseBlock" data-ref-filename="108UseBlock">UseBlock</dfn> = <a class="local col7 ref" href="#107UseInst" title='UseInst' data-ref="107UseInst" data-ref-filename="107UseInst">UseInst</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="655">655</th><td>    <b>if</b> (<a class="local col8 ref" href="#108UseBlock" title='UseBlock' data-ref="108UseBlock" data-ref-filename="108UseBlock">UseBlock</a> == <a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a> &amp;&amp; !<a class="local col7 ref" href="#107UseInst" title='UseInst' data-ref="107UseInst" data-ref-filename="107UseInst">UseInst</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="656">656</th><td>      <a class="local col6 ref" href="#106NonPHIUse" title='NonPHIUse' data-ref="106NonPHIUse" data-ref-filename="106NonPHIUse">NonPHIUse</a> = <b>true</b>;</td></tr>
<tr><th id="657">657</th><td>  }</td></tr>
<tr><th id="658">658</th><td>  <b>if</b> (!<a class="local col6 ref" href="#106NonPHIUse" title='NonPHIUse' data-ref="106NonPHIUse" data-ref-filename="106NonPHIUse">NonPHIUse</a>)</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>  <i>// If SuccToSinkTo post dominates then also it may be profitable if MI</i></td></tr>
<tr><th id="662">662</th><td><i>  // can further profitably sinked into another block in next round.</i></td></tr>
<tr><th id="663">663</th><td>  <em>bool</em> <dfn class="local col9 decl" id="109BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="109BreakPHIEdge" data-ref-filename="109BreakPHIEdge">BreakPHIEdge</dfn> = <b>false</b>;</td></tr>
<tr><th id="664">664</th><td>  <i>// FIXME - If finding successor is compile time expensive then cache results.</i></td></tr>
<tr><th id="665">665</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="110MBB2" title='MBB2' data-type='llvm::MachineBasicBlock *' data-ref="110MBB2" data-ref-filename="110MBB2"><a class="local col0 ref" href="#110MBB2" title='MBB2' data-ref="110MBB2" data-ref-filename="110MBB2">MBB2</a></dfn> =</td></tr>
<tr><th id="666">666</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</a>(<span class='refarg'><a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI" data-ref-filename="102MI">MI</a></span>, <a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a>, <span class='refarg'><a class="local col9 ref" href="#109BreakPHIEdge" title='BreakPHIEdge' data-ref="109BreakPHIEdge" data-ref-filename="109BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col5 ref" href="#105AllSuccessors" title='AllSuccessors' data-ref="105AllSuccessors" data-ref-filename="105AllSuccessors">AllSuccessors</a></span>))</td></tr>
<tr><th id="667">667</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652">isProfitableToSinkTo</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101Reg" title='Reg' data-ref="101Reg" data-ref-filename="101Reg">Reg</a>, <span class='refarg'><a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI" data-ref-filename="102MI">MI</a></span>, <a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a>, <a class="local col0 ref" href="#110MBB2" title='MBB2' data-ref="110MBB2" data-ref-filename="110MBB2">MBB2</a>, <span class='refarg'><a class="local col5 ref" href="#105AllSuccessors" title='AllSuccessors' data-ref="105AllSuccessors" data-ref-filename="105AllSuccessors">AllSuccessors</a></span>);</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoop" title='llvm::MachineLoop' data-ref="llvm::MachineLoop" data-ref-filename="llvm..MachineLoop">MachineLoop</a> *<dfn class="local col1 decl" id="111ML" title='ML' data-type='llvm::MachineLoop *' data-ref="111ML" data-ref-filename="111ML">ML</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a>);</td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td>  <i>// If the instruction is not inside a loop, it is not profitable to sink MI to</i></td></tr>
<tr><th id="672">672</th><td><i>  // a post dominate block SuccToSinkTo.</i></td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (!<a class="local col1 ref" href="#111ML" title='ML' data-ref="111ML" data-ref-filename="111ML">ML</a>)</td></tr>
<tr><th id="674">674</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td>  <em>auto</em> <dfn class="local col2 decl" id="112isRegisterPressureSetExceedLimit" title='isRegisterPressureSetExceedLimit' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/CodeGen/MachineSink.cpp:676:43)' data-ref="112isRegisterPressureSetExceedLimit" data-ref-filename="112isRegisterPressureSetExceedLimit">isRegisterPressureSetExceedLimit</dfn> = [&amp;](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="113RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="113RC" data-ref-filename="113RC">RC</dfn>) {</td></tr>
<tr><th id="677">677</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="114Weight" title='Weight' data-type='unsigned int' data-ref="114Weight" data-ref-filename="114Weight">Weight</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassWeight' data-ref="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getRegClassWeightEPKNS_19TargetRegisterClassE">getRegClassWeight</a>(<a class="local col3 ref" href="#113RC" title='RC' data-ref="113RC" data-ref-filename="113RC">RC</a>).<a class="ref field" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::RegClassWeight::RegWeight" title='llvm::RegClassWeight::RegWeight' data-ref="llvm::RegClassWeight::RegWeight" data-ref-filename="llvm..RegClassWeight..RegWeight">RegWeight</a>;</td></tr>
<tr><th id="678">678</th><td>    <em>const</em> <em>int</em> *<dfn class="local col5 decl" id="115PS" title='PS' data-type='const int *' data-ref="115PS" data-ref-filename="115PS">PS</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegClassPressureSets' data-ref="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo23getRegClassPressureSetsEPKNS_19TargetRegisterClassE">getRegClassPressureSets</a>(<a class="local col3 ref" href="#113RC" title='RC' data-ref="113RC" data-ref-filename="113RC">RC</a>);</td></tr>
<tr><th id="679">679</th><td>    <i>// Get register pressure for block SuccToSinkTo.</i></td></tr>
<tr><th id="680">680</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; <dfn class="local col6 decl" id="116BBRegisterPressure" title='BBRegisterPressure' data-type='std::vector&lt;unsigned int&gt;' data-ref="116BBRegisterPressure" data-ref-filename="116BBRegisterPressure">BBRegisterPressure</dfn> =</td></tr>
<tr><th id="681">681</th><td>        <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></span><a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::getBBRegisterPressure' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE">getBBRegisterPressure</a>(<span class='refarg'>*<a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a></span>);</td></tr>
<tr><th id="682">682</th><td>    <b>for</b> (; *<a class="local col5 ref" href="#115PS" title='PS' data-ref="115PS" data-ref-filename="115PS">PS</a> != -<var>1</var>; <a class="local col5 ref" href="#115PS" title='PS' data-ref="115PS" data-ref-filename="115PS">PS</a>++)</td></tr>
<tr><th id="683">683</th><td>      <i>// check if any register pressure set exceeds limit in block SuccToSinkTo</i></td></tr>
<tr><th id="684">684</th><td><i>      // after sinking.</i></td></tr>
<tr><th id="685">685</th><td>      <b>if</b> (<a class="local col4 ref" href="#114Weight" title='Weight' data-ref="114Weight" data-ref-filename="114Weight">Weight</a> + <a class="local col6 ref" href="#116BBRegisterPressure" title='BBRegisterPressure' data-ref="116BBRegisterPressure" data-ref-filename="116BBRegisterPressure">BBRegisterPressure</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[*<a class="local col5 ref" href="#115PS" title='PS' data-ref="115PS" data-ref-filename="115PS">PS</a>]</span> &gt;=</td></tr>
<tr><th id="686">686</th><td>          <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</a>(*<a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), *<a class="local col5 ref" href="#115PS" title='PS' data-ref="115PS" data-ref-filename="115PS">PS</a>))</td></tr>
<tr><th id="687">687</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="688">688</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="689">689</th><td>  };</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>  <i>// If this instruction is inside a loop and sinking this instruction can make</i></td></tr>
<tr><th id="692">692</th><td><i>  // more registers live range shorten, it is still prifitable.</i></td></tr>
<tr><th id="693">693</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="117i" title='i' data-type='unsigned int' data-ref="117i" data-ref-filename="117i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="118e" title='e' data-type='unsigned int' data-ref="118e" data-ref-filename="118e">e</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI" data-ref-filename="102MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#117i" title='i' data-ref="117i" data-ref-filename="117i">i</a> != <a class="local col8 ref" href="#118e" title='e' data-ref="118e" data-ref-filename="118e">e</a>; ++<a class="local col7 ref" href="#117i" title='i' data-ref="117i" data-ref-filename="117i">i</a>) {</td></tr>
<tr><th id="694">694</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="119MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="119MO" data-ref-filename="119MO">MO</dfn> = <a class="local col2 ref" href="#102MI" title='MI' data-ref="102MI" data-ref-filename="102MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#117i" title='i' data-ref="117i" data-ref-filename="117i">i</a>);</td></tr>
<tr><th id="695">695</th><td>    <i>// Ignore non-register operands.</i></td></tr>
<tr><th id="696">696</th><td>    <b>if</b> (!<a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO" data-ref-filename="119MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="697">697</th><td>      <b>continue</b>;</td></tr>
<tr><th id="698">698</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="120Reg" title='Reg' data-type='llvm::Register' data-ref="120Reg" data-ref-filename="120Reg">Reg</dfn> = <a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO" data-ref-filename="119MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (<a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg" data-ref-filename="120Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="700">700</th><td>      <b>continue</b>;</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>    <i>// Don't handle physical register.</i></td></tr>
<tr><th id="703">703</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg" data-ref-filename="120Reg">Reg</a>))</td></tr>
<tr><th id="704">704</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="705">705</th><td></td></tr>
<tr><th id="706">706</th><td>    <i>// Users for the defs are all dominated by SuccToSinkTo.</i></td></tr>
<tr><th id="707">707</th><td>    <b>if</b> (<a class="local col9 ref" href="#119MO" title='MO' data-ref="119MO" data-ref-filename="119MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="708">708</th><td>      <i>// This def register's live range is shortened after sinking.</i></td></tr>
<tr><th id="709">709</th><td>      <em>bool</em> <dfn class="local col1 decl" id="121LocalUse" title='LocalUse' data-type='bool' data-ref="121LocalUse" data-ref-filename="121LocalUse">LocalUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="710">710</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">AllUsesDominatedByBlock</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg" data-ref-filename="120Reg">Reg</a>, <a class="local col4 ref" href="#104SuccToSinkTo" title='SuccToSinkTo' data-ref="104SuccToSinkTo" data-ref-filename="104SuccToSinkTo">SuccToSinkTo</a>, <a class="local col3 ref" href="#103MBB" title='MBB' data-ref="103MBB" data-ref-filename="103MBB">MBB</a>, <span class='refarg'><a class="local col9 ref" href="#109BreakPHIEdge" title='BreakPHIEdge' data-ref="109BreakPHIEdge" data-ref-filename="109BreakPHIEdge">BreakPHIEdge</a></span>,</td></tr>
<tr><th id="711">711</th><td>                                   <span class='refarg'><a class="local col1 ref" href="#121LocalUse" title='LocalUse' data-ref="121LocalUse" data-ref-filename="121LocalUse">LocalUse</a></span>))</td></tr>
<tr><th id="712">712</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="713">713</th><td>    } <b>else</b> {</td></tr>
<tr><th id="714">714</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="122DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="122DefMI" data-ref-filename="122DefMI">DefMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg" data-ref-filename="120Reg">Reg</a>);</td></tr>
<tr><th id="715">715</th><td>      <i>// DefMI is defined outside of loop. There should be no live range</i></td></tr>
<tr><th id="716">716</th><td><i>      // impact for this operand. Defination outside of loop means:</i></td></tr>
<tr><th id="717">717</th><td><i>      // 1: defination is outside of loop.</i></td></tr>
<tr><th id="718">718</th><td><i>      // 2: defination is in this loop, but it is a PHI in the loop header.</i></td></tr>
<tr><th id="719">719</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopFor' data-ref="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo10getLoopForEPKNS_17MachineBasicBlockE">getLoopFor</a>(<a class="local col2 ref" href="#122DefMI" title='DefMI' data-ref="122DefMI" data-ref-filename="122DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) != <a class="local col1 ref" href="#111ML" title='ML' data-ref="111ML" data-ref-filename="111ML">ML</a> ||</td></tr>
<tr><th id="720">720</th><td>          (<a class="local col2 ref" href="#122DefMI" title='DefMI' data-ref="122DefMI" data-ref-filename="122DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::isLoopHeader' data-ref="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE">isLoopHeader</a>(<a class="local col2 ref" href="#122DefMI" title='DefMI' data-ref="122DefMI" data-ref-filename="122DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())))</td></tr>
<tr><th id="721">721</th><td>        <b>continue</b>;</td></tr>
<tr><th id="722">722</th><td>      <i>// The DefMI is defined inside the loop.</i></td></tr>
<tr><th id="723">723</th><td><i>      // If sinking this operand makes some register pressure set exceed limit,</i></td></tr>
<tr><th id="724">724</th><td><i>      // it is not profitable.</i></td></tr>
<tr><th id="725">725</th><td>      <b>if</b> (<a class="local col2 ref" href="#112isRegisterPressureSetExceedLimit" title='isRegisterPressureSetExceedLimit' data-ref="112isRegisterPressureSetExceedLimit" data-ref-filename="112isRegisterPressureSetExceedLimit">isRegisterPressureSetExceedLimit</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorI5855951" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo(llvm::Register, llvm::MachineInstr &amp;, llvm::MachineBasicBlock *, llvm::MachineBasicBlock *, (anonymous namespace)::MachineSinking::AllSuccsCache &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorI5855951" data-ref-filename="_ZZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorI5855951">(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#120Reg" title='Reg' data-ref="120Reg" data-ref-filename="120Reg">Reg</a>))</a>) {</td></tr>
<tr><th id="726">726</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"register pressure exceed limit, not profitable."</q>);</td></tr>
<tr><th id="727">727</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="728">728</th><td>      }</td></tr>
<tr><th id="729">729</th><td>    }</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <i>// If MI is in loop and all its operands are alive across the whole loop or if</i></td></tr>
<tr><th id="733">733</th><td><i>  // no operand sinking make register pressure set exceed limit, it is</i></td></tr>
<tr><th id="734">734</th><td><i>  // profitable to sink MI.</i></td></tr>
<tr><th id="735">735</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="736">736</th><td>}</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">/// Get the sorted sequence of successors for this MachineBasicBlock, possibly</i></td></tr>
<tr><th id="739">739</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">/// computing it if it was not already cached.</i></td></tr>
<tr><th id="740">740</th><td><a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; &amp;</td></tr>
<tr><th id="741">741</th><td><a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" title='(anonymous namespace)::MachineSinking::GetAllSortedSuccessors' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &amp; (anonymous namespace)::MachineSinking::GetAllSortedSuccessors(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors) const' data-ref="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">GetAllSortedSuccessors</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="123MI" data-ref-filename="123MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="124MBB" data-ref-filename="124MBB">MBB</dfn>,</td></tr>
<tr><th id="742">742</th><td>                                       <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col5 decl" id="125AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="125AllSuccessors" data-ref-filename="125AllSuccessors">AllSuccessors</dfn>) <em>const</em> {</td></tr>
<tr><th id="743">743</th><td>  <i>// Do we have the sorted successors in cache ?</i></td></tr>
<tr><th id="744">744</th><td>  <em>auto</em> <dfn class="local col6 decl" id="126Succs" title='Succs' data-type='std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt; &gt;' data-ref="126Succs" data-ref-filename="126Succs">Succs</dfn> = <a class="local col5 ref" href="#125AllSuccessors" title='AllSuccessors' data-ref="125AllSuccessors" data-ref-filename="125AllSuccessors">AllSuccessors</a>.<span class='ref fn' title='std::map::find' data-ref="_ZNSt3map4findERKT_" data-ref-filename="_ZNSt3map4findERKT_">find</span>(<a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB" data-ref-filename="124MBB">MBB</a>);</td></tr>
<tr><th id="745">745</th><td>  <b>if</b> (<a class="local col6 ref" href="#126Succs" title='Succs' data-ref="126Succs" data-ref-filename="126Succs">Succs</a> <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="local col5 ref" href="#125AllSuccessors" title='AllSuccessors' data-ref="125AllSuccessors" data-ref-filename="125AllSuccessors">AllSuccessors</a>.<span class='ref fn' title='std::map::end' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>())</td></tr>
<tr><th id="746">746</th><td>    <b>return</b> <a class="local col6 ref" href="#126Succs" title='Succs' data-ref="126Succs" data-ref-filename="126Succs">Succs</a><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="local col7 decl" id="127AllSuccs" title='AllSuccs' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="127AllSuccs" data-ref-filename="127AllSuccs">AllSuccs</dfn><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB" data-ref-filename="124MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>());</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td>  <i>// Handle cases where sinking can happen but where the sink point isn't a</i></td></tr>
<tr><th id="751">751</th><td><i>  // successor. For example:</i></td></tr>
<tr><th id="752">752</th><td><i>  //</i></td></tr>
<tr><th id="753">753</th><td><i>  //   x = computation</i></td></tr>
<tr><th id="754">754</th><td><i>  //   if () {} else {}</i></td></tr>
<tr><th id="755">755</th><td><i>  //   use x</i></td></tr>
<tr><th id="756">756</th><td><i>  //</i></td></tr>
<tr><th id="757">757</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode" data-ref-filename="llvm..MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col8 decl" id="128DTChild" title='DTChild' data-type='llvm::MachineDomTreeNode *' data-ref="128DTChild" data-ref-filename="128DTChild">DTChild</dfn> : <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB" data-ref-filename="124MBB">MBB</a>)-&gt;<a class="ref fn" href="../../include/llvm/Support/GenericDomTree.h.html#_ZN4llvm15DomTreeNodeBase8childrenEv" title='llvm::DomTreeNodeBase::children' data-ref="_ZN4llvm15DomTreeNodeBase8childrenEv" data-ref-filename="_ZN4llvm15DomTreeNodeBase8childrenEv">children</a>()) {</td></tr>
<tr><th id="758">758</th><td>    <i>// DomTree children of MBB that have MBB as immediate dominator are added.</i></td></tr>
<tr><th id="759">759</th><td>    <b>if</b> (<a class="local col8 ref" href="#128DTChild" title='DTChild' data-ref="128DTChild" data-ref-filename="128DTChild">DTChild</a>-&gt;<a class="ref fn" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>()-&gt;<a class="ref fn" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>() == <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() &amp;&amp;</td></tr>
<tr><th id="760">760</th><td>        <i>// Skip MBBs already added to the AllSuccs vector above.</i></td></tr>
<tr><th id="761">761</th><td>        !<a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB" data-ref-filename="124MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col8 ref" href="#128DTChild" title='DTChild' data-ref="128DTChild" data-ref-filename="128DTChild">DTChild</a>-&gt;<a class="ref fn" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>()))</td></tr>
<tr><th id="762">762</th><td>      <a class="local col7 ref" href="#127AllSuccs" title='AllSuccs' data-ref="127AllSuccs" data-ref-filename="127AllSuccs">AllSuccs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#128DTChild" title='DTChild' data-ref="128DTChild" data-ref-filename="128DTChild">DTChild</a>-&gt;<a class="ref fn" href="../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>());</td></tr>
<tr><th id="763">763</th><td>  }</td></tr>
<tr><th id="764">764</th><td></td></tr>
<tr><th id="765">765</th><td>  <i>// Sort Successors according to their loop depth or block frequency info.</i></td></tr>
<tr><th id="766">766</th><td>  <span class="namespace">llvm::</span><a class="tu ref fn" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-use='c' data-ref="_ZN4llvm11stable_sortEOT_T0_" data-ref-filename="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(</td></tr>
<tr><th id="767">767</th><td>      <span class='refarg'><a class="local col7 ref" href="#127AllSuccs" title='AllSuccs' data-ref="127AllSuccs" data-ref-filename="127AllSuccs">AllSuccs</a></span>, [<b>this</b>](<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="129L" title='L' data-type='const llvm::MachineBasicBlock *' data-ref="129L" data-ref-filename="129L">L</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="130R" title='R' data-type='const llvm::MachineBasicBlock *' data-ref="130R" data-ref-filename="130R">R</dfn>) {</td></tr>
<tr><th id="768">768</th><td>        <a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="131LHSFreq" title='LHSFreq' data-type='uint64_t' data-ref="131LHSFreq" data-ref-filename="131LHSFreq">LHSFreq</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a> ? <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" title='llvm::MachineBlockFrequencyInfo::getBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE">getBlockFreq</a>(<a class="local col9 ref" href="#129L" title='L' data-ref="129L" data-ref-filename="129L">L</a>).<a class="ref fn" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv" data-ref-filename="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() : <var>0</var>;</td></tr>
<tr><th id="769">769</th><td>        <a class="typedef" href="../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="132RHSFreq" title='RHSFreq' data-type='uint64_t' data-ref="132RHSFreq" data-ref-filename="132RHSFreq">RHSFreq</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a> ? <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MBFI" title='(anonymous namespace)::MachineSinking::MBFI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MBFI" data-ref-filename="(anonymousnamespace)..MachineSinking..MBFI">MBFI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" title='llvm::MachineBlockFrequencyInfo::getBlockFreq' data-ref="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm25MachineBlockFrequencyInfo12getBlockFreqEPKNS_17MachineBasicBlockE">getBlockFreq</a>(<a class="local col0 ref" href="#130R" title='R' data-ref="130R" data-ref-filename="130R">R</a>).<a class="ref fn" href="../../include/llvm/Support/BlockFrequency.h.html#_ZNK4llvm14BlockFrequency12getFrequencyEv" title='llvm::BlockFrequency::getFrequency' data-ref="_ZNK4llvm14BlockFrequency12getFrequencyEv" data-ref-filename="_ZNK4llvm14BlockFrequency12getFrequencyEv">getFrequency</a>() : <var>0</var>;</td></tr>
<tr><th id="770">770</th><td>        <em>bool</em> <dfn class="local col3 decl" id="133HasBlockFreq" title='HasBlockFreq' data-type='bool' data-ref="133HasBlockFreq" data-ref-filename="133HasBlockFreq">HasBlockFreq</dfn> = <a class="local col1 ref" href="#131LHSFreq" title='LHSFreq' data-ref="131LHSFreq" data-ref-filename="131LHSFreq">LHSFreq</a> != <var>0</var> &amp;&amp; <a class="local col2 ref" href="#132RHSFreq" title='RHSFreq' data-ref="132RHSFreq" data-ref-filename="132RHSFreq">RHSFreq</a> != <var>0</var>;</td></tr>
<tr><th id="771">771</th><td>        <b>return</b> <a class="local col3 ref" href="#133HasBlockFreq" title='HasBlockFreq' data-ref="133HasBlockFreq" data-ref-filename="133HasBlockFreq">HasBlockFreq</a> ? <a class="local col1 ref" href="#131LHSFreq" title='LHSFreq' data-ref="131LHSFreq" data-ref-filename="131LHSFreq">LHSFreq</a> &lt; <a class="local col2 ref" href="#132RHSFreq" title='RHSFreq' data-ref="132RHSFreq" data-ref-filename="132RHSFreq">RHSFreq</a></td></tr>
<tr><th id="772">772</th><td>                            : <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col9 ref" href="#129L" title='L' data-ref="129L" data-ref-filename="129L">L</a>) &lt; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::getLoopDepth' data-ref="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12getLoopDepthEPKNS_17MachineBasicBlockE">getLoopDepth</a>(<a class="local col0 ref" href="#130R" title='R' data-ref="130R" data-ref-filename="130R">R</a>);</td></tr>
<tr><th id="773">773</th><td>      });</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <em>auto</em> <dfn class="local col4 decl" id="134it" title='it' data-type='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt; &gt;, bool&gt;' data-ref="134it" data-ref-filename="134it">it</dfn> = <a class="local col5 ref" href="#125AllSuccessors" title='AllSuccessors' data-ref="125AllSuccessors" data-ref-filename="125AllSuccessors">AllSuccessors</a>.<span class='ref fn' title='std::map::insert' data-ref="_ZNSt3map6insertEOTL0__" data-ref-filename="_ZNSt3map6insertEOTL0__">insert</span>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB" data-ref-filename="124MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#127AllSuccs" title='AllSuccs' data-ref="127AllSuccs" data-ref-filename="127AllSuccs">AllSuccs</a></span>));</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td>  <b>return</b> <a class="local col4 ref" href="#134it" title='it' data-ref="134it" data-ref-filename="134it">it</a>.<span class='ref field' title='std::pair&lt;std::_Rb_tree_iterator&lt;std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt; &gt;, bool&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span><span class='ref fn' title='std::_Rb_tree_iterator::operator-&gt;' data-ref="_ZNKSt17_Rb_tree_iteratorptEv" data-ref-filename="_ZNKSt17_Rb_tree_iteratorptEv">-&gt;</span><span class='ref field' title='std::pair&lt;llvm::MachineBasicBlock *const, llvm::SmallVector&lt;llvm::MachineBasicBlock *, 4&gt; &gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="778">778</th><td>}</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">/// FindSuccToSinkTo - Find a successor to sink this instruction to.</i></td></tr>
<tr><th id="781">781</th><td><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="782">782</th><td><a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-type='llvm::MachineBasicBlock * (anonymous namespace)::MachineSinking::FindSuccToSinkTo(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB, bool &amp; BreakPHIEdge, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="135MI" data-ref-filename="135MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="136MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="136MBB" data-ref-filename="136MBB">MBB</dfn>,</td></tr>
<tr><th id="783">783</th><td>                                 <em>bool</em> &amp;<dfn class="local col7 decl" id="137BreakPHIEdge" title='BreakPHIEdge' data-type='bool &amp;' data-ref="137BreakPHIEdge" data-ref-filename="137BreakPHIEdge">BreakPHIEdge</dfn>,</td></tr>
<tr><th id="784">784</th><td>                                 <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col8 decl" id="138AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="138AllSuccessors" data-ref-filename="138AllSuccessors">AllSuccessors</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (MBB &amp;&amp; <q>"Invalid MachineBasicBlock!"</q>);</td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td>  <i>// Loop over all the operands of the specified instruction.  If there is</i></td></tr>
<tr><th id="788">788</th><td><i>  // anything we can't handle, bail out.</i></td></tr>
<tr><th id="789">789</th><td><i></i></td></tr>
<tr><th id="790">790</th><td><i>  // SuccToSinkTo - This is the successor to sink this instruction to, once we</i></td></tr>
<tr><th id="791">791</th><td><i>  // decide.</i></td></tr>
<tr><th id="792">792</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="139SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="793">793</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="140i" title='i' data-type='unsigned int' data-ref="140i" data-ref-filename="140i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="141e" title='e' data-type='unsigned int' data-ref="141e" data-ref-filename="141e">e</dfn> = <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#140i" title='i' data-ref="140i" data-ref-filename="140i">i</a> != <a class="local col1 ref" href="#141e" title='e' data-ref="141e" data-ref-filename="141e">e</a>; ++<a class="local col0 ref" href="#140i" title='i' data-ref="140i" data-ref-filename="140i">i</a>) {</td></tr>
<tr><th id="794">794</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="142MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="142MO" data-ref-filename="142MO">MO</dfn> = <a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#140i" title='i' data-ref="140i" data-ref-filename="140i">i</a>);</td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (!<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;  <i>// Ignore non-register operands.</i></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="143Reg" title='Reg' data-type='llvm::Register' data-ref="143Reg" data-ref-filename="143Reg">Reg</dfn> = <a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="798">798</th><td>    <b>if</b> (<a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>) <b>continue</b>;</td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a>)) {</td></tr>
<tr><th id="801">801</th><td>      <b>if</b> (<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="802">802</th><td>        <i>// If the physreg has no defs anywhere, it's just an ambient register</i></td></tr>
<tr><th id="803">803</th><td><i>        // and we can freely move its uses. Alternatively, if it's allocatable,</i></td></tr>
<tr><th id="804">804</th><td><i>        // it could get allocated to something with a def during allocation.</i></td></tr>
<tr><th id="805">805</th><td>        <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE" title='llvm::MachineRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo17isConstantPhysRegENS_10MCRegisterE">isConstantPhysReg</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a>))</td></tr>
<tr><th id="806">806</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="807">807</th><td>      } <b>else</b> <b>if</b> (!<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="808">808</th><td>        <i>// A def that isn't dead. We can't move it.</i></td></tr>
<tr><th id="809">809</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="810">810</th><td>      }</td></tr>
<tr><th id="811">811</th><td>    } <b>else</b> {</td></tr>
<tr><th id="812">812</th><td>      <i>// Virtual register uses are always safe to sink.</i></td></tr>
<tr><th id="813">813</th><td>      <b>if</b> (<a class="local col2 ref" href="#142MO" title='MO' data-ref="142MO" data-ref-filename="142MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) <b>continue</b>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>      <i>// If it's not safe to move defs of the register class, then abort.</i></td></tr>
<tr><th id="816">816</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII" data-ref-filename="(anonymousnamespace)..MachineSinking..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" title='llvm::TargetInstrInfo::isSafeToMoveRegClassDefs' data-ref="_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE">isSafeToMoveRegClassDefs</a>(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::MRI" title='(anonymous namespace)::MachineSinking::MRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::MRI" data-ref-filename="(anonymousnamespace)..MachineSinking..MRI">MRI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a>)))</td></tr>
<tr><th id="817">817</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>      <i>// Virtual register defs can only be sunk if all their uses are in blocks</i></td></tr>
<tr><th id="820">820</th><td><i>      // dominated by one of the successors.</i></td></tr>
<tr><th id="821">821</th><td>      <b>if</b> (<a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>) {</td></tr>
<tr><th id="822">822</th><td>        <i>// If a previous operand picked a block to sink to, then this operand</i></td></tr>
<tr><th id="823">823</th><td><i>        // must be sinkable to the same block.</i></td></tr>
<tr><th id="824">824</th><td>        <em>bool</em> <dfn class="local col4 decl" id="144LocalUse" title='LocalUse' data-type='bool' data-ref="144LocalUse" data-ref-filename="144LocalUse">LocalUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="825">825</th><td>        <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">AllUsesDominatedByBlock</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a>, <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a>,</td></tr>
<tr><th id="826">826</th><td>                                     <span class='refarg'><a class="local col7 ref" href="#137BreakPHIEdge" title='BreakPHIEdge' data-ref="137BreakPHIEdge" data-ref-filename="137BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col4 ref" href="#144LocalUse" title='LocalUse' data-ref="144LocalUse" data-ref-filename="144LocalUse">LocalUse</a></span>))</td></tr>
<tr><th id="827">827</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="828">828</th><td></td></tr>
<tr><th id="829">829</th><td>        <b>continue</b>;</td></tr>
<tr><th id="830">830</th><td>      }</td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td>      <i>// Otherwise, we should look at all the successors and decide which one</i></td></tr>
<tr><th id="833">833</th><td><i>      // we should sink to. If we have reliable block frequency information</i></td></tr>
<tr><th id="834">834</th><td><i>      // (frequency != 0) available, give successors with smaller frequencies</i></td></tr>
<tr><th id="835">835</th><td><i>      // higher priority, otherwise prioritize smaller loop depths.</i></td></tr>
<tr><th id="836">836</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="145SuccBlock" title='SuccBlock' data-type='llvm::MachineBasicBlock *' data-ref="145SuccBlock" data-ref-filename="145SuccBlock">SuccBlock</dfn> :</td></tr>
<tr><th id="837">837</th><td>           <a class="tu member fn" href="#_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" title='(anonymous namespace)::MachineSinking::GetAllSortedSuccessors' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040">GetAllSortedSuccessors</a>(<span class='refarg'><a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a></span>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a>, <span class='refarg'><a class="local col8 ref" href="#138AllSuccessors" title='AllSuccessors' data-ref="138AllSuccessors" data-ref-filename="138AllSuccessors">AllSuccessors</a></span>)) {</td></tr>
<tr><th id="838">838</th><td>        <em>bool</em> <dfn class="local col6 decl" id="146LocalUse" title='LocalUse' data-type='bool' data-ref="146LocalUse" data-ref-filename="146LocalUse">LocalUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="839">839</th><td>        <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" title='(anonymous namespace)::MachineSinking::AllUsesDominatedByBlock' data-use='c' data-ref="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_" data-ref-filename="_ZNK12_GLOBAL__N_114MachineSinking23AllUsesDominatedByBlockEN4llvm8RegisterEPNS1_17MachineBasicBlockES4_RbS5_">AllUsesDominatedByBlock</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a>, <a class="local col5 ref" href="#145SuccBlock" title='SuccBlock' data-ref="145SuccBlock" data-ref-filename="145SuccBlock">SuccBlock</a>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a>,</td></tr>
<tr><th id="840">840</th><td>                                    <span class='refarg'><a class="local col7 ref" href="#137BreakPHIEdge" title='BreakPHIEdge' data-ref="137BreakPHIEdge" data-ref-filename="137BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col6 ref" href="#146LocalUse" title='LocalUse' data-ref="146LocalUse" data-ref-filename="146LocalUse">LocalUse</a></span>)) {</td></tr>
<tr><th id="841">841</th><td>          <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a> = <a class="local col5 ref" href="#145SuccBlock" title='SuccBlock' data-ref="145SuccBlock" data-ref-filename="145SuccBlock">SuccBlock</a>;</td></tr>
<tr><th id="842">842</th><td>          <b>break</b>;</td></tr>
<tr><th id="843">843</th><td>        }</td></tr>
<tr><th id="844">844</th><td>        <b>if</b> (<a class="local col6 ref" href="#146LocalUse" title='LocalUse' data-ref="146LocalUse" data-ref-filename="146LocalUse">LocalUse</a>)</td></tr>
<tr><th id="845">845</th><td>          <i>// Def is used locally, it's never safe to move this def.</i></td></tr>
<tr><th id="846">846</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="847">847</th><td>      }</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>      <i>// If we couldn't find a block to sink to, ignore this instruction.</i></td></tr>
<tr><th id="850">850</th><td>      <b>if</b> (!<a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="851">851</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="852">852</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" title='(anonymous namespace)::MachineSinking::isProfitableToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEN4llvm8RegisterERNS1_12MachineInstrEPNS1_17MachineBasicBlockES6_RSt3mapIS6_NS1_11SmallVectorIS2527652">isProfitableToSinkTo</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#143Reg" title='Reg' data-ref="143Reg" data-ref-filename="143Reg">Reg</a>, <span class='refarg'><a class="local col5 ref" href="#135MI" title='MI' data-ref="135MI" data-ref-filename="135MI">MI</a></span>, <a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a>, <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>, <span class='refarg'><a class="local col8 ref" href="#138AllSuccessors" title='AllSuccessors' data-ref="138AllSuccessors" data-ref-filename="138AllSuccessors">AllSuccessors</a></span>))</td></tr>
<tr><th id="853">853</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="854">854</th><td>    }</td></tr>
<tr><th id="855">855</th><td>  }</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td>  <i>// It is not possible to sink an instruction into its own block.  This can</i></td></tr>
<tr><th id="858">858</th><td><i>  // happen with loops.</i></td></tr>
<tr><th id="859">859</th><td>  <b>if</b> (<a class="local col6 ref" href="#136MBB" title='MBB' data-ref="136MBB" data-ref-filename="136MBB">MBB</a> == <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="860">860</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td>  <i>// It's not safe to sink instructions to EH landing pad. Control flow into</i></td></tr>
<tr><th id="863">863</th><td><i>  // landing pad is implicitly defined.</i></td></tr>
<tr><th id="864">864</th><td>  <b>if</b> (<a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a> &amp;&amp; <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>())</td></tr>
<tr><th id="865">865</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td>  <i>// It ought to be okay to sink instructions into an INLINEASM_BR target, but</i></td></tr>
<tr><th id="868">868</th><td><i>  // only if we make sure that MI occurs _before_ an INLINEASM_BR instruction in</i></td></tr>
<tr><th id="869">869</th><td><i>  // the source block (which this code does not yet do). So for now, forbid</i></td></tr>
<tr><th id="870">870</th><td><i>  // doing so.</i></td></tr>
<tr><th id="871">871</th><td>  <b>if</b> (<a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a> &amp;&amp; <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock27isInlineAsmBrIndirectTargetEv" title='llvm::MachineBasicBlock::isInlineAsmBrIndirectTarget' data-ref="_ZNK4llvm17MachineBasicBlock27isInlineAsmBrIndirectTargetEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock27isInlineAsmBrIndirectTargetEv">isInlineAsmBrIndirectTarget</a>())</td></tr>
<tr><th id="872">872</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td>  <b>return</b> <a class="local col9 ref" href="#139SuccToSinkTo" title='SuccToSinkTo' data-ref="139SuccToSinkTo" data-ref-filename="139SuccToSinkTo">SuccToSinkTo</a>;</td></tr>
<tr><th id="875">875</th><td>}</td></tr>
<tr><th id="876">876</th><td></td></tr>
<tr><th id="877">877</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// Return true if MI is likely to be usable as a memory operation by the</i></td></tr>
<tr><th id="878">878</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// implicit null check optimization.</i></td></tr>
<tr><th id="879">879</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">///</i></td></tr>
<tr><th id="880">880</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// This is a "best effort" heuristic, and should not be relied upon for</i></td></tr>
<tr><th id="881">881</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// correctness.  This returning true does not guarantee that the implicit null</i></td></tr>
<tr><th id="882">882</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// check optimization is legal over MI, and this returning false does not</i></td></tr>
<tr><th id="883">883</th><td><i class="doc" data-doc="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">/// guarantee MI cannot possibly be used to do a null check.</i></td></tr>
<tr><th id="884">884</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='SinkingPreventsImplicitNullCheck' data-type='bool SinkingPreventsImplicitNullCheck(llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo * TII, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">SinkingPreventsImplicitNullCheck</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="147MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="147MI" data-ref-filename="147MI">MI</dfn>,</td></tr>
<tr><th id="885">885</th><td>                                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col8 decl" id="148TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="148TII" data-ref-filename="148TII">TII</dfn>,</td></tr>
<tr><th id="886">886</th><td>                                             <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="149TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="149TRI" data-ref-filename="149TRI">TRI</dfn>) {</td></tr>
<tr><th id="887">887</th><td>  <b>using</b> <dfn class="local col0 typedef" id="150MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="150MachineBranchPredicate" data-ref-filename="150MachineBranchPredicate">MachineBranchPredicate</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a>;</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <em>auto</em> *<dfn class="local col1 decl" id="151MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="151MBB" data-ref-filename="151MBB">MBB</dfn> = <a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI" data-ref-filename="147MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="890">890</th><td>  <b>if</b> (<a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB" data-ref-filename="151MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="891">891</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="892">892</th><td></td></tr>
<tr><th id="893">893</th><td>  <em>auto</em> *<dfn class="local col2 decl" id="152PredMBB" title='PredMBB' data-type='llvm::MachineBasicBlock *' data-ref="152PredMBB" data-ref-filename="152PredMBB">PredMBB</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col1 ref" href="#151MBB" title='MBB' data-ref="151MBB" data-ref-filename="151MBB">MBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="894">894</th><td>  <em>auto</em> *<dfn class="local col3 decl" id="153PredBB" title='PredBB' data-type='const llvm::BasicBlock *' data-ref="153PredBB" data-ref-filename="153PredBB">PredBB</dfn> = <a class="local col2 ref" href="#152PredMBB" title='PredMBB' data-ref="152PredMBB" data-ref-filename="152PredMBB">PredMBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <i>// Frontends that don't use implicit null checks have no reason to emit</i></td></tr>
<tr><th id="897">897</th><td><i>  // branches with make.implicit metadata, and this function should always</i></td></tr>
<tr><th id="898">898</th><td><i>  // return false for them.</i></td></tr>
<tr><th id="899">899</th><td>  <b>if</b> (!<a class="local col3 ref" href="#153PredBB" title='PredBB' data-ref="153PredBB" data-ref-filename="153PredBB">PredBB</a> ||</td></tr>
<tr><th id="900">900</th><td>      !<a class="local col3 ref" href="#153PredBB" title='PredBB' data-ref="153PredBB" data-ref-filename="153PredBB">PredBB</a>-&gt;<a class="ref fn" href="../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock13getTerminatorEv" title='llvm::BasicBlock::getTerminator' data-ref="_ZNK4llvm10BasicBlock13getTerminatorEv" data-ref-filename="_ZNK4llvm10BasicBlock13getTerminatorEv">getTerminator</a>()-&gt;<a class="ref fn" href="../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getMetadataEj" title='llvm::Instruction::getMetadata' data-ref="_ZNK4llvm11Instruction11getMetadataEj" data-ref-filename="_ZNK4llvm11Instruction11getMetadataEj">getMetadata</a>(<a class="type" href="../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a>::<a class="enum" href="../../include/llvm/IR/FixedMetadataKinds.def.html#28" title='llvm::LLVMContext::MD_make_implicit' data-ref="llvm::LLVMContext::MD_make_implicit" data-ref-filename="llvm..LLVMContext..MD_make_implicit">MD_make_implicit</a>))</td></tr>
<tr><th id="901">901</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="154BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="154BaseOp" data-ref-filename="154BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="904">904</th><td>  <a class="typedef" href="../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="155Offset" title='Offset' data-type='int64_t' data-ref="155Offset" data-ref-filename="155Offset">Offset</dfn>;</td></tr>
<tr><th id="905">905</th><td>  <em>bool</em> <dfn class="local col6 decl" id="156OffsetIsScalable" title='OffsetIsScalable' data-type='bool' data-ref="156OffsetIsScalable" data-ref-filename="156OffsetIsScalable">OffsetIsScalable</dfn>;</td></tr>
<tr><th id="906">906</th><td>  <b>if</b> (!<a class="local col8 ref" href="#148TII" title='TII' data-ref="148TII" data-ref-filename="148TII">TII</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlRbPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</a>(<a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI" data-ref-filename="147MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#154BaseOp" title='BaseOp' data-ref="154BaseOp" data-ref-filename="154BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col5 ref" href="#155Offset" title='Offset' data-ref="155Offset" data-ref-filename="155Offset">Offset</a></span>, <span class='refarg'><a class="local col6 ref" href="#156OffsetIsScalable" title='OffsetIsScalable' data-ref="156OffsetIsScalable" data-ref-filename="156OffsetIsScalable">OffsetIsScalable</a></span>, <a class="local col9 ref" href="#149TRI" title='TRI' data-ref="149TRI" data-ref-filename="149TRI">TRI</a>))</td></tr>
<tr><th id="907">907</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (!<a class="local col4 ref" href="#154BaseOp" title='BaseOp' data-ref="154BaseOp" data-ref-filename="154BaseOp">BaseOp</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="910">910</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI" data-ref-filename="147MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() &amp;&amp; !<a class="local col7 ref" href="#147MI" title='MI' data-ref="147MI" data-ref-filename="147MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" title='llvm::MachineInstr::isPredicable' data-ref="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isPredicableENS0_9QueryTypeE">isPredicable</a>()))</td></tr>
<tr><th id="913">913</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <a class="local col0 typedef" href="#150MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="150MachineBranchPredicate" data-ref-filename="150MachineBranchPredicate">MachineBranchPredicate</a> <a class="ref fn fake" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev" title='llvm::TargetInstrInfo::MachineBranchPredicate::MachineBranchPredicate' data-ref="_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev" data-ref-filename="_ZN4llvm15TargetInstrInfo22MachineBranchPredicateC1Ev"></a><dfn class="local col7 decl" id="157MBP" title='MBP' data-type='MachineBranchPredicate' data-ref="157MBP" data-ref-filename="157MBP">MBP</dfn>;</td></tr>
<tr><th id="916">916</th><td>  <b>if</b> (<a class="local col8 ref" href="#148TII" title='TII' data-ref="148TII" data-ref-filename="148TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb" title='llvm::TargetInstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb" data-ref-filename="_ZNK4llvm15TargetInstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS0_22MachineBranchPredicateEb">analyzeBranchPredicate</a>(<span class='refarg'>*<a class="local col2 ref" href="#152PredMBB" title='PredMBB' data-ref="152PredMBB" data-ref-filename="152PredMBB">PredMBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a></span>, <b>false</b>))</td></tr>
<tr><th id="917">917</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <b>return</b> <a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a>.<a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..LHS">LHS</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a>.<a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..RHS">RHS</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a>.<a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..RHS">RHS</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="920">920</th><td>         (<a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a>.<a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..Predicate">Predicate</a> == <a class="local col0 typedef" href="#150MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="150MachineBranchPredicate" data-ref-filename="150MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE" title='llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..PRED_NE">PRED_NE</a> ||</td></tr>
<tr><th id="921">921</th><td>          <a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a>.<a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..Predicate">Predicate</a> == <a class="local col0 typedef" href="#150MachineBranchPredicate" title='MachineBranchPredicate' data-type='TargetInstrInfo::MachineBranchPredicate' data-ref="150MachineBranchPredicate" data-ref-filename="150MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ" title='llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..PRED_EQ">PRED_EQ</a>) &amp;&amp;</td></tr>
<tr><th id="922">922</th><td>         <a class="local col7 ref" href="#157MBP" title='MBP' data-ref="157MBP" data-ref-filename="157MBP">MBP</a>.<a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..LHS">LHS</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#154BaseOp" title='BaseOp' data-ref="154BaseOp" data-ref-filename="154BaseOp">BaseOp</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="923">923</th><td>}</td></tr>
<tr><th id="924">924</th><td></td></tr>
<tr><th id="925">925</th><td><i class="doc" data-doc="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">/// If the sunk instruction is a copy, try to forward the copy instead of</i></td></tr>
<tr><th id="926">926</th><td><i class="doc" data-doc="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">/// leaving an 'undef' DBG_VALUE in the original location. Don't do this if</i></td></tr>
<tr><th id="927">927</th><td><i class="doc" data-doc="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">/// there's any subregister weirdness involved. Returns true if copy</i></td></tr>
<tr><th id="928">928</th><td><i class="doc" data-doc="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">/// propagation occurred.</i></td></tr>
<tr><th id="929">929</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_" title='attemptDebugCopyProp' data-type='bool attemptDebugCopyProp(llvm::MachineInstr &amp; SinkInst, llvm::MachineInstr &amp; DbgMI)' data-ref="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_" data-ref-filename="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">attemptDebugCopyProp</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="158SinkInst" title='SinkInst' data-type='llvm::MachineInstr &amp;' data-ref="158SinkInst" data-ref-filename="158SinkInst">SinkInst</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="159DbgMI" title='DbgMI' data-type='llvm::MachineInstr &amp;' data-ref="159DbgMI" data-ref-filename="159DbgMI">DbgMI</dfn>) {</td></tr>
<tr><th id="930">930</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="160MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="160MRI" data-ref-filename="160MRI">MRI</dfn> = <a class="local col8 ref" href="#158SinkInst" title='SinkInst' data-ref="158SinkInst" data-ref-filename="158SinkInst">SinkInst</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="931">931</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="161TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="161TII" data-ref-filename="161TII">TII</dfn> = *<a class="local col8 ref" href="#158SinkInst" title='SinkInst' data-ref="158SinkInst" data-ref-filename="158SinkInst">SinkInst</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td>  <i>// Copy DBG_VALUE operand and set the original to undef. We then check to</i></td></tr>
<tr><th id="934">934</th><td><i>  // see whether this is something that can be copy-forwarded. If it isn't,</i></td></tr>
<tr><th id="935">935</th><td><i>  // continue around the loop.</i></td></tr>
<tr><th id="936">936</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="162DbgMO" title='DbgMO' data-type='llvm::MachineOperand &amp;' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</dfn> = <a class="local col9 ref" href="#159DbgMI" title='DbgMI' data-ref="159DbgMI" data-ref-filename="159DbgMI">DbgMI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15getDebugOperandEj" title='llvm::MachineInstr::getDebugOperand' data-ref="_ZN4llvm12MachineInstr15getDebugOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15getDebugOperandEj">getDebugOperand</a>(<var>0</var>);</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="163SrcMO" title='SrcMO' data-type='const llvm::MachineOperand *' data-ref="163SrcMO" data-ref-filename="163SrcMO">SrcMO</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="164DstMO" title='DstMO' data-type='const llvm::MachineOperand *' data-ref="164DstMO" data-ref-filename="164DstMO">DstMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="939">939</th><td>  <em>auto</em> <dfn class="local col5 decl" id="165CopyOperands" title='CopyOperands' data-type='llvm::Optional&lt;llvm::DestSourcePair&gt;' data-ref="165CopyOperands" data-ref-filename="165CopyOperands">CopyOperands</dfn> = <a class="local col1 ref" href="#161TII" title='TII' data-ref="161TII" data-ref-filename="161TII">TII</a>.<a class="ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isCopyInstr' data-ref="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11isCopyInstrERKNS_12MachineInstrE">isCopyInstr</a>(<a class="local col8 ref" href="#158SinkInst" title='SinkInst' data-ref="158SinkInst" data-ref-filename="158SinkInst">SinkInst</a>);</td></tr>
<tr><th id="940">940</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col5 ref" href="#165CopyOperands" title='CopyOperands' data-ref="165CopyOperands" data-ref-filename="165CopyOperands">CopyOperands</a>)</td></tr>
<tr><th id="941">941</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="942">942</th><td>  <a class="local col3 ref" href="#163SrcMO" title='SrcMO' data-ref="163SrcMO" data-ref-filename="163SrcMO">SrcMO</a> = <a class="local col5 ref" href="#165CopyOperands" title='CopyOperands' data-ref="165CopyOperands" data-ref-filename="165CopyOperands">CopyOperands</a><a class="ref fn" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair::Source" title='llvm::DestSourcePair::Source' data-ref="llvm::DestSourcePair::Source" data-ref-filename="llvm..DestSourcePair..Source">Source</a>;</td></tr>
<tr><th id="943">943</th><td>  <a class="local col4 ref" href="#164DstMO" title='DstMO' data-ref="164DstMO" data-ref-filename="164DstMO">DstMO</a> = <a class="local col5 ref" href="#165CopyOperands" title='CopyOperands' data-ref="165CopyOperands" data-ref-filename="165CopyOperands">CopyOperands</a><a class="ref fn" href="../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalptEv" title='llvm::Optional::operator-&gt;' data-ref="_ZN4llvm8OptionalptEv" data-ref-filename="_ZN4llvm8OptionalptEv">-&gt;</a><a class="ref field" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair::Destination" title='llvm::DestSourcePair::Destination' data-ref="llvm::DestSourcePair::Destination" data-ref-filename="llvm..DestSourcePair..Destination">Destination</a>;</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <i>// Check validity of forwarding this copy.</i></td></tr>
<tr><th id="946">946</th><td>  <em>bool</em> <dfn class="local col6 decl" id="166PostRA" title='PostRA' data-type='bool' data-ref="166PostRA" data-ref-filename="166PostRA">PostRA</dfn> = <a class="local col0 ref" href="#160MRI" title='MRI' data-ref="160MRI" data-ref-filename="160MRI">MRI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>() == <var>0</var>;</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>  <i>// Trying to forward between physical and virtual registers is too hard.</i></td></tr>
<tr><th id="949">949</th><td>  <b>if</b> (<a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() != <a class="local col3 ref" href="#163SrcMO" title='SrcMO' data-ref="163SrcMO" data-ref-filename="163SrcMO">SrcMO</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="950">950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>  <i>// Only try virtual register copy-forwarding before regalloc, and physical</i></td></tr>
<tr><th id="953">953</th><td><i>  // register copy-forwarding after regalloc.</i></td></tr>
<tr><th id="954">954</th><td>  <em>bool</em> <dfn class="local col7 decl" id="167arePhysRegs" title='arePhysRegs' data-type='bool' data-ref="167arePhysRegs" data-ref-filename="167arePhysRegs">arePhysRegs</dfn> = !<a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>();</td></tr>
<tr><th id="955">955</th><td>  <b>if</b> (<a class="local col7 ref" href="#167arePhysRegs" title='arePhysRegs' data-ref="167arePhysRegs" data-ref-filename="167arePhysRegs">arePhysRegs</a> != <a class="local col6 ref" href="#166PostRA" title='PostRA' data-ref="166PostRA" data-ref-filename="166PostRA">PostRA</a>)</td></tr>
<tr><th id="956">956</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td>  <i>// Pre-regalloc, only forward if all subregisters agree (or there are no</i></td></tr>
<tr><th id="959">959</th><td><i>  // subregs at all). More analysis might recover some forwardable copies.</i></td></tr>
<tr><th id="960">960</th><td>  <b>if</b> (!<a class="local col6 ref" href="#166PostRA" title='PostRA' data-ref="166PostRA" data-ref-filename="166PostRA">PostRA</a> &amp;&amp; (<a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col3 ref" href="#163SrcMO" title='SrcMO' data-ref="163SrcMO" data-ref-filename="163SrcMO">SrcMO</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() ||</td></tr>
<tr><th id="961">961</th><td>                  <a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col4 ref" href="#164DstMO" title='DstMO' data-ref="164DstMO" data-ref-filename="164DstMO">DstMO</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()))</td></tr>
<tr><th id="962">962</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <i>// Post-regalloc, we may be sinking a DBG_VALUE of a sub or super-register</i></td></tr>
<tr><th id="965">965</th><td><i>  // of this copy. Only forward the copy if the DBG_VALUE operand exactly</i></td></tr>
<tr><th id="966">966</th><td><i>  // matches the copy destination.</i></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (<a class="local col6 ref" href="#166PostRA" title='PostRA' data-ref="166PostRA" data-ref-filename="166PostRA">PostRA</a> &amp;&amp; <a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col4 ref" href="#164DstMO" title='DstMO' data-ref="164DstMO" data-ref-filename="164DstMO">DstMO</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="968">968</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>  <a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col3 ref" href="#163SrcMO" title='SrcMO' data-ref="163SrcMO" data-ref-filename="163SrcMO">SrcMO</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="971">971</th><td>  <a class="local col2 ref" href="#162DbgMO" title='DbgMO' data-ref="162DbgMO" data-ref-filename="162DbgMO">DbgMO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col3 ref" href="#163SrcMO" title='SrcMO' data-ref="163SrcMO" data-ref-filename="163SrcMO">SrcMO</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="972">972</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="973">973</th><td>}</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><i class="doc" data-doc="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE">/// Sink an instruction and its associated debug instructions.</i></td></tr>
<tr><th id="976">976</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE" title='performSink' data-type='void performSink(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; SuccToSinkTo, MachineBasicBlock::iterator InsertPos, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp; DbgValuesToSink)' data-ref="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE" data-ref-filename="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE">performSink</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="168MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="168MI" data-ref-filename="168MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="169SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock &amp;' data-ref="169SuccToSinkTo" data-ref-filename="169SuccToSinkTo">SuccToSinkTo</dfn>,</td></tr>
<tr><th id="977">977</th><td>                        <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="170InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="170InsertPos" data-ref-filename="170InsertPos">InsertPos</dfn>,</td></tr>
<tr><th id="978">978</th><td>                        <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="171DbgValuesToSink" title='DbgValuesToSink' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="171DbgValuesToSink" data-ref-filename="171DbgValuesToSink">DbgValuesToSink</dfn>) {</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>  <i>// If we cannot find a location to use (merge with), then we erase the debug</i></td></tr>
<tr><th id="981">981</th><td><i>  // location to prevent debug-info driven tools from potentially reporting</i></td></tr>
<tr><th id="982">982</th><td><i>  // wrong location information.</i></td></tr>
<tr><th id="983">983</th><td>  <b>if</b> (!<a class="local col9 ref" href="#169SuccToSinkTo" title='SuccToSinkTo' data-ref="169SuccToSinkTo" data-ref-filename="169SuccToSinkTo">SuccToSinkTo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos" data-ref-filename="170InsertPos">InsertPos</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#169SuccToSinkTo" title='SuccToSinkTo' data-ref="169SuccToSinkTo" data-ref-filename="169SuccToSinkTo">SuccToSinkTo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="984">984</th><td>    <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" data-ref-filename="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="ref fn fake" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1EPKNS_10DILocationE" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1EPKNS_10DILocationE" data-ref-filename="_ZN4llvm8DebugLocC1EPKNS_10DILocationE"></a><a class="type" href="../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DILocation" title='llvm::DILocation' data-ref="llvm::DILocation" data-ref-filename="llvm..DILocation">DILocation</a>::<a class="ref fn" href="../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm10DILocation17getMergedLocationEPKS0_S2_" title='llvm::DILocation::getMergedLocation' data-ref="_ZN4llvm10DILocation17getMergedLocationEPKS0_S2_" data-ref-filename="_ZN4llvm10DILocation17getMergedLocationEPKS0_S2_">getMergedLocation</a>(<a class="ref fn fake" href="../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" data-ref-filename="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="985">985</th><td>                                                 <a class="ref fn fake" href="../../include/llvm/IR/DebugLoc.h.html#_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" title='llvm::DebugLoc::operator llvm::DILocation *' data-ref="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv" data-ref-filename="_ZNK4llvm8DebugLoccvPNS_10DILocationEEv"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos" data-ref-filename="170InsertPos">InsertPos</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>()));</td></tr>
<tr><th id="986">986</th><td>  <b>else</b></td></tr>
<tr><th id="987">987</th><td>    <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" data-ref-filename="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="type" href="../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>));</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <i>// Move the instruction.</i></td></tr>
<tr><th id="990">990</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="172ParentBlock" title='ParentBlock' data-type='llvm::MachineBasicBlock *' data-ref="172ParentBlock" data-ref-filename="172ParentBlock">ParentBlock</dfn> = <a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="991">991</th><td>  <a class="local col9 ref" href="#169SuccToSinkTo" title='SuccToSinkTo' data-ref="169SuccToSinkTo" data-ref-filename="169SuccToSinkTo">SuccToSinkTo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos" data-ref-filename="170InsertPos">InsertPos</a>, <a class="local col2 ref" href="#172ParentBlock" title='ParentBlock' data-ref="172ParentBlock" data-ref-filename="172ParentBlock">ParentBlock</a>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a>,</td></tr>
<tr><th id="992">992</th><td>                      <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a>));</td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td>  <i>// Sink a copy of debug users to the insert position. Mark the original</i></td></tr>
<tr><th id="995">995</th><td><i>  // DBG_VALUE location as 'undef', indicating that any earlier variable</i></td></tr>
<tr><th id="996">996</th><td><i>  // location should be terminated as we've optimised away the value at this</i></td></tr>
<tr><th id="997">997</th><td><i>  // point.</i></td></tr>
<tr><th id="998">998</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{llvm::MachineInstr*}::iterator" title='llvm::SmallVectorImpl&lt;llvm::MachineInstr *&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{llvm::MachineInstr*}::iterator" data-ref-filename="llvm..SmallVectorImpl{llvm..MachineInstr*}..iterator">iterator</a> <dfn class="local col3 decl" id="173DBI" title='DBI' data-type='SmallVectorImpl&lt;MachineInstr *&gt;::iterator' data-ref="173DBI" data-ref-filename="173DBI">DBI</dfn> = <a class="local col1 ref" href="#171DbgValuesToSink" title='DbgValuesToSink' data-ref="171DbgValuesToSink" data-ref-filename="171DbgValuesToSink">DbgValuesToSink</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="999">999</th><td>                                                 <dfn class="local col4 decl" id="174DBE" title='DBE' data-type='SmallVectorImpl&lt;MachineInstr *&gt;::iterator' data-ref="174DBE" data-ref-filename="174DBE">DBE</dfn> = <a class="local col1 ref" href="#171DbgValuesToSink" title='DbgValuesToSink' data-ref="171DbgValuesToSink" data-ref-filename="171DbgValuesToSink">DbgValuesToSink</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>();</td></tr>
<tr><th id="1000">1000</th><td>       <a class="local col3 ref" href="#173DBI" title='DBI' data-ref="173DBI" data-ref-filename="173DBI">DBI</a> != <a class="local col4 ref" href="#174DBE" title='DBE' data-ref="174DBE" data-ref-filename="174DBE">DBE</a>; ++<a class="local col3 ref" href="#173DBI" title='DBI' data-ref="173DBI" data-ref-filename="173DBI">DBI</a>) {</td></tr>
<tr><th id="1001">1001</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="175DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="175DbgMI" data-ref-filename="175DbgMI">DbgMI</dfn> = *<a class="local col3 ref" href="#173DBI" title='DBI' data-ref="173DBI" data-ref-filename="173DBI">DBI</a>;</td></tr>
<tr><th id="1002">1002</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="176NewDbgMI" title='NewDbgMI' data-type='llvm::MachineInstr *' data-ref="176NewDbgMI" data-ref-filename="176NewDbgMI">NewDbgMI</dfn> = <a class="local col5 ref" href="#175DbgMI" title='DbgMI' data-ref="175DbgMI" data-ref-filename="175DbgMI">DbgMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(*<a class="local col3 ref" href="#173DBI" title='DBI' data-ref="173DBI" data-ref-filename="173DBI">DBI</a>);</td></tr>
<tr><th id="1003">1003</th><td>    <a class="local col9 ref" href="#169SuccToSinkTo" title='SuccToSinkTo' data-ref="169SuccToSinkTo" data-ref-filename="169SuccToSinkTo">SuccToSinkTo</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#170InsertPos" title='InsertPos' data-ref="170InsertPos" data-ref-filename="170InsertPos">InsertPos</a>, <a class="local col6 ref" href="#176NewDbgMI" title='NewDbgMI' data-ref="176NewDbgMI" data-ref-filename="176NewDbgMI">NewDbgMI</a>);</td></tr>
<tr><th id="1004">1004</th><td></td></tr>
<tr><th id="1005">1005</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_" title='attemptDebugCopyProp' data-use='c' data-ref="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_" data-ref-filename="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">attemptDebugCopyProp</a>(<span class='refarg'><a class="local col8 ref" href="#168MI" title='MI' data-ref="168MI" data-ref-filename="168MI">MI</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#175DbgMI" title='DbgMI' data-ref="175DbgMI" data-ref-filename="175DbgMI">DbgMI</a></span>))</td></tr>
<tr><th id="1006">1006</th><td>      <a class="local col5 ref" href="#175DbgMI" title='DbgMI' data-ref="175DbgMI" data-ref-filename="175DbgMI">DbgMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18setDebugValueUndefEv" title='llvm::MachineInstr::setDebugValueUndef' data-ref="_ZN4llvm12MachineInstr18setDebugValueUndefEv" data-ref-filename="_ZN4llvm12MachineInstr18setDebugValueUndefEv">setDebugValueUndef</a>();</td></tr>
<tr><th id="1007">1007</th><td>  }</td></tr>
<tr><th id="1008">1008</th><td>}</td></tr>
<tr><th id="1009">1009</th><td></td></tr>
<tr><th id="1010">1010</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE">/// hasStoreBetween - check if there is store betweeen straight line blocks From</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE">/// and To.</i></td></tr>
<tr><th id="1012">1012</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE" title='(anonymous namespace)::MachineSinking::hasStoreBetween' data-type='bool (anonymous namespace)::MachineSinking::hasStoreBetween(llvm::MachineBasicBlock * From, llvm::MachineBasicBlock * To, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE">hasStoreBetween</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="177From" title='From' data-type='llvm::MachineBasicBlock *' data-ref="177From" data-ref-filename="177From">From</dfn>,</td></tr>
<tr><th id="1013">1013</th><td>                                     <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="178To" title='To' data-type='llvm::MachineBasicBlock *' data-ref="178To" data-ref-filename="178To">To</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="179MI" data-ref-filename="179MI">MI</dfn>) {</td></tr>
<tr><th id="1014">1014</th><td>  <i>// Make sure From and To are in straight line which means From dominates To</i></td></tr>
<tr><th id="1015">1015</th><td><i>  // and To post dominates From.</i></td></tr>
<tr><th id="1016">1016</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a>, <a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a>) || !<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::PDT" data-ref-filename="(anonymousnamespace)..MachineSinking..PDT">PDT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a>, <a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a>))</td></tr>
<tr><th id="1017">1017</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td>  <em>auto</em> <dfn class="local col0 decl" id="180BlockPair" title='BlockPair' data-type='std::pair&lt;llvm::MachineBasicBlock *, llvm::MachineBasicBlock *&gt;' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a></span>, <span class='refarg'><a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a></span>);</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <i>// Does these two blocks pair be queried before and have a definite cached</i></td></tr>
<tr><th id="1022">1022</th><td><i>  // result?</i></td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a>.<span class='ref fn' title='std::map::find' data-ref="_ZNSt3map4findERKT_" data-ref-filename="_ZNSt3map4findERKT_">find</span>(<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>) <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a>.<span class='ref fn' title='std::map::end' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>())</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>]</span>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::StoreInstrCache" title='(anonymous namespace)::MachineSinking::StoreInstrCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::StoreInstrCache" data-ref-filename="(anonymousnamespace)..MachineSinking..StoreInstrCache">StoreInstrCache</a>.<span class='ref fn' title='std::map::find' data-ref="_ZNSt3map4findERKT_" data-ref-filename="_ZNSt3map4findERKT_">find</span>(<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>) <span class='ref fn' title='std::operator!=' data-ref="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_" data-ref-filename="_ZStneRKSt17_Rb_tree_iteratorIT_ES4_">!=</span> <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::StoreInstrCache" title='(anonymous namespace)::MachineSinking::StoreInstrCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::StoreInstrCache" data-ref-filename="(anonymousnamespace)..MachineSinking..StoreInstrCache">StoreInstrCache</a>.<span class='ref fn' title='std::map::end' data-ref="_ZNSt3map3endEv" data-ref-filename="_ZNSt3map3endEv">end</span>())</td></tr>
<tr><th id="1027">1027</th><td>    <b>return</b> <span class="namespace">llvm::</span><a class="tu ref fn" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6any_ofEOT_T0_" title='llvm::any_of' data-use='c' data-ref="_ZN4llvm6any_ofEOT_T0_" data-ref-filename="_ZN4llvm6any_ofEOT_T0_">any_of</a>(<span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::MachineSinking::StoreInstrCache" title='(anonymous namespace)::MachineSinking::StoreInstrCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::StoreInstrCache" data-ref-filename="(anonymousnamespace)..MachineSinking..StoreInstrCache">StoreInstrCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>]</span></span>, [&amp;](<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="181I" title='I' data-type='llvm::MachineInstr *' data-ref="181I" data-ref-filename="181I">I</dfn>) {</td></tr>
<tr><th id="1028">1028</th><td>      <b>return</b> <a class="local col1 ref" href="#181I" title='I' data-ref="181I" data-ref-filename="181I">I</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" data-ref-filename="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::AA" data-ref-filename="(anonymousnamespace)..MachineSinking..AA">AA</a>, <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI" data-ref-filename="179MI">MI</a>, <b>false</b>);</td></tr>
<tr><th id="1029">1029</th><td>    });</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td>  <em>bool</em> <dfn class="local col2 decl" id="182SawStore" title='SawStore' data-type='bool' data-ref="182SawStore" data-ref-filename="182SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="1032">1032</th><td>  <em>bool</em> <dfn class="local col3 decl" id="183HasAliasedStore" title='HasAliasedStore' data-type='bool' data-ref="183HasAliasedStore" data-ref-filename="183HasAliasedStore">HasAliasedStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="1033">1033</th><td>  <a class="type" href="../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <a class="ref fn fake" href="../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPNS_17MachineBasicBlockENS_12DenseMapInfoIS2_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPNS_17MachineBasicBlockENS_12DenseMapInfoIS2_EEEC1Ev"></a><dfn class="local col4 decl" id="184HandledBlocks" title='HandledBlocks' data-type='DenseSet&lt;llvm::MachineBasicBlock *&gt;' data-ref="184HandledBlocks" data-ref-filename="184HandledBlocks">HandledBlocks</dfn>;</td></tr>
<tr><th id="1034">1034</th><td>  <a class="type" href="../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; <a class="ref fn fake" href="../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPNS_17MachineBasicBlockENS_12DenseMapInfoIS2_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPNS_17MachineBasicBlockENS_12DenseMapInfoIS2_EEEC1Ev"></a><dfn class="local col5 decl" id="185HandledDomBlocks" title='HandledDomBlocks' data-type='DenseSet&lt;llvm::MachineBasicBlock *&gt;' data-ref="185HandledDomBlocks" data-ref-filename="185HandledDomBlocks">HandledDomBlocks</dfn>;</td></tr>
<tr><th id="1035">1035</th><td>  <i>// Go through all reachable blocks from From.</i></td></tr>
<tr><th id="1036">1036</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="186BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="186BB" data-ref-filename="186BB">BB</dfn> : <a class="ref fn" href="../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm11depth_firstERKT_" title='llvm::depth_first' data-ref="_ZN4llvm11depth_firstERKT_" data-ref-filename="_ZN4llvm11depth_firstERKT_">depth_first</a>(<a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a>)) {</td></tr>
<tr><th id="1037">1037</th><td>    <i>// We insert the instruction at the start of block To, so no need to worry</i></td></tr>
<tr><th id="1038">1038</th><td><i>    // about stores inside To.</i></td></tr>
<tr><th id="1039">1039</th><td><i>    // Store in block From should be already considered when just enter function</i></td></tr>
<tr><th id="1040">1040</th><td><i>    // SinkInstruction.</i></td></tr>
<tr><th id="1041">1041</th><td>    <b>if</b> (<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a> == <a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a> || <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a> == <a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a>)</td></tr>
<tr><th id="1042">1042</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>    <i>// We already handle this BB in previous iteration.</i></td></tr>
<tr><th id="1045">1045</th><td>    <b>if</b> (<a class="local col4 ref" href="#184HandledBlocks" title='HandledBlocks' data-ref="184HandledBlocks" data-ref-filename="184HandledBlocks">HandledBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>))</td></tr>
<tr><th id="1046">1046</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1047">1047</th><td></td></tr>
<tr><th id="1048">1048</th><td>    <a class="local col4 ref" href="#184HandledBlocks" title='HandledBlocks' data-ref="184HandledBlocks" data-ref-filename="184HandledBlocks">HandledBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>);</td></tr>
<tr><th id="1049">1049</th><td>    <i>// To post dominates BB, it must be a path from block From.</i></td></tr>
<tr><th id="1050">1050</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::PDT" title='(anonymous namespace)::MachineSinking::PDT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::PDT" data-ref-filename="(anonymousnamespace)..MachineSinking..PDT">PDT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachinePostDominators.h.html#_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachinePostDominatorTree::dominates' data-ref="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm24MachinePostDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a>, <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>)) {</td></tr>
<tr><th id="1051">1051</th><td>      <b>if</b> (!<a class="local col5 ref" href="#185HandledDomBlocks" title='HandledDomBlocks' data-ref="185HandledDomBlocks" data-ref-filename="185HandledDomBlocks">HandledDomBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>))</td></tr>
<tr><th id="1052">1052</th><td>        <a class="local col5 ref" href="#185HandledDomBlocks" title='HandledDomBlocks' data-ref="185HandledDomBlocks" data-ref-filename="185HandledDomBlocks">HandledDomBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>);</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>      <i>// If this BB is too big or the block number in straight line between From</i></td></tr>
<tr><th id="1055">1055</th><td><i>      // and To is too big, stop searching to save compiling time.</i></td></tr>
<tr><th id="1056">1056</th><td>      <b>if</b> (<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4sizeEv" title='llvm::MachineBasicBlock::size' data-ref="_ZNK4llvm17MachineBasicBlock4sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock4sizeEv">size</a>() &gt; <a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SinkLoadInstsPerBlockThreshold" title='SinkLoadInstsPerBlockThreshold' data-use='m' data-ref="SinkLoadInstsPerBlockThreshold" data-ref-filename="SinkLoadInstsPerBlockThreshold">SinkLoadInstsPerBlockThreshold</a> ||</td></tr>
<tr><th id="1057">1057</th><td>          <a class="local col5 ref" href="#185HandledDomBlocks" title='HandledDomBlocks' data-ref="185HandledDomBlocks" data-ref-filename="185HandledDomBlocks">HandledDomBlocks</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl4sizeEv" title='llvm::detail::DenseSetImpl::size' data-ref="_ZNK4llvm6detail12DenseSetImpl4sizeEv" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl4sizeEv">size</a>() &gt; <a class="ref fn fake" href="../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SinkLoadBlocksThreshold" title='SinkLoadBlocksThreshold' data-use='m' data-ref="SinkLoadBlocksThreshold" data-ref-filename="SinkLoadBlocksThreshold">SinkLoadBlocksThreshold</a>) {</td></tr>
<tr><th id="1058">1058</th><td>        <b>for</b> (<em>auto</em> *<dfn class="local col7 decl" id="187DomBB" title='DomBB' data-type='llvm::MachineBasicBlock *' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</dfn> : <a class="local col5 ref" href="#185HandledDomBlocks" title='HandledDomBlocks' data-ref="185HandledDomBlocks" data-ref-filename="185HandledDomBlocks">HandledDomBlocks</a>) {</td></tr>
<tr><th id="1059">1059</th><td>          <b>if</b> (<a class="local col7 ref" href="#187DomBB" title='DomBB' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</a> != <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col7 ref" href="#187DomBB" title='DomBB' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</a>, <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>))</td></tr>
<tr><th id="1060">1060</th><td>            <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_" data-ref-filename="_ZNSt3mapixEOT_">[<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#187DomBB" title='DomBB' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a></span>)]</span> = <b>true</b>;</td></tr>
<tr><th id="1061">1061</th><td>          <b>else</b> <b>if</b>(<a class="local col7 ref" href="#187DomBB" title='DomBB' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</a> != <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>, <a class="local col7 ref" href="#187DomBB" title='DomBB' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</a>))</td></tr>
<tr><th id="1062">1062</th><td>            <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_" data-ref-filename="_ZNSt3mapixEOT_">[<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a></span>, <span class='refarg'><a class="local col7 ref" href="#187DomBB" title='DomBB' data-ref="187DomBB" data-ref-filename="187DomBB">DomBB</a></span>)]</span> = <b>true</b>;</td></tr>
<tr><th id="1063">1063</th><td>        }</td></tr>
<tr><th id="1064">1064</th><td>        <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>]</span> = <b>true</b>;</td></tr>
<tr><th id="1065">1065</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1066">1066</th><td>      }</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="188I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="188I" data-ref-filename="188I">I</dfn> : *<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>) {</td></tr>
<tr><th id="1069">1069</th><td>        <i>// Treat as alias conservatively for a call or an ordered memory</i></td></tr>
<tr><th id="1070">1070</th><td><i>        // operation.</i></td></tr>
<tr><th id="1071">1071</th><td>        <b>if</b> (<a class="local col8 ref" href="#188I" title='I' data-ref="188I" data-ref-filename="188I">I</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() || <a class="local col8 ref" href="#188I" title='I' data-ref="188I" data-ref-filename="188I">I</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>()) {</td></tr>
<tr><th id="1072">1072</th><td>          <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="189DomBB" title='DomBB' data-type='llvm::MachineBasicBlock *' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</dfn> : <a class="local col5 ref" href="#185HandledDomBlocks" title='HandledDomBlocks' data-ref="185HandledDomBlocks" data-ref-filename="185HandledDomBlocks">HandledDomBlocks</a>) {</td></tr>
<tr><th id="1073">1073</th><td>            <b>if</b> (<a class="local col9 ref" href="#189DomBB" title='DomBB' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</a> != <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col9 ref" href="#189DomBB" title='DomBB' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</a>, <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>))</td></tr>
<tr><th id="1074">1074</th><td>              <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_" data-ref-filename="_ZNSt3mapixEOT_">[<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#189DomBB" title='DomBB' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#178To" title='To' data-ref="178To" data-ref-filename="178To">To</a></span>)]</span> = <b>true</b>;</td></tr>
<tr><th id="1075">1075</th><td>            <b>else</b> <b>if</b>(<a class="local col9 ref" href="#189DomBB" title='DomBB' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</a> != <a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col6 ref" href="#186BB" title='BB' data-ref="186BB" data-ref-filename="186BB">BB</a>, <a class="local col9 ref" href="#189DomBB" title='DomBB' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</a>))</td></tr>
<tr><th id="1076">1076</th><td>              <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixEOT_" data-ref-filename="_ZNSt3mapixEOT_">[<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#177From" title='From' data-ref="177From" data-ref-filename="177From">From</a></span>, <span class='refarg'><a class="local col9 ref" href="#189DomBB" title='DomBB' data-ref="189DomBB" data-ref-filename="189DomBB">DomBB</a></span>)]</span> = <b>true</b>;</td></tr>
<tr><th id="1077">1077</th><td>          }</td></tr>
<tr><th id="1078">1078</th><td>          <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>]</span> = <b>true</b>;</td></tr>
<tr><th id="1079">1079</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1080">1080</th><td>        }</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td>        <b>if</b> (<a class="local col8 ref" href="#188I" title='I' data-ref="188I" data-ref-filename="188I">I</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayStore' data-ref="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8mayStoreENS0_9QueryTypeE">mayStore</a>()) {</td></tr>
<tr><th id="1083">1083</th><td>          <a class="local col2 ref" href="#182SawStore" title='SawStore' data-ref="182SawStore" data-ref-filename="182SawStore">SawStore</a> = <b>true</b>;</td></tr>
<tr><th id="1084">1084</th><td>          <i>// We still have chance to sink MI if all stores between are not</i></td></tr>
<tr><th id="1085">1085</th><td><i>          // aliased to MI.</i></td></tr>
<tr><th id="1086">1086</th><td><i>          // Cache all store instructions, so that we don't need to go through</i></td></tr>
<tr><th id="1087">1087</th><td><i>          // all From reachable blocks for next load instruction.</i></td></tr>
<tr><th id="1088">1088</th><td>          <b>if</b> (<a class="local col8 ref" href="#188I" title='I' data-ref="188I" data-ref-filename="188I">I</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" title='llvm::MachineInstr::mayAlias' data-ref="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b" data-ref-filename="_ZNK4llvm12MachineInstr8mayAliasEPNS_9AAResultsERKS0_b">mayAlias</a>(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::AA" data-ref-filename="(anonymousnamespace)..MachineSinking..AA">AA</a>, <a class="local col9 ref" href="#179MI" title='MI' data-ref="179MI" data-ref-filename="179MI">MI</a>, <b>false</b>))</td></tr>
<tr><th id="1089">1089</th><td>            <a class="local col3 ref" href="#183HasAliasedStore" title='HasAliasedStore' data-ref="183HasAliasedStore" data-ref-filename="183HasAliasedStore">HasAliasedStore</a> = <b>true</b>;</td></tr>
<tr><th id="1090">1090</th><td>          <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::StoreInstrCache" title='(anonymous namespace)::MachineSinking::StoreInstrCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::StoreInstrCache" data-ref-filename="(anonymousnamespace)..MachineSinking..StoreInstrCache">StoreInstrCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>]</span>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(&amp;<a class="local col8 ref" href="#188I" title='I' data-ref="188I" data-ref-filename="188I">I</a>);</td></tr>
<tr><th id="1091">1091</th><td>        }</td></tr>
<tr><th id="1092">1092</th><td>      }</td></tr>
<tr><th id="1093">1093</th><td>    }</td></tr>
<tr><th id="1094">1094</th><td>  }</td></tr>
<tr><th id="1095">1095</th><td>  <i>// If there is no store at all, cache the result.</i></td></tr>
<tr><th id="1096">1096</th><td>  <b>if</b> (!<a class="local col2 ref" href="#182SawStore" title='SawStore' data-ref="182SawStore" data-ref-filename="182SawStore">SawStore</a>)</td></tr>
<tr><th id="1097">1097</th><td>    <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::HasStoreCache" title='(anonymous namespace)::MachineSinking::HasStoreCache' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::HasStoreCache" data-ref-filename="(anonymousnamespace)..MachineSinking..HasStoreCache">HasStoreCache</a><span class='ref fn' title='std::map::operator[]' data-ref="_ZNSt3mapixERKT_" data-ref-filename="_ZNSt3mapixERKT_">[<a class="local col0 ref" href="#180BlockPair" title='BlockPair' data-ref="180BlockPair" data-ref-filename="180BlockPair">BlockPair</a>]</span> = <b>false</b>;</td></tr>
<tr><th id="1098">1098</th><td>  <b>return</b> <a class="local col3 ref" href="#183HasAliasedStore" title='HasAliasedStore' data-ref="183HasAliasedStore" data-ref-filename="183HasAliasedStore">HasAliasedStore</a>;</td></tr>
<tr><th id="1099">1099</th><td>}</td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">/// SinkInstruction - Determine whether it is safe to sink the specified machine</i></td></tr>
<tr><th id="1102">1102</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">/// instruction out of its current block into a successor.</i></td></tr>
<tr><th id="1103">1103</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" title='(anonymous namespace)::MachineSinking::SinkInstruction' data-type='bool (anonymous namespace)::MachineSinking::SinkInstruction(llvm::MachineInstr &amp; MI, bool &amp; SawStore, (anonymous namespace)::MachineSinking::AllSuccsCache &amp; AllSuccessors)' data-ref="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking15SinkInstructionERN4llvm12MachineInstrERbRSt3mapIPNS1_17MachineBasicBlockENS1_11SmallVectorIS7_Lj4EEESt4lessIS7_ESaISt4pairIKS7_S9_EEE">SinkInstruction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="190MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="190MI" data-ref-filename="190MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="191SawStore" title='SawStore' data-type='bool &amp;' data-ref="191SawStore" data-ref-filename="191SawStore">SawStore</dfn>,</td></tr>
<tr><th id="1104">1104</th><td>                                     <a class="tu typedef" href="#(anonymousnamespace)::MachineSinking::AllSuccsCache" title='(anonymous namespace)::MachineSinking::AllSuccsCache' data-type='std::map&lt;MachineBasicBlock *, SmallVector&lt;MachineBasicBlock *, 4&gt; &gt;' data-ref="(anonymousnamespace)::MachineSinking::AllSuccsCache" data-ref-filename="(anonymousnamespace)..MachineSinking..AllSuccsCache">AllSuccsCache</a> &amp;<dfn class="local col2 decl" id="192AllSuccessors" title='AllSuccessors' data-type='(anonymous namespace)::MachineSinking::AllSuccsCache &amp;' data-ref="192AllSuccessors" data-ref-filename="192AllSuccessors">AllSuccessors</dfn>) {</td></tr>
<tr><th id="1105">1105</th><td>  <i>// Don't sink instructions that the target prefers not to sink.</i></td></tr>
<tr><th id="1106">1106</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII" data-ref-filename="(anonymousnamespace)..MachineSinking..TII">TII</a>-&gt;<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::shouldSink' data-ref="_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo10shouldSinkERKNS_12MachineInstrE">shouldSink</a>(<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>))</td></tr>
<tr><th id="1107">1107</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1108">1108</th><td></td></tr>
<tr><th id="1109">1109</th><td>  <i>// Check if it's safe to move the instruction.</i></td></tr>
<tr><th id="1110">1110</th><td>  <b>if</b> (!<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" data-ref-filename="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::AA" data-ref-filename="(anonymousnamespace)..MachineSinking..AA">AA</a>, <span class='refarg'><a class="local col1 ref" href="#191SawStore" title='SawStore' data-ref="191SawStore" data-ref-filename="191SawStore">SawStore</a></span>))</td></tr>
<tr><th id="1111">1111</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <i>// Convergent operations may not be made control-dependent on additional</i></td></tr>
<tr><th id="1114">1114</th><td><i>  // values.</i></td></tr>
<tr><th id="1115">1115</th><td>  <b>if</b> (<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE" title='llvm::MachineInstr::isConvergent' data-ref="_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isConvergentENS0_9QueryTypeE">isConvergent</a>())</td></tr>
<tr><th id="1116">1116</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <i>// Don't break implicit null checks.  This is a performance heuristic, and not</i></td></tr>
<tr><th id="1119">1119</th><td><i>  // required for correctness.</i></td></tr>
<tr><th id="1120">1120</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" title='SinkingPreventsImplicitNullCheck' data-use='c' data-ref="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL32SinkingPreventsImplicitNullCheckRN4llvm12MachineInstrEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE">SinkingPreventsImplicitNullCheck</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TII" title='(anonymous namespace)::MachineSinking::TII' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TII" data-ref-filename="(anonymousnamespace)..MachineSinking..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::TRI" title='(anonymous namespace)::MachineSinking::TRI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::TRI" data-ref-filename="(anonymousnamespace)..MachineSinking..TRI">TRI</a>))</td></tr>
<tr><th id="1121">1121</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>  <i>// FIXME: This should include support for sinking instructions within the</i></td></tr>
<tr><th id="1124">1124</th><td><i>  // block they are currently in to shorten the live ranges.  We often get</i></td></tr>
<tr><th id="1125">1125</th><td><i>  // instructions sunk into the top of a large block, but it would be better to</i></td></tr>
<tr><th id="1126">1126</th><td><i>  // also sink them down before their first use in the block.  This xform has to</i></td></tr>
<tr><th id="1127">1127</th><td><i>  // be careful not to *increase* register pressure though, e.g. sinking</i></td></tr>
<tr><th id="1128">1128</th><td><i>  // "x = y + z" down if it kills y and z would increase the live ranges of y</i></td></tr>
<tr><th id="1129">1129</th><td><i>  // and z and only shrink the live range of x.</i></td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <em>bool</em> <dfn class="local col3 decl" id="193BreakPHIEdge" title='BreakPHIEdge' data-type='bool' data-ref="193BreakPHIEdge" data-ref-filename="193BreakPHIEdge">BreakPHIEdge</dfn> = <b>false</b>;</td></tr>
<tr><th id="1132">1132</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="194ParentBlock" title='ParentBlock' data-type='llvm::MachineBasicBlock *' data-ref="194ParentBlock" data-ref-filename="194ParentBlock">ParentBlock</dfn> = <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="1133">1133</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="195SuccToSinkTo" title='SuccToSinkTo' data-type='llvm::MachineBasicBlock *' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</dfn> =</td></tr>
<tr><th id="1134">1134</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" title='(anonymous namespace)::MachineSinking::FindSuccToSinkTo' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking16FindSuccToSinkToERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERbRSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4lessIS5_2702287">FindSuccToSinkTo</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <a class="local col4 ref" href="#194ParentBlock" title='ParentBlock' data-ref="194ParentBlock" data-ref-filename="194ParentBlock">ParentBlock</a>, <span class='refarg'><a class="local col3 ref" href="#193BreakPHIEdge" title='BreakPHIEdge' data-ref="193BreakPHIEdge" data-ref-filename="193BreakPHIEdge">BreakPHIEdge</a></span>, <span class='refarg'><a class="local col2 ref" href="#192AllSuccessors" title='AllSuccessors' data-ref="192AllSuccessors" data-ref-filename="192AllSuccessors">AllSuccessors</a></span>);</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <i>// If there are no outputs, it must have side-effects.</i></td></tr>
<tr><th id="1137">1137</th><td>  <b>if</b> (!<a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>)</td></tr>
<tr><th id="1138">1138</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1139">1139</th><td></td></tr>
<tr><th id="1140">1140</th><td>  <i>// If the instruction to move defines a dead physical register which is live</i></td></tr>
<tr><th id="1141">1141</th><td><i>  // when leaving the basic block, don't move it because it could turn into a</i></td></tr>
<tr><th id="1142">1142</th><td><i>  // "zombie" define of that preg. E.g., EFLAGS. (&lt;rdar://problem/8030636&gt;)</i></td></tr>
<tr><th id="1143">1143</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="196I" title='I' data-type='unsigned int' data-ref="196I" data-ref-filename="196I">I</dfn> = <var>0</var>, <dfn class="local col7 decl" id="197E" title='E' data-type='unsigned int' data-ref="197E" data-ref-filename="197E">E</dfn> = <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a> != <a class="local col7 ref" href="#197E" title='E' data-ref="197E" data-ref-filename="197E">E</a>; ++<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>) {</td></tr>
<tr><th id="1144">1144</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="198MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="198MO" data-ref-filename="198MO">MO</dfn> = <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#196I" title='I' data-ref="196I" data-ref-filename="196I">I</a>);</td></tr>
<tr><th id="1145">1145</th><td>    <b>if</b> (!<a class="local col8 ref" href="#198MO" title='MO' data-ref="198MO" data-ref-filename="198MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="1146">1146</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="199Reg" title='Reg' data-type='llvm::Register' data-ref="199Reg" data-ref-filename="199Reg">Reg</dfn> = <a class="local col8 ref" href="#198MO" title='MO' data-ref="198MO" data-ref-filename="198MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1147">1147</th><td>    <b>if</b> (<a class="local col9 ref" href="#199Reg" title='Reg' data-ref="199Reg" data-ref-filename="199Reg">Reg</a> <a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> || !<a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#199Reg" title='Reg' data-ref="199Reg" data-ref-filename="199Reg">Reg</a>))</td></tr>
<tr><th id="1148">1148</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1149">1149</th><td>    <b>if</b> (<a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#199Reg" title='Reg' data-ref="199Reg" data-ref-filename="199Reg">Reg</a>))</td></tr>
<tr><th id="1150">1150</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1151">1151</th><td>  }</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
<tr><th id="1153">1153</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Sink instr "</q> &lt;&lt; MI &lt;&lt; <q>"\tinto block "</q> &lt;&lt; *SuccToSinkTo);</td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td>  <i>// If the block has multiple predecessors, this is a critical edge.</i></td></tr>
<tr><th id="1156">1156</th><td><i>  // Decide if we can sink along it or need to break the edge.</i></td></tr>
<tr><th id="1157">1157</th><td>  <b>if</b> (<a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() &gt; <var>1</var>) {</td></tr>
<tr><th id="1158">1158</th><td>    <i>// We cannot sink a load across a critical edge - there may be stores in</i></td></tr>
<tr><th id="1159">1159</th><td><i>    // other code paths.</i></td></tr>
<tr><th id="1160">1160</th><td>    <em>bool</em> <dfn class="local col0 decl" id="200TryBreak" title='TryBreak' data-type='bool' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</dfn> = <b>false</b>;</td></tr>
<tr><th id="1161">1161</th><td>    <em>bool</em> <dfn class="local col1 decl" id="201Store" title='Store' data-type='bool' data-ref="201Store" data-ref-filename="201Store">Store</dfn> =</td></tr>
<tr><th id="1162">1162</th><td>        <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>() ? <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE" title='(anonymous namespace)::MachineSinking::hasStoreBetween' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking15hasStoreBetweenEPN4llvm17MachineBasicBlockES3_RNS1_12MachineInstrE">hasStoreBetween</a>(<a class="local col4 ref" href="#194ParentBlock" title='ParentBlock' data-ref="194ParentBlock" data-ref-filename="194ParentBlock">ParentBlock</a>, <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>, <span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>) : <b>true</b>;</td></tr>
<tr><th id="1163">1163</th><td>    <b>if</b> (!<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" data-ref-filename="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::AA" title='(anonymous namespace)::MachineSinking::AA' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::AA" data-ref-filename="(anonymousnamespace)..MachineSinking..AA">AA</a>, <span class='refarg'><a class="local col1 ref" href="#201Store" title='Store' data-ref="201Store" data-ref-filename="201Store">Store</a></span>)) {</td></tr>
<tr><th id="1164">1164</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** NOTE: Won't sink load along critical edge.\n"</q>);</td></tr>
<tr><th id="1165">1165</th><td>      <a class="local col0 ref" href="#200TryBreak" title='TryBreak' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</a> = <b>true</b>;</td></tr>
<tr><th id="1166">1166</th><td>    }</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td>    <i>// We don't want to sink across a critical edge if we don't dominate the</i></td></tr>
<tr><th id="1169">1169</th><td><i>    // successor. We could be introducing calculations to new code paths.</i></td></tr>
<tr><th id="1170">1170</th><td>    <b>if</b> (!<a class="local col0 ref" href="#200TryBreak" title='TryBreak' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col4 ref" href="#194ParentBlock" title='ParentBlock' data-ref="194ParentBlock" data-ref-filename="194ParentBlock">ParentBlock</a>, <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>)) {</td></tr>
<tr><th id="1171">1171</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** NOTE: Critical edge found\n"</q>);</td></tr>
<tr><th id="1172">1172</th><td>      <a class="local col0 ref" href="#200TryBreak" title='TryBreak' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</a> = <b>true</b>;</td></tr>
<tr><th id="1173">1173</th><td>    }</td></tr>
<tr><th id="1174">1174</th><td></td></tr>
<tr><th id="1175">1175</th><td>    <i>// Don't sink instructions into a loop.</i></td></tr>
<tr><th id="1176">1176</th><td>    <b>if</b> (!<a class="local col0 ref" href="#200TryBreak" title='TryBreak' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::LI" title='(anonymous namespace)::MachineSinking::LI' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::LI" data-ref-filename="(anonymousnamespace)..MachineSinking..LI">LI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::isLoopHeader' data-ref="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15MachineLoopInfo12isLoopHeaderEPKNS_17MachineBasicBlockE">isLoopHeader</a>(<a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>)) {</td></tr>
<tr><th id="1177">1177</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** NOTE: Loop header found\n"</q>);</td></tr>
<tr><th id="1178">1178</th><td>      <a class="local col0 ref" href="#200TryBreak" title='TryBreak' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</a> = <b>true</b>;</td></tr>
<tr><th id="1179">1179</th><td>    }</td></tr>
<tr><th id="1180">1180</th><td></td></tr>
<tr><th id="1181">1181</th><td>    <i>// Otherwise we are OK with sinking along a critical edge.</i></td></tr>
<tr><th id="1182">1182</th><td>    <b>if</b> (!<a class="local col0 ref" href="#200TryBreak" title='TryBreak' data-ref="200TryBreak" data-ref-filename="200TryBreak">TryBreak</a>)</td></tr>
<tr><th id="1183">1183</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Sinking along critical edge.\n"</q>);</td></tr>
<tr><th id="1184">1184</th><td>    <b>else</b> {</td></tr>
<tr><th id="1185">1185</th><td>      <i>// Mark this edge as to be split.</i></td></tr>
<tr><th id="1186">1186</th><td><i>      // If the edge can actually be split, the next iteration of the main loop</i></td></tr>
<tr><th id="1187">1187</th><td><i>      // will sink MI in the newly created block.</i></td></tr>
<tr><th id="1188">1188</th><td>      <em>bool</em> <dfn class="local col2 decl" id="202Status" title='Status' data-type='bool' data-ref="202Status" data-ref-filename="202Status">Status</dfn> =</td></tr>
<tr><th id="1189">1189</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <a class="local col4 ref" href="#194ParentBlock" title='ParentBlock' data-ref="194ParentBlock" data-ref-filename="194ParentBlock">ParentBlock</a>, <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>, <a class="local col3 ref" href="#193BreakPHIEdge" title='BreakPHIEdge' data-ref="193BreakPHIEdge" data-ref-filename="193BreakPHIEdge">BreakPHIEdge</a>);</td></tr>
<tr><th id="1190">1190</th><td>      <b>if</b> (!<a class="local col2 ref" href="#202Status" title='Status' data-ref="202Status" data-ref-filename="202Status">Status</a>)</td></tr>
<tr><th id="1191">1191</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** PUNTING: Not legal or profitable to "</q></td></tr>
<tr><th id="1192">1192</th><td>                             <q>"break critical edge\n"</q>);</td></tr>
<tr><th id="1193">1193</th><td>      <i>// The instruction will not be sunk this time.</i></td></tr>
<tr><th id="1194">1194</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1195">1195</th><td>    }</td></tr>
<tr><th id="1196">1196</th><td>  }</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>  <b>if</b> (<a class="local col3 ref" href="#193BreakPHIEdge" title='BreakPHIEdge' data-ref="193BreakPHIEdge" data-ref-filename="193BreakPHIEdge">BreakPHIEdge</a>) {</td></tr>
<tr><th id="1199">1199</th><td>    <i>// BreakPHIEdge is true if all the uses are in the successor MBB being</i></td></tr>
<tr><th id="1200">1200</th><td><i>    // sunken into and they are all PHI nodes. In this case, machine-sink must</i></td></tr>
<tr><th id="1201">1201</th><td><i>    // break the critical edge first.</i></td></tr>
<tr><th id="1202">1202</th><td>    <em>bool</em> <dfn class="local col3 decl" id="203Status" title='Status' data-type='bool' data-ref="203Status" data-ref-filename="203Status">Status</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" title='(anonymous namespace)::MachineSinking::PostponeSplitCriticalEdge' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking25PostponeSplitCriticalEdgeERN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_b">PostponeSplitCriticalEdge</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <a class="local col4 ref" href="#194ParentBlock" title='ParentBlock' data-ref="194ParentBlock" data-ref-filename="194ParentBlock">ParentBlock</a>,</td></tr>
<tr><th id="1203">1203</th><td>                                            <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>, <a class="local col3 ref" href="#193BreakPHIEdge" title='BreakPHIEdge' data-ref="193BreakPHIEdge" data-ref-filename="193BreakPHIEdge">BreakPHIEdge</a>);</td></tr>
<tr><th id="1204">1204</th><td>    <b>if</b> (!<a class="local col3 ref" href="#203Status" title='Status' data-ref="203Status" data-ref-filename="203Status">Status</a>)</td></tr>
<tr><th id="1205">1205</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>" *** PUNTING: Not legal or profitable to "</q></td></tr>
<tr><th id="1206">1206</th><td>                           <q>"break critical edge\n"</q>);</td></tr>
<tr><th id="1207">1207</th><td>    <i>// The instruction will not be sunk this time.</i></td></tr>
<tr><th id="1208">1208</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1209">1209</th><td>  }</td></tr>
<tr><th id="1210">1210</th><td></td></tr>
<tr><th id="1211">1211</th><td>  <i>// Determine where to insert into. Skip phi nodes.</i></td></tr>
<tr><th id="1212">1212</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="204InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</dfn> = <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="1213">1213</th><td>  <b>while</b> (<a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv" data-ref-filename="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="1214">1214</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a>;</td></tr>
<tr><th id="1215">1215</th><td></td></tr>
<tr><th id="1216">1216</th><td>  <i>// Collect debug users of any vreg that this inst defines.</i></td></tr>
<tr><th id="1217">1217</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="205DbgUsersToSink" title='DbgUsersToSink' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="205DbgUsersToSink" data-ref-filename="205DbgUsersToSink">DbgUsersToSink</dfn>;</td></tr>
<tr><th id="1218">1218</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="206MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="206MO" data-ref-filename="206MO">MO</dfn> : <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1219">1219</th><td>    <b>if</b> (!<a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO" data-ref-filename="206MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO" data-ref-filename="206MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO" data-ref-filename="206MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1220">1220</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1221">1221</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgUsers" title='(anonymous namespace)::MachineSinking::SeenDbgUsers' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUsers" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUsers">SeenDbgUsers</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO" data-ref-filename="206MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="1222">1222</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>    <i>// Sink any users that don't pass any other DBG_VALUEs for this variable.</i></td></tr>
<tr><th id="1225">1225</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="207Users" title='Users' data-type='llvm::TinyPtrVector&lt;llvm::PointerIntPair&lt;llvm::MachineInstr *, 1, unsigned int, llvm::PointerLikeTypeTraits&lt;llvm::MachineInstr *&gt;, llvm::PointerIntPairInfo&lt;llvm::MachineInstr *, 1, llvm::PointerLikeTypeTraits&lt;llvm::MachineInstr *&gt; &gt; &gt; &gt; &amp;' data-ref="207Users" data-ref-filename="207Users">Users</dfn> = <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::SeenDbgUsers" title='(anonymous namespace)::MachineSinking::SeenDbgUsers' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::SeenDbgUsers" data-ref-filename="(anonymousnamespace)..MachineSinking..SeenDbgUsers">SeenDbgUsers</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#206MO" title='MO' data-ref="206MO" data-ref-filename="206MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()]</a>;</td></tr>
<tr><th id="1226">1226</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="208User" title='User' data-type='llvm::PointerIntPair&lt;llvm::MachineInstr *, 1, unsigned int, llvm::PointerLikeTypeTraits&lt;llvm::MachineInstr *&gt;, llvm::PointerIntPairInfo&lt;llvm::MachineInstr *, 1, llvm::PointerLikeTypeTraits&lt;llvm::MachineInstr *&gt; &gt; &gt; &amp;' data-ref="208User" data-ref-filename="208User">User</dfn> : <a class="local col7 ref" href="#207Users" title='Users' data-ref="207Users" data-ref-filename="207Users">Users</a>) {</td></tr>
<tr><th id="1227">1227</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="209DbgMI" title='DbgMI' data-type='llvm::MachineInstr *' data-ref="209DbgMI" data-ref-filename="209DbgMI">DbgMI</dfn> = <a class="local col8 ref" href="#208User" title='User' data-ref="208User" data-ref-filename="208User">User</a>.<a class="ref fn" href="../../include/llvm/ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair10getPointerEv" title='llvm::PointerIntPair::getPointer' data-ref="_ZNK4llvm14PointerIntPair10getPointerEv" data-ref-filename="_ZNK4llvm14PointerIntPair10getPointerEv">getPointer</a>();</td></tr>
<tr><th id="1228">1228</th><td>      <b>if</b> (<a class="local col8 ref" href="#208User" title='User' data-ref="208User" data-ref-filename="208User">User</a>.<a class="ref fn" href="../../include/llvm/ADT/PointerIntPair.h.html#_ZNK4llvm14PointerIntPair6getIntEv" title='llvm::PointerIntPair::getInt' data-ref="_ZNK4llvm14PointerIntPair6getIntEv" data-ref-filename="_ZNK4llvm14PointerIntPair6getIntEv">getInt</a>()) {</td></tr>
<tr><th id="1229">1229</th><td>        <i>// This DBG_VALUE would re-order assignments. If we can't copy-propagate</i></td></tr>
<tr><th id="1230">1230</th><td><i>        // it, it can't be recovered. Set it undef.</i></td></tr>
<tr><th id="1231">1231</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_" title='attemptDebugCopyProp' data-use='c' data-ref="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_" data-ref-filename="_ZL20attemptDebugCopyPropRN4llvm12MachineInstrES1_">attemptDebugCopyProp</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#209DbgMI" title='DbgMI' data-ref="209DbgMI" data-ref-filename="209DbgMI">DbgMI</a></span>))</td></tr>
<tr><th id="1232">1232</th><td>          <a class="local col9 ref" href="#209DbgMI" title='DbgMI' data-ref="209DbgMI" data-ref-filename="209DbgMI">DbgMI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18setDebugValueUndefEv" title='llvm::MachineInstr::setDebugValueUndef' data-ref="_ZN4llvm12MachineInstr18setDebugValueUndefEv" data-ref-filename="_ZN4llvm12MachineInstr18setDebugValueUndefEv">setDebugValueUndef</a>();</td></tr>
<tr><th id="1233">1233</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1234">1234</th><td>        <a class="local col5 ref" href="#205DbgUsersToSink" title='DbgUsersToSink' data-ref="205DbgUsersToSink" data-ref-filename="205DbgUsersToSink">DbgUsersToSink</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#209DbgMI" title='DbgMI' data-ref="209DbgMI" data-ref-filename="209DbgMI">DbgMI</a>);</td></tr>
<tr><th id="1235">1235</th><td>      }</td></tr>
<tr><th id="1236">1236</th><td>    }</td></tr>
<tr><th id="1237">1237</th><td>  }</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td>  <i>// After sinking, some debug users may not be dominated any more. If possible,</i></td></tr>
<tr><th id="1240">1240</th><td><i>  // copy-propagate their operands. As it's expensive, don't do this if there's</i></td></tr>
<tr><th id="1241">1241</th><td><i>  // no debuginfo in the program.</i></td></tr>
<tr><th id="1242">1242</th><td>  <b>if</b> (<a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getSubprogramEv" title='llvm::Function::getSubprogram' data-ref="_ZNK4llvm8Function13getSubprogramEv" data-ref-filename="_ZNK4llvm8Function13getSubprogramEv">getSubprogram</a>() &amp;&amp; <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="1243">1243</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::SalvageUnsunkDebugUsersOfCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">SalvageUnsunkDebugUsersOfCopy</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a>);</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <a class="tu ref fn" href="#_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE" title='performSink' data-use='c' data-ref="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE" data-ref-filename="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE">performSink</a>(<span class='refarg'><a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#195SuccToSinkTo" title='SuccToSinkTo' data-ref="195SuccToSinkTo" data-ref-filename="195SuccToSinkTo">SuccToSinkTo</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#204InsertPos" title='InsertPos' data-ref="204InsertPos" data-ref-filename="204InsertPos">InsertPos</a>, <span class='refarg'><a class="local col5 ref" href="#205DbgUsersToSink" title='DbgUsersToSink' data-ref="205DbgUsersToSink" data-ref-filename="205DbgUsersToSink">DbgUsersToSink</a></span>);</td></tr>
<tr><th id="1246">1246</th><td></td></tr>
<tr><th id="1247">1247</th><td>  <i>// Conservatively, clear any kill flags, since it's possible that they are no</i></td></tr>
<tr><th id="1248">1248</th><td><i>  // longer correct.</i></td></tr>
<tr><th id="1249">1249</th><td><i>  // Note that we have to clear the kill flags for any register this instruction</i></td></tr>
<tr><th id="1250">1250</th><td><i>  // uses as we may sink over another instruction which currently kills the</i></td></tr>
<tr><th id="1251">1251</th><td><i>  // used registers.</i></td></tr>
<tr><th id="1252">1252</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="210MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="210MO" data-ref-filename="210MO">MO</dfn> : <a class="local col0 ref" href="#190MI" title='MI' data-ref="190MI" data-ref-filename="190MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1253">1253</th><td>    <b>if</b> (<a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="1254">1254</th><td>      <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" title='(anonymous namespace)::MachineSinking::RegsToClearKillFlags' data-use='m' data-ref="(anonymousnamespace)::MachineSinking::RegsToClearKillFlags" data-ref-filename="(anonymousnamespace)..MachineSinking..RegsToClearKillFlags">RegsToClearKillFlags</a>.<a class="ref fn" href="../../include/llvm/ADT/SparseBitVector.h.html#_ZN4llvm15SparseBitVector3setEj" title='llvm::SparseBitVector::set' data-ref="_ZN4llvm15SparseBitVector3setEj" data-ref-filename="_ZN4llvm15SparseBitVector3setEj">set</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#210MO" title='MO' data-ref="210MO" data-ref-filename="210MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()); <i>// Remember to clear kill flags.</i></td></tr>
<tr><th id="1255">1255</th><td>  }</td></tr>
<tr><th id="1256">1256</th><td></td></tr>
<tr><th id="1257">1257</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1258">1258</th><td>}</td></tr>
<tr><th id="1259">1259</th><td></td></tr>
<tr><th id="1260">1260</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::MachineSinking" title='(anonymous namespace)::MachineSinking' data-ref="(anonymousnamespace)::MachineSinking" data-ref-filename="(anonymousnamespace)..MachineSinking">MachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" title='(anonymous namespace)::MachineSinking::SalvageUnsunkDebugUsersOfCopy' data-type='void (anonymous namespace)::MachineSinking::SalvageUnsunkDebugUsersOfCopy(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * TargetBlock)' data-ref="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_114MachineSinking29SalvageUnsunkDebugUsersOfCopyERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE">SalvageUnsunkDebugUsersOfCopy</dfn>(</td></tr>
<tr><th id="1261">1261</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="211MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="211MI" data-ref-filename="211MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="212TargetBlock" title='TargetBlock' data-type='llvm::MachineBasicBlock *' data-ref="212TargetBlock" data-ref-filename="212TargetBlock">TargetBlock</dfn>) {</td></tr>
<tr><th id="1262">1262</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.isCopy());</td></tr>
<tr><th id="1263">1263</th><td>  <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>1</var>).isReg());</td></tr>
<tr><th id="1264">1264</th><td></td></tr>
<tr><th id="1265">1265</th><td>  <i>// Enumerate all users of vreg operands that are def'd. Skip those that will</i></td></tr>
<tr><th id="1266">1266</th><td><i>  // be sunk. For the rest, if they are not dominated by the block we will sink</i></td></tr>
<tr><th id="1267">1267</th><td><i>  // MI into, propagate the copy source to them.</i></td></tr>
<tr><th id="1268">1268</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="213DbgDefUsers" title='DbgDefUsers' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="213DbgDefUsers" data-ref-filename="213DbgDefUsers">DbgDefUsers</dfn>;</td></tr>
<tr><th id="1269">1269</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="214MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="214MRI" data-ref-filename="214MRI">MRI</dfn> = <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI" data-ref-filename="211MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1270">1270</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="215MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="215MO" data-ref-filename="215MO">MO</dfn> : <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI" data-ref-filename="211MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1271">1271</th><td>    <b>if</b> (!<a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO" data-ref-filename="215MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO" data-ref-filename="215MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || !<a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO" data-ref-filename="215MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="1272">1272</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1273">1273</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="216User" title='User' data-type='llvm::MachineInstr &amp;' data-ref="216User" data-ref-filename="216User">User</dfn> : <a class="local col4 ref" href="#214MRI" title='MRI' data-ref="214MRI" data-ref-filename="214MRI">MRI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="local col5 ref" href="#215MO" title='MO' data-ref="215MO" data-ref-filename="215MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1274">1274</th><td>      <b>if</b> (!<a class="local col6 ref" href="#216User" title='User' data-ref="216User" data-ref-filename="216User">User</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() || <a class="tu member field" href="#(anonymousnamespace)::MachineSinking::DT" title='(anonymous namespace)::MachineSinking::DT' data-use='r' data-ref="(anonymousnamespace)::MachineSinking::DT" data-ref-filename="(anonymousnamespace)..MachineSinking..DT">DT</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col2 ref" href="#212TargetBlock" title='TargetBlock' data-ref="212TargetBlock" data-ref-filename="212TargetBlock">TargetBlock</a>, <a class="local col6 ref" href="#216User" title='User' data-ref="216User" data-ref-filename="216User">User</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()))</td></tr>
<tr><th id="1275">1275</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>      <i>// If is in same block, will either sink or be use-before-def.</i></td></tr>
<tr><th id="1278">1278</th><td>      <b>if</b> (<a class="local col6 ref" href="#216User" title='User' data-ref="216User" data-ref-filename="216User">User</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI" data-ref-filename="211MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="1279">1279</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>      <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(User.getDebugOperand(<var>0</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="1282">1282</th><td>             <q>"DBG_VALUE user of vreg, but non reg operand?"</q>);</td></tr>
<tr><th id="1283">1283</th><td>      <a class="local col3 ref" href="#213DbgDefUsers" title='DbgDefUsers' data-ref="213DbgDefUsers" data-ref-filename="213DbgDefUsers">DbgDefUsers</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col6 ref" href="#216User" title='User' data-ref="216User" data-ref-filename="216User">User</a>);</td></tr>
<tr><th id="1284">1284</th><td>    }</td></tr>
<tr><th id="1285">1285</th><td>  }</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <i>// Point the users of this copy that are no longer dominated, at the source</i></td></tr>
<tr><th id="1288">1288</th><td><i>  // of the copy.</i></td></tr>
<tr><th id="1289">1289</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col7 decl" id="217User" title='User' data-type='llvm::MachineInstr *' data-ref="217User" data-ref-filename="217User">User</dfn> : <a class="local col3 ref" href="#213DbgDefUsers" title='DbgDefUsers' data-ref="213DbgDefUsers" data-ref-filename="213DbgDefUsers">DbgDefUsers</a>) {</td></tr>
<tr><th id="1290">1290</th><td>    <a class="local col7 ref" href="#217User" title='User' data-ref="217User" data-ref-filename="217User">User</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15getDebugOperandEj" title='llvm::MachineInstr::getDebugOperand' data-ref="_ZN4llvm12MachineInstr15getDebugOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15getDebugOperandEj">getDebugOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI" data-ref-filename="211MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1291">1291</th><td>    <a class="local col7 ref" href="#217User" title='User' data-ref="217User" data-ref-filename="217User">User</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15getDebugOperandEj" title='llvm::MachineInstr::getDebugOperand' data-ref="_ZN4llvm12MachineInstr15getDebugOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15getDebugOperandEj">getDebugOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col1 ref" href="#211MI" title='MI' data-ref="211MI" data-ref-filename="211MI">MI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>());</td></tr>
<tr><th id="1292">1292</th><td>  }</td></tr>
<tr><th id="1293">1293</th><td>}</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1296">1296</th><td><i>// This pass is not intended to be a replacement or a complete alternative</i></td></tr>
<tr><th id="1297">1297</th><td><i>// for the pre-ra machine sink pass. It is only designed to sink COPY</i></td></tr>
<tr><th id="1298">1298</th><td><i>// instructions which should be handled after RA.</i></td></tr>
<tr><th id="1299">1299</th><td><i>//</i></td></tr>
<tr><th id="1300">1300</th><td><i>// This pass sinks COPY instructions into a successor block, if the COPY is not</i></td></tr>
<tr><th id="1301">1301</th><td><i>// used in the current block and the COPY is live-in to a single successor</i></td></tr>
<tr><th id="1302">1302</th><td><i>// (i.e., doesn't require the COPY to be duplicated).  This avoids executing the</i></td></tr>
<tr><th id="1303">1303</th><td><i>// copy on paths where their results aren't needed.  This also exposes</i></td></tr>
<tr><th id="1304">1304</th><td><i>// additional opportunites for dead copy elimination and shrink wrapping.</i></td></tr>
<tr><th id="1305">1305</th><td><i>//</i></td></tr>
<tr><th id="1306">1306</th><td><i>// These copies were either not handled by or are inserted after the MachineSink</i></td></tr>
<tr><th id="1307">1307</th><td><i>// pass. As an example of the former case, the MachineSink pass cannot sink</i></td></tr>
<tr><th id="1308">1308</th><td><i>// COPY instructions with allocatable source registers; for AArch64 these type</i></td></tr>
<tr><th id="1309">1309</th><td><i>// of copy instructions are frequently used to move function parameters (PhyReg)</i></td></tr>
<tr><th id="1310">1310</th><td><i>// into virtual registers in the entry block.</i></td></tr>
<tr><th id="1311">1311</th><td><i>//</i></td></tr>
<tr><th id="1312">1312</th><td><i>// For the machine IR below, this pass will sink %w19 in the entry into its</i></td></tr>
<tr><th id="1313">1313</th><td><i>// successor (%bb.1) because %w19 is only live-in in %bb.1.</i></td></tr>
<tr><th id="1314">1314</th><td><i>// %bb.0:</i></td></tr>
<tr><th id="1315">1315</th><td><i>//   %wzr = SUBSWri %w1, 1</i></td></tr>
<tr><th id="1316">1316</th><td><i>//   %w19 = COPY %w0</i></td></tr>
<tr><th id="1317">1317</th><td><i>//   Bcc 11, %bb.2</i></td></tr>
<tr><th id="1318">1318</th><td><i>// %bb.1:</i></td></tr>
<tr><th id="1319">1319</th><td><i>//   Live Ins: %w19</i></td></tr>
<tr><th id="1320">1320</th><td><i>//   BL @fun</i></td></tr>
<tr><th id="1321">1321</th><td><i>//   %w0 = ADDWrr %w0, %w19</i></td></tr>
<tr><th id="1322">1322</th><td><i>//   RET %w0</i></td></tr>
<tr><th id="1323">1323</th><td><i>// %bb.2:</i></td></tr>
<tr><th id="1324">1324</th><td><i>//   %w0 = COPY %wzr</i></td></tr>
<tr><th id="1325">1325</th><td><i>//   RET %w0</i></td></tr>
<tr><th id="1326">1326</th><td><i>// As we sink %w19 (CSR in AArch64) into %bb.1, the shrink-wrapping pass will be</i></td></tr>
<tr><th id="1327">1327</th><td><i>// able to see %bb.0 as a candidate.</i></td></tr>
<tr><th id="1328">1328</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="1329">1329</th><td><b>namespace</b> {</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking">PostRAMachineSinking</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="1332">1332</th><td><b>public</b>:</td></tr>
<tr><th id="1333">1333</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostRAMachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::PostRAMachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="218MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="218MF" data-ref-filename="218MF">MF</dfn>) override;</td></tr>
<tr><th id="1334">1334</th><td></td></tr>
<tr><th id="1335">1335</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ID">ID</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120PostRAMachineSinkingC1Ev" title='(anonymous namespace)::PostRAMachineSinking::PostRAMachineSinking' data-type='void (anonymous namespace)::PostRAMachineSinking::PostRAMachineSinking()' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinkingC1Ev" data-ref-filename="_ZN12_GLOBAL__N_120PostRAMachineSinkingC1Ev">PostRAMachineSinking</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ID">ID</a>) {}</td></tr>
<tr><th id="1337">1337</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120PostRAMachineSinking11getPassNameEv" title='(anonymous namespace)::PostRAMachineSinking::getPassName' data-type='llvm::StringRef (anonymous namespace)::PostRAMachineSinking::getPassName() const' data-ref="_ZNK12_GLOBAL__N_120PostRAMachineSinking11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_120PostRAMachineSinking11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"PostRA Machine Sink"</q>; }</td></tr>
<tr><th id="1338">1338</th><td></td></tr>
<tr><th id="1339">1339</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120PostRAMachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::PostRAMachineSinking::getAnalysisUsage' data-type='void (anonymous namespace)::PostRAMachineSinking::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120PostRAMachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_120PostRAMachineSinking16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col9 decl" id="219AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="219AU" data-ref-filename="219AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="1340">1340</th><td>    <a class="local col9 ref" href="#219AU" title='AU' data-ref="219AU" data-ref-filename="219AU">AU</a>.<a class="ref fn" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="1341">1341</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col9 ref" href="#219AU" title='AU' data-ref="219AU" data-ref-filename="219AU">AU</a></span>);</td></tr>
<tr><th id="1342">1342</th><td>  }</td></tr>
<tr><th id="1343">1343</th><td></td></tr>
<tr><th id="1344">1344</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120PostRAMachineSinking21getRequiredPropertiesEv" title='(anonymous namespace)::PostRAMachineSinking::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::PostRAMachineSinking::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_120PostRAMachineSinking21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_120PostRAMachineSinking21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="1345">1345</th><td>    <b>return</b> <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="1346">1346</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="1347">1347</th><td>  }</td></tr>
<tr><th id="1348">1348</th><td></td></tr>
<tr><th id="1349">1349</th><td><b>private</b>:</td></tr>
<tr><th id="1350">1350</th><td>  <i class="doc">/// Track which register units have been modified and used.</i></td></tr>
<tr><th id="1351">1351</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="tu decl field" id="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</dfn>, <dfn class="tu decl field" id="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-type='llvm::LiveRegUnits' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</dfn>;</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>  <i class="doc" data-doc="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">/// Track DBG_VALUEs of (unmodified) register units. Each DBG_VALUE has an</i></td></tr>
<tr><th id="1354">1354</th><td><i class="doc" data-doc="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs">  /// entry in this map for each unit it touches.</i></td></tr>
<tr><th id="1355">1355</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <a class="type" href="../../include/llvm/ADT/TinyPtrVector.h.html#llvm::TinyPtrVector" title='llvm::TinyPtrVector' data-ref="llvm::TinyPtrVector" data-ref-filename="llvm..TinyPtrVector">TinyPtrVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt;&gt; <dfn class="tu decl field" id="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-type='DenseMap&lt;unsigned int, TinyPtrVector&lt;llvm::MachineInstr *&gt; &gt;' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..SeenDbgInstrs">SeenDbgInstrs</dfn>;</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">/// Sink Copy instructions unused in the same block close to their uses in</i></td></tr>
<tr><th id="1358">1358</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">  /// successors.</i></td></tr>
<tr><th id="1359">1359</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::PostRAMachineSinking::tryToSinkCopy' data-type='bool (anonymous namespace)::PostRAMachineSinking::tryToSinkCopy(llvm::MachineBasicBlock &amp; BB, llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo * TRI, const llvm::TargetInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">tryToSinkCopy</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="220BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="220BB" data-ref-filename="220BB">BB</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="221MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="221MF" data-ref-filename="221MF">MF</dfn>,</td></tr>
<tr><th id="1360">1360</th><td>                     <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="222TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="222TRI" data-ref-filename="222TRI">TRI</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="223TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="223TII" data-ref-filename="223TII">TII</dfn>);</td></tr>
<tr><th id="1361">1361</th><td>};</td></tr>
<tr><th id="1362">1362</th><td>} <i>// namespace</i></td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking">PostRAMachineSinking</a>::<dfn class="tu decl def" id="(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-type='char' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="1365">1365</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::PostRAMachineSinkingID" title='llvm::PostRAMachineSinkingID' data-ref="llvm::PostRAMachineSinkingID" data-ref-filename="llvm..PostRAMachineSinkingID">PostRAMachineSinkingID</dfn> = <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking">PostRAMachineSinking</a>::<a class="tu ref" href="#(anonymousnamespace)::PostRAMachineSinking::ID" title='(anonymous namespace)::PostRAMachineSinking::ID' data-ref="(anonymousnamespace)::PostRAMachineSinking::ID" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ID">ID</a>;</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#37" title="static void *initializePostRAMachineSinkingPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;PostRA Machine Sink&quot;, &quot;postra-machine-sink&quot;, &amp;PostRAMachineSinking::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;PostRAMachineSinking&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializePostRAMachineSinkingPassFlag; void llvm::initializePostRAMachineSinkingPass(PassRegistry &amp;Registry) { llvm::call_once(InitializePostRAMachineSinkingPassFlag, initializePostRAMachineSinkingPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking">PostRAMachineSinking</a>, <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"postra-machine-sink"</q>,</td></tr>
<tr><th id="1368">1368</th><td>                <a class="ref fn fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"PostRA Machine Sink"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="1369">1369</th><td></td></tr>
<tr><th id="1370">1370</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" title='aliasWithRegsInLiveIn' data-type='bool aliasWithRegsInLiveIn(llvm::MachineBasicBlock &amp; MBB, unsigned int Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE">aliasWithRegsInLiveIn</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="224MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="224MBB" data-ref-filename="224MBB">MBB</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="225Reg" title='Reg' data-type='unsigned int' data-ref="225Reg" data-ref-filename="225Reg">Reg</dfn>,</td></tr>
<tr><th id="1371">1371</th><td>                                  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="226TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="226TRI" data-ref-filename="226TRI">TRI</dfn>) {</td></tr>
<tr><th id="1372">1372</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> <dfn class="local col7 decl" id="227LiveInRegUnits" title='LiveInRegUnits' data-type='llvm::LiveRegUnits' data-ref="227LiveInRegUnits" data-ref-filename="227LiveInRegUnits">LiveInRegUnits</dfn><a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::LiveRegUnits' data-ref="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnitsC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="local col6 ref" href="#226TRI" title='TRI' data-ref="226TRI" data-ref-filename="226TRI">TRI</a>);</td></tr>
<tr><th id="1373">1373</th><td>  <a class="local col7 ref" href="#227LiveInRegUnits" title='LiveInRegUnits' data-ref="227LiveInRegUnits" data-ref-filename="227LiveInRegUnits">LiveInRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LiveRegUnits::addLiveIns' data-ref="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LiveRegUnits10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</a>(<a class="local col4 ref" href="#224MBB" title='MBB' data-ref="224MBB" data-ref-filename="224MBB">MBB</a>);</td></tr>
<tr><th id="1374">1374</th><td>  <b>return</b> !<a class="local col7 ref" href="#227LiveInRegUnits" title='LiveInRegUnits' data-ref="227LiveInRegUnits" data-ref-filename="227LiveInRegUnits">LiveInRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="local col5 ref" href="#225Reg" title='Reg' data-ref="225Reg" data-ref-filename="225Reg">Reg</a>);</td></tr>
<tr><th id="1375">1375</th><td>}</td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="1378">1378</th><td><dfn class="tu decl def fn" id="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-type='llvm::MachineBasicBlock * getSingleLiveInSuccBB(llvm::MachineBasicBlock &amp; CurBB, const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp; SinkableBBs, unsigned int Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="228CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="228CurBB" data-ref-filename="228CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1379">1379</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col9 decl" id="229SinkableBBs" title='SinkableBBs' data-type='const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="229SinkableBBs" data-ref-filename="229SinkableBBs">SinkableBBs</dfn>,</td></tr>
<tr><th id="1380">1380</th><td>                      <em>unsigned</em> <dfn class="local col0 decl" id="230Reg" title='Reg' data-type='unsigned int' data-ref="230Reg" data-ref-filename="230Reg">Reg</dfn>, <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="231TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="231TRI" data-ref-filename="231TRI">TRI</dfn>) {</td></tr>
<tr><th id="1381">1381</th><td>  <i>// Try to find a single sinkable successor in which Reg is live-in.</i></td></tr>
<tr><th id="1382">1382</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="232BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="232BB" data-ref-filename="232BB">BB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1383">1383</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col3 decl" id="233SI" title='SI' data-type='llvm::MachineBasicBlock *' data-ref="233SI" data-ref-filename="233SI">SI</dfn> : <a class="local col9 ref" href="#229SinkableBBs" title='SinkableBBs' data-ref="229SinkableBBs" data-ref-filename="229SinkableBBs">SinkableBBs</a>) {</td></tr>
<tr><th id="1384">1384</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" title='aliasWithRegsInLiveIn' data-use='c' data-ref="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE">aliasWithRegsInLiveIn</a>(<span class='refarg'>*<a class="local col3 ref" href="#233SI" title='SI' data-ref="233SI" data-ref-filename="233SI">SI</a></span>, <a class="local col0 ref" href="#230Reg" title='Reg' data-ref="230Reg" data-ref-filename="230Reg">Reg</a>, <a class="local col1 ref" href="#231TRI" title='TRI' data-ref="231TRI" data-ref-filename="231TRI">TRI</a>)) {</td></tr>
<tr><th id="1385">1385</th><td>      <i>// If BB is set here, Reg is live-in to at least two sinkable successors,</i></td></tr>
<tr><th id="1386">1386</th><td><i>      // so quit.</i></td></tr>
<tr><th id="1387">1387</th><td>      <b>if</b> (<a class="local col2 ref" href="#232BB" title='BB' data-ref="232BB" data-ref-filename="232BB">BB</a>)</td></tr>
<tr><th id="1388">1388</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1389">1389</th><td>      <a class="local col2 ref" href="#232BB" title='BB' data-ref="232BB" data-ref-filename="232BB">BB</a> = <a class="local col3 ref" href="#233SI" title='SI' data-ref="233SI" data-ref-filename="233SI">SI</a>;</td></tr>
<tr><th id="1390">1390</th><td>    }</td></tr>
<tr><th id="1391">1391</th><td>  }</td></tr>
<tr><th id="1392">1392</th><td>  <i>// Reg is not live-in to any sinkable successors.</i></td></tr>
<tr><th id="1393">1393</th><td>  <b>if</b> (!<a class="local col2 ref" href="#232BB" title='BB' data-ref="232BB" data-ref-filename="232BB">BB</a>)</td></tr>
<tr><th id="1394">1394</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>  <i>// Check if any register aliased with Reg is live-in in other successors.</i></td></tr>
<tr><th id="1397">1397</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col4 decl" id="234SI" title='SI' data-type='llvm::MachineBasicBlock *' data-ref="234SI" data-ref-filename="234SI">SI</dfn> : <a class="local col8 ref" href="#228CurBB" title='CurBB' data-ref="228CurBB" data-ref-filename="228CurBB">CurBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="1398">1398</th><td>    <b>if</b> (!<a class="local col9 ref" href="#229SinkableBBs" title='SinkableBBs' data-ref="229SinkableBBs" data-ref-filename="229SinkableBBs">SinkableBBs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(<a class="local col4 ref" href="#234SI" title='SI' data-ref="234SI" data-ref-filename="234SI">SI</a>) &amp;&amp; <a class="tu ref fn" href="#_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" title='aliasWithRegsInLiveIn' data-use='c' data-ref="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21aliasWithRegsInLiveInRN4llvm17MachineBasicBlockEjPKNS_18TargetRegisterInfoE">aliasWithRegsInLiveIn</a>(<span class='refarg'>*<a class="local col4 ref" href="#234SI" title='SI' data-ref="234SI" data-ref-filename="234SI">SI</a></span>, <a class="local col0 ref" href="#230Reg" title='Reg' data-ref="230Reg" data-ref-filename="230Reg">Reg</a>, <a class="local col1 ref" href="#231TRI" title='TRI' data-ref="231TRI" data-ref-filename="231TRI">TRI</a>))</td></tr>
<tr><th id="1399">1399</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1400">1400</th><td>  }</td></tr>
<tr><th id="1401">1401</th><td>  <b>return</b> <a class="local col2 ref" href="#232BB" title='BB' data-ref="232BB" data-ref-filename="232BB">BB</a>;</td></tr>
<tr><th id="1402">1402</th><td>}</td></tr>
<tr><th id="1403">1403</th><td></td></tr>
<tr><th id="1404">1404</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *</td></tr>
<tr><th id="1405">1405</th><td><dfn class="tu decl def fn" id="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-type='llvm::MachineBasicBlock * getSingleLiveInSuccBB(llvm::MachineBasicBlock &amp; CurBB, const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp; SinkableBBs, ArrayRef&lt;unsigned int&gt; DefedRegsInCopy, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="235CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="235CurBB" data-ref-filename="235CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1406">1406</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSetImpl" title='llvm::SmallPtrSetImpl' data-ref="llvm::SmallPtrSetImpl" data-ref-filename="llvm..SmallPtrSetImpl">SmallPtrSetImpl</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col6 decl" id="236SinkableBBs" title='SinkableBBs' data-type='const SmallPtrSetImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="236SinkableBBs" data-ref-filename="236SinkableBBs">SinkableBBs</dfn>,</td></tr>
<tr><th id="1407">1407</th><td>                      <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col7 decl" id="237DefedRegsInCopy" title='DefedRegsInCopy' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="237DefedRegsInCopy" data-ref-filename="237DefedRegsInCopy">DefedRegsInCopy</dfn>,</td></tr>
<tr><th id="1408">1408</th><td>                      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="238TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="238TRI" data-ref-filename="238TRI">TRI</dfn>) {</td></tr>
<tr><th id="1409">1409</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="239SingleBB" title='SingleBB' data-type='llvm::MachineBasicBlock *' data-ref="239SingleBB" data-ref-filename="239SingleBB">SingleBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1410">1410</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="240DefReg" title='DefReg' data-type='unsigned int' data-ref="240DefReg" data-ref-filename="240DefReg">DefReg</dfn> : <a class="local col7 ref" href="#237DefedRegsInCopy" title='DefedRegsInCopy' data-ref="237DefedRegsInCopy" data-ref-filename="237DefedRegsInCopy">DefedRegsInCopy</a>) {</td></tr>
<tr><th id="1411">1411</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="241BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="241BB" data-ref-filename="241BB">BB</dfn> =</td></tr>
<tr><th id="1412">1412</th><td>        <a class="tu ref fn" href="#_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-use='c' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EEjPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</a>(<span class='refarg'><a class="local col5 ref" href="#235CurBB" title='CurBB' data-ref="235CurBB" data-ref-filename="235CurBB">CurBB</a></span>, <a class="local col6 ref" href="#236SinkableBBs" title='SinkableBBs' data-ref="236SinkableBBs" data-ref-filename="236SinkableBBs">SinkableBBs</a>, <a class="local col0 ref" href="#240DefReg" title='DefReg' data-ref="240DefReg" data-ref-filename="240DefReg">DefReg</a>, <a class="local col8 ref" href="#238TRI" title='TRI' data-ref="238TRI" data-ref-filename="238TRI">TRI</a>);</td></tr>
<tr><th id="1413">1413</th><td>    <b>if</b> (!<a class="local col1 ref" href="#241BB" title='BB' data-ref="241BB" data-ref-filename="241BB">BB</a> || (<a class="local col9 ref" href="#239SingleBB" title='SingleBB' data-ref="239SingleBB" data-ref-filename="239SingleBB">SingleBB</a> &amp;&amp; <a class="local col9 ref" href="#239SingleBB" title='SingleBB' data-ref="239SingleBB" data-ref-filename="239SingleBB">SingleBB</a> != <a class="local col1 ref" href="#241BB" title='BB' data-ref="241BB" data-ref-filename="241BB">BB</a>))</td></tr>
<tr><th id="1414">1414</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1415">1415</th><td>    <a class="local col9 ref" href="#239SingleBB" title='SingleBB' data-ref="239SingleBB" data-ref-filename="239SingleBB">SingleBB</a> = <a class="local col1 ref" href="#241BB" title='BB' data-ref="241BB" data-ref-filename="241BB">BB</a>;</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td>  <b>return</b> <a class="local col9 ref" href="#239SingleBB" title='SingleBB' data-ref="239SingleBB" data-ref-filename="239SingleBB">SingleBB</a>;</td></tr>
<tr><th id="1418">1418</th><td>}</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='clearKillFlags' data-type='void clearKillFlags(llvm::MachineInstr * MI, llvm::MachineBasicBlock &amp; CurBB, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedOpsInCopy, llvm::LiveRegUnits &amp; UsedRegUnits, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">clearKillFlags</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="242MI" title='MI' data-type='llvm::MachineInstr *' data-ref="242MI" data-ref-filename="242MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="243CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="243CurBB" data-ref-filename="243CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1421">1421</th><td>                           <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="244UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="244UsedOpsInCopy" data-ref-filename="244UsedOpsInCopy">UsedOpsInCopy</dfn>,</td></tr>
<tr><th id="1422">1422</th><td>                           <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col5 decl" id="245UsedRegUnits" title='UsedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="245UsedRegUnits" data-ref-filename="245UsedRegUnits">UsedRegUnits</dfn>,</td></tr>
<tr><th id="1423">1423</th><td>                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="246TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="246TRI" data-ref-filename="246TRI">TRI</dfn>) {</td></tr>
<tr><th id="1424">1424</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="247U" title='U' data-type='unsigned int' data-ref="247U" data-ref-filename="247U">U</dfn> : <a class="local col4 ref" href="#244UsedOpsInCopy" title='UsedOpsInCopy' data-ref="244UsedOpsInCopy" data-ref-filename="244UsedOpsInCopy">UsedOpsInCopy</a>) {</td></tr>
<tr><th id="1425">1425</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="248MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="248MO" data-ref-filename="248MO">MO</dfn> = <a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247U" title='U' data-ref="247U" data-ref-filename="247U">U</a>);</td></tr>
<tr><th id="1426">1426</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="249SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="249SrcReg" data-ref-filename="249SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#248MO" title='MO' data-ref="248MO" data-ref-filename="248MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1427">1427</th><td>    <b>if</b> (!<a class="local col5 ref" href="#245UsedRegUnits" title='UsedRegUnits' data-ref="245UsedRegUnits" data-ref-filename="245UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#249SrcReg" title='SrcReg' data-ref="249SrcReg" data-ref-filename="249SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1428">1428</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="250NI" title='NI' data-type='MachineBasicBlock::iterator' data-ref="250NI" data-ref-filename="250NI">NI</dfn> = <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col2 ref" href="#242MI" title='MI' data-ref="242MI" data-ref-filename="242MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1429">1429</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="251UI" title='UI' data-type='llvm::MachineInstr &amp;' data-ref="251UI" data-ref-filename="251UI">UI</dfn> : <a class="ref fn" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#250NI" title='NI' data-ref="250NI" data-ref-filename="250NI">NI</a>, <a class="local col3 ref" href="#243CurBB" title='CurBB' data-ref="243CurBB" data-ref-filename="243CurBB">CurBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())) {</td></tr>
<tr><th id="1430">1430</th><td>        <b>if</b> (<a class="local col1 ref" href="#251UI" title='UI' data-ref="251UI" data-ref-filename="251UI">UI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#249SrcReg" title='SrcReg' data-ref="249SrcReg" data-ref-filename="249SrcReg">SrcReg</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>)) {</td></tr>
<tr><th id="1431">1431</th><td>          <a class="local col1 ref" href="#251UI" title='UI' data-ref="251UI" data-ref-filename="251UI">UI</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::clearRegisterKills' data-ref="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18clearRegisterKillsENS_8RegisterEPKNS_18TargetRegisterInfoE">clearRegisterKills</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#249SrcReg" title='SrcReg' data-ref="249SrcReg" data-ref-filename="249SrcReg">SrcReg</a>, <a class="local col6 ref" href="#246TRI" title='TRI' data-ref="246TRI" data-ref-filename="246TRI">TRI</a>);</td></tr>
<tr><th id="1432">1432</th><td>          <a class="local col8 ref" href="#248MO" title='MO' data-ref="248MO" data-ref-filename="248MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="1433">1433</th><td>          <b>break</b>;</td></tr>
<tr><th id="1434">1434</th><td>        }</td></tr>
<tr><th id="1435">1435</th><td>      }</td></tr>
<tr><th id="1436">1436</th><td>    }</td></tr>
<tr><th id="1437">1437</th><td>  }</td></tr>
<tr><th id="1438">1438</th><td>}</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_" title='updateLiveIn' data-type='void updateLiveIn(llvm::MachineInstr * MI, llvm::MachineBasicBlock * SuccBB, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedOpsInCopy, SmallVectorImpl&lt;unsigned int&gt; &amp; DefedRegsInCopy)' data-ref="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_" data-ref-filename="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_">updateLiveIn</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="252MI" title='MI' data-type='llvm::MachineInstr *' data-ref="252MI" data-ref-filename="252MI">MI</dfn>, <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="253SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="253SuccBB" data-ref-filename="253SuccBB">SuccBB</dfn>,</td></tr>
<tr><th id="1441">1441</th><td>                         <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="254UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="254UsedOpsInCopy" data-ref-filename="254UsedOpsInCopy">UsedOpsInCopy</dfn>,</td></tr>
<tr><th id="1442">1442</th><td>                         <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="255DefedRegsInCopy" title='DefedRegsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="255DefedRegsInCopy" data-ref-filename="255DefedRegsInCopy">DefedRegsInCopy</dfn>) {</td></tr>
<tr><th id="1443">1443</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="256MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="256MF" data-ref-filename="256MF">MF</dfn> = *<a class="local col3 ref" href="#253SuccBB" title='SuccBB' data-ref="253SuccBB" data-ref-filename="253SuccBB">SuccBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1444">1444</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="257TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="257TRI" data-ref-filename="257TRI">TRI</dfn> = <a class="local col6 ref" href="#256MF" title='MF' data-ref="256MF" data-ref-filename="256MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1445">1445</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="258DefReg" title='DefReg' data-type='unsigned int' data-ref="258DefReg" data-ref-filename="258DefReg">DefReg</dfn> : <a class="local col5 ref" href="#255DefedRegsInCopy" title='DefedRegsInCopy' data-ref="255DefedRegsInCopy" data-ref-filename="255DefedRegsInCopy">DefedRegsInCopy</a>)</td></tr>
<tr><th id="1446">1446</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator" data-ref-filename="llvm..MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col9 decl" id="259S" title='S' data-type='llvm::MCSubRegIterator' data-ref="259S" data-ref-filename="259S">S</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb" data-ref-filename="_ZN4llvm16MCSubRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#258DefReg" title='DefReg' data-ref="258DefReg" data-ref-filename="258DefReg">DefReg</a>, <a class="local col7 ref" href="#257TRI" title='TRI' data-ref="257TRI" data-ref-filename="257TRI">TRI</a>, <b>true</b>); <a class="local col9 ref" href="#259S" title='S' data-ref="259S" data-ref-filename="259S">S</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#259S" title='S' data-ref="259S" data-ref-filename="259S">S</a>)</td></tr>
<tr><th id="1447">1447</th><td>      <a class="local col3 ref" href="#253SuccBB" title='SuccBB' data-ref="253SuccBB" data-ref-filename="253SuccBB">SuccBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::removeLiveIn' data-ref="_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE">removeLiveIn</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#259S" title='S' data-ref="259S" data-ref-filename="259S">S</a>);</td></tr>
<tr><th id="1448">1448</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="260U" title='U' data-type='unsigned int' data-ref="260U" data-ref-filename="260U">U</dfn> : <a class="local col4 ref" href="#254UsedOpsInCopy" title='UsedOpsInCopy' data-ref="254UsedOpsInCopy" data-ref-filename="254UsedOpsInCopy">UsedOpsInCopy</a>) {</td></tr>
<tr><th id="1449">1449</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="261SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="261SrcReg" data-ref-filename="261SrcReg">SrcReg</dfn> = <a class="local col2 ref" href="#252MI" title='MI' data-ref="252MI" data-ref-filename="252MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#260U" title='U' data-ref="260U" data-ref-filename="260U">U</a>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1450">1450</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a> <a class="ref fn fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev" data-ref-filename="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col2 decl" id="262Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="262Mask" data-ref-filename="262Mask">Mask</dfn>;</td></tr>
<tr><th id="1451">1451</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitMaskIterator" title='llvm::MCRegUnitMaskIterator' data-ref="llvm::MCRegUnitMaskIterator" data-ref-filename="llvm..MCRegUnitMaskIterator">MCRegUnitMaskIterator</a> <dfn class="local col3 decl" id="263S" title='S' data-type='llvm::MCRegUnitMaskIterator' data-ref="263S" data-ref-filename="263S">S</dfn><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator' data-ref="_ZN4llvm21MCRegUnitMaskIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm21MCRegUnitMaskIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#261SrcReg" title='SrcReg' data-ref="261SrcReg" data-ref-filename="261SrcReg">SrcReg</a>, <a class="local col7 ref" href="#257TRI" title='TRI' data-ref="257TRI" data-ref-filename="257TRI">TRI</a>); <a class="local col3 ref" href="#263S" title='S' data-ref="263S" data-ref-filename="263S">S</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" title='llvm::MCRegUnitMaskIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv" data-ref-filename="_ZNK4llvm21MCRegUnitMaskIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitMaskIteratorppEv" title='llvm::MCRegUnitMaskIterator::operator++' data-ref="_ZN4llvm21MCRegUnitMaskIteratorppEv" data-ref-filename="_ZN4llvm21MCRegUnitMaskIteratorppEv">++</a><a class="local col3 ref" href="#263S" title='S' data-ref="263S" data-ref-filename="263S">S</a>) {</td></tr>
<tr><th id="1452">1452</th><td>      <a class="local col2 ref" href="#262Mask" title='Mask' data-ref="262Mask" data-ref-filename="262Mask">Mask</a> <a class="ref fn" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_" data-ref-filename="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="ref fn fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1EOS0_"></a>(<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitMaskIteratordeEv" title='llvm::MCRegUnitMaskIterator::operator*' data-ref="_ZNK4llvm21MCRegUnitMaskIteratordeEv" data-ref-filename="_ZNK4llvm21MCRegUnitMaskIteratordeEv">*</a><a class="local col3 ref" href="#263S" title='S' data-ref="263S" data-ref-filename="263S">S</a>).<span class='ref field' title='std::pair&lt;unsigned int, llvm::LaneBitmask&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="1453">1453</th><td>    }</td></tr>
<tr><th id="1454">1454</th><td>    <a class="local col3 ref" href="#253SuccBB" title='SuccBB' data-ref="253SuccBB" data-ref-filename="253SuccBB">SuccBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#261SrcReg" title='SrcReg' data-ref="261SrcReg" data-ref-filename="261SrcReg">SrcReg</a>, <a class="local col2 ref" href="#262Mask" title='Mask' data-ref="262Mask" data-ref-filename="262Mask">Mask</a>.<a class="ref fn" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv" data-ref-filename="_ZNK4llvm11LaneBitmask3anyEv">any</a>() ? <a class="ref fn fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_" data-ref-filename="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#262Mask" title='Mask' data-ref="262Mask" data-ref-filename="262Mask">Mask</a> : <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask" data-ref-filename="llvm..LaneBitmask">LaneBitmask</a>::<a class="ref fn" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv" data-ref-filename="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>());</td></tr>
<tr><th id="1455">1455</th><td>  }</td></tr>
<tr><th id="1456">1456</th><td>  <a class="local col3 ref" href="#253SuccBB" title='SuccBB' data-ref="253SuccBB" data-ref-filename="253SuccBB">SuccBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" title='llvm::MachineBasicBlock::sortUniqueLiveIns' data-ref="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv">sortUniqueLiveIns</a>();</td></tr>
<tr><th id="1457">1457</th><td>}</td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" title='hasRegisterDependency' data-type='bool hasRegisterDependency(llvm::MachineInstr * MI, SmallVectorImpl&lt;unsigned int&gt; &amp; UsedOpsInCopy, SmallVectorImpl&lt;unsigned int&gt; &amp; DefedRegsInCopy, llvm::LiveRegUnits &amp; ModifiedRegUnits, llvm::LiveRegUnits &amp; UsedRegUnits)' data-ref="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" data-ref-filename="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_">hasRegisterDependency</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="264MI" title='MI' data-type='llvm::MachineInstr *' data-ref="264MI" data-ref-filename="264MI">MI</dfn>,</td></tr>
<tr><th id="1460">1460</th><td>                                  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="265UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="265UsedOpsInCopy" data-ref-filename="265UsedOpsInCopy">UsedOpsInCopy</dfn>,</td></tr>
<tr><th id="1461">1461</th><td>                                  <a class="type" href="../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="266DefedRegsInCopy" title='DefedRegsInCopy' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="266DefedRegsInCopy" data-ref-filename="266DefedRegsInCopy">DefedRegsInCopy</dfn>,</td></tr>
<tr><th id="1462">1462</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col7 decl" id="267ModifiedRegUnits" title='ModifiedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="267ModifiedRegUnits" data-ref-filename="267ModifiedRegUnits">ModifiedRegUnits</dfn>,</td></tr>
<tr><th id="1463">1463</th><td>                                  <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a> &amp;<dfn class="local col8 decl" id="268UsedRegUnits" title='UsedRegUnits' data-type='llvm::LiveRegUnits &amp;' data-ref="268UsedRegUnits" data-ref-filename="268UsedRegUnits">UsedRegUnits</dfn>) {</td></tr>
<tr><th id="1464">1464</th><td>  <em>bool</em> <dfn class="local col9 decl" id="269HasRegDependency" title='HasRegDependency' data-type='bool' data-ref="269HasRegDependency" data-ref-filename="269HasRegDependency">HasRegDependency</dfn> = <b>false</b>;</td></tr>
<tr><th id="1465">1465</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="270i" title='i' data-type='unsigned int' data-ref="270i" data-ref-filename="270i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="271e" title='e' data-type='unsigned int' data-ref="271e" data-ref-filename="271e">e</dfn> = <a class="local col4 ref" href="#264MI" title='MI' data-ref="264MI" data-ref-filename="264MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#270i" title='i' data-ref="270i" data-ref-filename="270i">i</a> != <a class="local col1 ref" href="#271e" title='e' data-ref="271e" data-ref-filename="271e">e</a>; ++<a class="local col0 ref" href="#270i" title='i' data-ref="270i" data-ref-filename="270i">i</a>) {</td></tr>
<tr><th id="1466">1466</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="272MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="272MO" data-ref-filename="272MO">MO</dfn> = <a class="local col4 ref" href="#264MI" title='MI' data-ref="264MI" data-ref-filename="264MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270i" title='i' data-ref="270i" data-ref-filename="270i">i</a>);</td></tr>
<tr><th id="1467">1467</th><td>    <b>if</b> (!<a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO" data-ref-filename="272MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1468">1468</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1469">1469</th><td>    <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="273Reg" title='Reg' data-type='llvm::Register' data-ref="273Reg" data-ref-filename="273Reg">Reg</dfn> = <a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO" data-ref-filename="272MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1470">1470</th><td>    <b>if</b> (!<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg" data-ref-filename="273Reg">Reg</a>)</td></tr>
<tr><th id="1471">1471</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1472">1472</th><td>    <b>if</b> (<a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO" data-ref-filename="272MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1473">1473</th><td>      <b>if</b> (!<a class="local col7 ref" href="#267ModifiedRegUnits" title='ModifiedRegUnits' data-ref="267ModifiedRegUnits" data-ref-filename="267ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg" data-ref-filename="273Reg">Reg</a>) || !<a class="local col8 ref" href="#268UsedRegUnits" title='UsedRegUnits' data-ref="268UsedRegUnits" data-ref-filename="268UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg" data-ref-filename="273Reg">Reg</a>)) {</td></tr>
<tr><th id="1474">1474</th><td>        <a class="local col9 ref" href="#269HasRegDependency" title='HasRegDependency' data-ref="269HasRegDependency" data-ref-filename="269HasRegDependency">HasRegDependency</a> = <b>true</b>;</td></tr>
<tr><th id="1475">1475</th><td>        <b>break</b>;</td></tr>
<tr><th id="1476">1476</th><td>      }</td></tr>
<tr><th id="1477">1477</th><td>      <a class="local col6 ref" href="#266DefedRegsInCopy" title='DefedRegsInCopy' data-ref="266DefedRegsInCopy" data-ref-filename="266DefedRegsInCopy">DefedRegsInCopy</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg" data-ref-filename="273Reg">Reg</a>);</td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td>      <i>// FIXME: instead of isUse(), readsReg() would be a better fix here,</i></td></tr>
<tr><th id="1480">1480</th><td><i>      // For example, we can ignore modifications in reg with undef. However,</i></td></tr>
<tr><th id="1481">1481</th><td><i>      // it's not perfectly clear if skipping the internal read is safe in all</i></td></tr>
<tr><th id="1482">1482</th><td><i>      // other targets.</i></td></tr>
<tr><th id="1483">1483</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#272MO" title='MO' data-ref="272MO" data-ref-filename="272MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1484">1484</th><td>      <b>if</b> (!<a class="local col7 ref" href="#267ModifiedRegUnits" title='ModifiedRegUnits' data-ref="267ModifiedRegUnits" data-ref-filename="267ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZNK4llvm12LiveRegUnits9availableEt" title='llvm::LiveRegUnits::available' data-ref="_ZNK4llvm12LiveRegUnits9availableEt" data-ref-filename="_ZNK4llvm12LiveRegUnits9availableEt">available</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#273Reg" title='Reg' data-ref="273Reg" data-ref-filename="273Reg">Reg</a>)) {</td></tr>
<tr><th id="1485">1485</th><td>        <a class="local col9 ref" href="#269HasRegDependency" title='HasRegDependency' data-ref="269HasRegDependency" data-ref-filename="269HasRegDependency">HasRegDependency</a> = <b>true</b>;</td></tr>
<tr><th id="1486">1486</th><td>        <b>break</b>;</td></tr>
<tr><th id="1487">1487</th><td>      }</td></tr>
<tr><th id="1488">1488</th><td>      <a class="local col5 ref" href="#265UsedOpsInCopy" title='UsedOpsInCopy' data-ref="265UsedOpsInCopy" data-ref-filename="265UsedOpsInCopy">UsedOpsInCopy</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col0 ref" href="#270i" title='i' data-ref="270i" data-ref-filename="270i">i</a>);</td></tr>
<tr><th id="1489">1489</th><td>    }</td></tr>
<tr><th id="1490">1490</th><td>  }</td></tr>
<tr><th id="1491">1491</th><td>  <b>return</b> <a class="local col9 ref" href="#269HasRegDependency" title='HasRegDependency' data-ref="269HasRegDependency" data-ref-filename="269HasRegDependency">HasRegDependency</a>;</td></tr>
<tr><th id="1492">1492</th><td>}</td></tr>
<tr><th id="1493">1493</th><td></td></tr>
<tr><th id="1494">1494</th><td><em>static</em> <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <var>4</var>&gt; <dfn class="tu decl def fn" id="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE" title='getRegUnits' data-type='SmallSet&lt;llvm::MCRegister, 4&gt; getRegUnits(llvm::MCRegister Reg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE">getRegUnits</dfn>(<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="274Reg" title='Reg' data-type='llvm::MCRegister' data-ref="274Reg" data-ref-filename="274Reg">Reg</dfn>,</td></tr>
<tr><th id="1495">1495</th><td>                                           <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="275TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="275TRI" data-ref-filename="275TRI">TRI</dfn>) {</td></tr>
<tr><th id="1496">1496</th><td>  <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev" data-ref-filename="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col6 decl" id="276RegUnits" title='RegUnits' data-type='SmallSet&lt;llvm::MCRegister, 4&gt;' data-ref="276RegUnits" data-ref-filename="276RegUnits">RegUnits</dfn>;</td></tr>
<tr><th id="1497">1497</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col7 decl" id="277RI" title='RI' data-type='llvm::MCRegUnitIterator' data-ref="277RI" data-ref-filename="277RI">RI</dfn> = <a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator" data-ref-filename="llvm..MCRegUnitIterator">MCRegUnitIterator</a><a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE" data-ref-filename="_ZN4llvm17MCRegUnitIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoE">(</a><a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col4 ref" href="#274Reg" title='Reg' data-ref="274Reg" data-ref-filename="274Reg">Reg</a>, <a class="local col5 ref" href="#275TRI" title='TRI' data-ref="275TRI" data-ref-filename="275TRI">TRI</a>); <a class="local col7 ref" href="#277RI" title='RI' data-ref="277RI" data-ref-filename="277RI">RI</a>.<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" data-ref-filename="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col7 ref" href="#277RI" title='RI' data-ref="277RI" data-ref-filename="277RI">RI</a>)</td></tr>
<tr><th id="1498">1498</th><td>    <a class="local col6 ref" href="#276RegUnits" title='RegUnits' data-ref="276RegUnits" data-ref-filename="276RegUnits">RegUnits</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_" data-ref-filename="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="ref fn" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" data-ref-filename="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col7 ref" href="#277RI" title='RI' data-ref="277RI" data-ref-filename="277RI">RI</a>);</td></tr>
<tr><th id="1499">1499</th><td>  <b>return</b> <a class="local col6 ref" href="#276RegUnits" title='RegUnits' data-ref="276RegUnits" data-ref-filename="276RegUnits">RegUnits</a>;</td></tr>
<tr><th id="1500">1500</th><td>}</td></tr>
<tr><th id="1501">1501</th><td></td></tr>
<tr><th id="1502">1502</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking">PostRAMachineSinking</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::PostRAMachineSinking::tryToSinkCopy' data-type='bool (anonymous namespace)::PostRAMachineSinking::tryToSinkCopy(llvm::MachineBasicBlock &amp; CurBB, llvm::MachineFunction &amp; MF, const llvm::TargetRegisterInfo * TRI, const llvm::TargetInstrInfo * TII)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">tryToSinkCopy</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="278CurBB" title='CurBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="278CurBB" data-ref-filename="278CurBB">CurBB</dfn>,</td></tr>
<tr><th id="1503">1503</th><td>                                         <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="279MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="279MF" data-ref-filename="279MF">MF</dfn>,</td></tr>
<tr><th id="1504">1504</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="280TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="280TRI" data-ref-filename="280TRI">TRI</dfn>,</td></tr>
<tr><th id="1505">1505</th><td>                                         <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col1 decl" id="281TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="281TII" data-ref-filename="281TII">TII</dfn>) {</td></tr>
<tr><th id="1506">1506</th><td>  <a class="type" href="../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev" data-ref-filename="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col2 decl" id="282SinkableBBs" title='SinkableBBs' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 2&gt;' data-ref="282SinkableBBs" data-ref-filename="282SinkableBBs">SinkableBBs</dfn>;</td></tr>
<tr><th id="1507">1507</th><td>  <i>// FIXME: For now, we sink only to a successor which has a single predecessor</i></td></tr>
<tr><th id="1508">1508</th><td><i>  // so that we can directly sink COPY instructions to the successor without</i></td></tr>
<tr><th id="1509">1509</th><td><i>  // adding any new block or branch instruction.</i></td></tr>
<tr><th id="1510">1510</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="283SI" title='SI' data-type='llvm::MachineBasicBlock *' data-ref="283SI" data-ref-filename="283SI">SI</dfn> : <a class="local col8 ref" href="#278CurBB" title='CurBB' data-ref="278CurBB" data-ref-filename="278CurBB">CurBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="1511">1511</th><td>    <b>if</b> (!<a class="local col3 ref" href="#283SI" title='SI' data-ref="283SI" data-ref-filename="283SI">SI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>() &amp;&amp; <a class="local col3 ref" href="#283SI" title='SI' data-ref="283SI" data-ref-filename="283SI">SI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() == <var>1</var>)</td></tr>
<tr><th id="1512">1512</th><td>      <a class="local col2 ref" href="#282SinkableBBs" title='SinkableBBs' data-ref="282SinkableBBs" data-ref-filename="282SinkableBBs">SinkableBBs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col3 ref" href="#283SI" title='SI' data-ref="283SI" data-ref-filename="283SI">SI</a>);</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>  <b>if</b> (<a class="local col2 ref" href="#282SinkableBBs" title='SinkableBBs' data-ref="282SinkableBBs" data-ref-filename="282SinkableBBs">SinkableBBs</a>.<a class="ref fn" href="../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm19SmallPtrSetImplBase5emptyEv" title='llvm::SmallPtrSetImplBase::empty' data-ref="_ZNK4llvm19SmallPtrSetImplBase5emptyEv" data-ref-filename="_ZNK4llvm19SmallPtrSetImplBase5emptyEv">empty</a>())</td></tr>
<tr><th id="1515">1515</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td>  <em>bool</em> <dfn class="local col4 decl" id="284Changed" title='Changed' data-type='bool' data-ref="284Changed" data-ref-filename="284Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1518">1518</th><td></td></tr>
<tr><th id="1519">1519</th><td>  <i>// Track which registers have been modified and used between the end of the</i></td></tr>
<tr><th id="1520">1520</th><td><i>  // block and the current instruction.</i></td></tr>
<tr><th id="1521">1521</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1522">1522</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits5clearEv" title='llvm::LiveRegUnits::clear' data-ref="_ZN4llvm12LiveRegUnits5clearEv" data-ref-filename="_ZN4llvm12LiveRegUnits5clearEv">clear</a>();</td></tr>
<tr><th id="1523">1523</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..SeenDbgInstrs">SeenDbgInstrs</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv" data-ref-filename="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col5 decl" id="285I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="285I" data-ref-filename="285I">I</dfn> = <a class="local col8 ref" href="#278CurBB" title='CurBB' data-ref="278CurBB" data-ref-filename="278CurBB">CurBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <dfn class="local col6 decl" id="286E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="286E" data-ref-filename="286E">E</dfn> = <a class="local col8 ref" href="#278CurBB" title='CurBB' data-ref="278CurBB" data-ref-filename="278CurBB">CurBB</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col5 ref" href="#285I" title='I' data-ref="285I" data-ref-filename="285I">I</a> <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#286E" title='E' data-ref="286E" data-ref-filename="286E">E</a>;) {</td></tr>
<tr><th id="1526">1526</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="287MI" title='MI' data-type='llvm::MachineInstr *' data-ref="287MI" data-ref-filename="287MI">MI</dfn> = &amp;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#285I" title='I' data-ref="285I" data-ref-filename="285I">I</a>;</td></tr>
<tr><th id="1527">1527</th><td>    <a class="ref fn" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#285I" title='I' data-ref="285I" data-ref-filename="285I">I</a>;</td></tr>
<tr><th id="1528">1528</th><td></td></tr>
<tr><th id="1529">1529</th><td>    <i>// Track the operand index for use in Copy.</i></td></tr>
<tr><th id="1530">1530</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="288UsedOpsInCopy" title='UsedOpsInCopy' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="288UsedOpsInCopy" data-ref-filename="288UsedOpsInCopy">UsedOpsInCopy</dfn>;</td></tr>
<tr><th id="1531">1531</th><td>    <i>// Track the register number defed in Copy.</i></td></tr>
<tr><th id="1532">1532</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="289DefedRegsInCopy" title='DefedRegsInCopy' data-type='SmallVector&lt;unsigned int, 2&gt;' data-ref="289DefedRegsInCopy" data-ref-filename="289DefedRegsInCopy">DefedRegsInCopy</dfn>;</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>    <i>// We must sink this DBG_VALUE if its operand is sunk. To avoid searching</i></td></tr>
<tr><th id="1535">1535</th><td><i>    // for DBG_VALUEs later, record them when they're encountered.</i></td></tr>
<tr><th id="1536">1536</th><td>    <b>if</b> (<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>()) {</td></tr>
<tr><th id="1537">1537</th><td>      <em>auto</em> &amp;<dfn class="local col0 decl" id="290MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="290MO" data-ref-filename="290MO">MO</dfn> = <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15getDebugOperandEj" title='llvm::MachineInstr::getDebugOperand' data-ref="_ZN4llvm12MachineInstr15getDebugOperandEj" data-ref-filename="_ZN4llvm12MachineInstr15getDebugOperandEj">getDebugOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1538">1538</th><td>      <b>if</b> (<a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO" data-ref-filename="290MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO" data-ref-filename="290MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="1539">1539</th><td>        <i>// Bail if we can already tell the sink would be rejected, rather</i></td></tr>
<tr><th id="1540">1540</th><td><i>        // than needlessly accumulating lots of DBG_VALUEs.</i></td></tr>
<tr><th id="1541">1541</th><td>        <b>if</b> (<a class="tu ref fn" href="#_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" title='hasRegisterDependency' data-use='c' data-ref="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" data-ref-filename="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_">hasRegisterDependency</a>(<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#288UsedOpsInCopy" title='UsedOpsInCopy' data-ref="288UsedOpsInCopy" data-ref-filename="288UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="local col9 ref" href="#289DefedRegsInCopy" title='DefedRegsInCopy' data-ref="289DefedRegsInCopy" data-ref-filename="289DefedRegsInCopy">DefedRegsInCopy</a></span>,</td></tr>
<tr><th id="1542">1542</th><td>                                  <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a></span>))</td></tr>
<tr><th id="1543">1543</th><td>          <b>continue</b>;</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>        <i>// Record debug use of each reg unit.</i></td></tr>
<tr><th id="1546">1546</th><td>        <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <var>4</var>&gt; <dfn class="local col1 decl" id="291Units" title='Units' data-type='SmallSet&lt;llvm::MCRegister, 4&gt;' data-ref="291Units" data-ref-filename="291Units">Units</dfn> = <a class="tu ref fn" href="#_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE" title='getRegUnits' data-use='c' data-ref="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE">getRegUnits</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#290MO" title='MO' data-ref="290MO" data-ref-filename="290MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1547">1547</th><td>        <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col2 decl" id="292Reg" title='Reg' data-type='llvm::MCRegister' data-ref="292Reg" data-ref-filename="292Reg">Reg</dfn> : <a class="local col1 ref" href="#291Units" title='Units' data-ref="291Units" data-ref-filename="291Units">Units</a>)</td></tr>
<tr><th id="1548">1548</th><td>          <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..SeenDbgInstrs">SeenDbgInstrs</a><a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col2 ref" href="#292Reg" title='Reg' data-ref="292Reg" data-ref-filename="292Reg">Reg</a>]</a>.<a class="ref fn" href="../../include/llvm/ADT/TinyPtrVector.h.html#_ZN4llvm13TinyPtrVector9push_backET_" title='llvm::TinyPtrVector::push_back' data-ref="_ZN4llvm13TinyPtrVector9push_backET_" data-ref-filename="_ZN4llvm13TinyPtrVector9push_backET_">push_back</a>(<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>);</td></tr>
<tr><th id="1549">1549</th><td>      }</td></tr>
<tr><th id="1550">1550</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1551">1551</th><td>    }</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td>    <b>if</b> (<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1554">1554</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>    <i>// Do not move any instruction across function call.</i></td></tr>
<tr><th id="1557">1557</th><td>    <b>if</b> (<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="1558">1558</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td>    <b>if</b> (!<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() || !<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv" data-ref-filename="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()) {</td></tr>
<tr><th id="1561">1561</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(*<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1562">1562</th><td>                                        <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1563">1563</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1564">1564</th><td>    }</td></tr>
<tr><th id="1565">1565</th><td></td></tr>
<tr><th id="1566">1566</th><td>    <i>// Don't sink the COPY if it would violate a register dependency.</i></td></tr>
<tr><th id="1567">1567</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" title='hasRegisterDependency' data-use='c' data-ref="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_" data-ref-filename="_ZL21hasRegisterDependencyPN4llvm12MachineInstrERNS_15SmallVectorImplIjEES4_RNS_12LiveRegUnitsES6_">hasRegisterDependency</a>(<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#288UsedOpsInCopy" title='UsedOpsInCopy' data-ref="288UsedOpsInCopy" data-ref-filename="288UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="local col9 ref" href="#289DefedRegsInCopy" title='DefedRegsInCopy' data-ref="289DefedRegsInCopy" data-ref-filename="289DefedRegsInCopy">DefedRegsInCopy</a></span>,</td></tr>
<tr><th id="1568">1568</th><td>                              <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a></span>)) {</td></tr>
<tr><th id="1569">1569</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(*<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1570">1570</th><td>                                        <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1571">1571</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1572">1572</th><td>    }</td></tr>
<tr><th id="1573">1573</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!UsedOpsInCopy.empty() &amp;&amp; !DefedRegsInCopy.empty()) &amp;&amp;</td></tr>
<tr><th id="1574">1574</th><td>           <q>"Unexpect SrcReg or DefReg"</q>);</td></tr>
<tr><th id="1575">1575</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="293SuccBB" title='SuccBB' data-type='llvm::MachineBasicBlock *' data-ref="293SuccBB" data-ref-filename="293SuccBB">SuccBB</dfn> =</td></tr>
<tr><th id="1576">1576</th><td>        <a class="tu ref fn" href="#_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" title='getSingleLiveInSuccBB' data-use='c' data-ref="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL21getSingleLiveInSuccBBRN4llvm17MachineBasicBlockERKNS_15SmallPtrSetImplIPS0_EENS_8ArrayRefIjEEPKNS_18TargetRegisterInfoE">getSingleLiveInSuccBB</a>(<span class='refarg'><a class="local col8 ref" href="#278CurBB" title='CurBB' data-ref="278CurBB" data-ref-filename="278CurBB">CurBB</a></span>, <a class="local col2 ref" href="#282SinkableBBs" title='SinkableBBs' data-ref="282SinkableBBs" data-ref-filename="282SinkableBBs">SinkableBBs</a>, <a class="ref fn fake" href="../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col9 ref" href="#289DefedRegsInCopy" title='DefedRegsInCopy' data-ref="289DefedRegsInCopy" data-ref-filename="289DefedRegsInCopy">DefedRegsInCopy</a>, <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1577">1577</th><td>    <i>// Don't sink if we cannot find a single sinkable successor in which Reg</i></td></tr>
<tr><th id="1578">1578</th><td><i>    // is live-in.</i></td></tr>
<tr><th id="1579">1579</th><td>    <b>if</b> (!<a class="local col3 ref" href="#293SuccBB" title='SuccBB' data-ref="293SuccBB" data-ref-filename="293SuccBB">SuccBB</a>) {</td></tr>
<tr><th id="1580">1580</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#llvm::LiveRegUnits" title='llvm::LiveRegUnits' data-ref="llvm::LiveRegUnits" data-ref-filename="llvm..LiveRegUnits">LiveRegUnits</a>::<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::accumulateUsedDefed' data-ref="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits19accumulateUsedDefedERKNS_12MachineInstrERS0_S4_PKNS_18TargetRegisterInfoE">accumulateUsedDefed</a>(*<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a></span>,</td></tr>
<tr><th id="1581">1581</th><td>                                        <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1582">1582</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1583">1583</th><td>    }</td></tr>
<tr><th id="1584">1584</th><td>    <a class="macro" href="../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SuccBB-&gt;pred_size() == <var>1</var> &amp;&amp; *SuccBB-&gt;pred_begin() == &amp;CurBB) &amp;&amp;</td></tr>
<tr><th id="1585">1585</th><td>           <q>"Unexpected predecessor"</q>);</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>    <i>// Collect DBG_VALUEs that must sink with this copy. We've previously</i></td></tr>
<tr><th id="1588">1588</th><td><i>    // recorded which reg units that DBG_VALUEs read, if this instruction</i></td></tr>
<tr><th id="1589">1589</th><td><i>    // writes any of those units then the corresponding DBG_VALUEs must sink.</i></td></tr>
<tr><th id="1590">1590</th><td>    <a class="type" href="../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" data-ref-filename="llvm..SetVector">SetVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVectorC1Ev" title='llvm::SetVector::SetVector&lt;T, Vector, Set&gt;' data-ref="_ZN4llvm9SetVectorC1Ev" data-ref-filename="_ZN4llvm9SetVectorC1Ev"></a><dfn class="local col4 decl" id="294DbgValsToSinkSet" title='DbgValsToSinkSet' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="294DbgValsToSinkSet" data-ref-filename="294DbgValsToSinkSet">DbgValsToSinkSet</dfn>;</td></tr>
<tr><th id="1591">1591</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="295MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="295MO" data-ref-filename="295MO">MO</dfn> : <a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1592">1592</th><td>      <b>if</b> (!<a class="local col5 ref" href="#295MO" title='MO' data-ref="295MO" data-ref-filename="295MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col5 ref" href="#295MO" title='MO' data-ref="295MO" data-ref-filename="295MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="1593">1593</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td>      <a class="type" href="../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a>, <var>4</var>&gt; <dfn class="local col6 decl" id="296Units" title='Units' data-type='SmallSet&lt;llvm::MCRegister, 4&gt;' data-ref="296Units" data-ref-filename="296Units">Units</dfn> = <a class="tu ref fn" href="#_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE" title='getRegUnits' data-use='c' data-ref="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL11getRegUnitsN4llvm10MCRegisterEPKNS_18TargetRegisterInfoE">getRegUnits</a>(<a class="ref fn fake" href="../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#295MO" title='MO' data-ref="295MO" data-ref-filename="295MO">MO</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1596">1596</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="297Reg" title='Reg' data-type='llvm::MCRegister' data-ref="297Reg" data-ref-filename="297Reg">Reg</dfn> : <a class="local col6 ref" href="#296Units" title='Units' data-ref="296Units" data-ref-filename="296Units">Units</a>)</td></tr>
<tr><th id="1597">1597</th><td>        <b>for</b> (<em>auto</em> *<dfn class="local col8 decl" id="298MI" title='MI' data-type='llvm::MachineInstr *' data-ref="298MI" data-ref-filename="298MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" title='(anonymous namespace)::PostRAMachineSinking::SeenDbgInstrs' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::SeenDbgInstrs" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..SeenDbgInstrs">SeenDbgInstrs</a>.<a class="ref fn" href="../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="ref fn fake" href="../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#297Reg" title='Reg' data-ref="297Reg" data-ref-filename="297Reg">Reg</a>))</td></tr>
<tr><th id="1598">1598</th><td>          <a class="local col4 ref" href="#294DbgValsToSinkSet" title='DbgValsToSinkSet' data-ref="294DbgValsToSinkSet" data-ref-filename="294DbgValsToSinkSet">DbgValsToSinkSet</a>.<a class="ref fn" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col8 ref" href="#298MI" title='MI' data-ref="298MI" data-ref-filename="298MI">MI</a>);</td></tr>
<tr><th id="1599">1599</th><td>    }</td></tr>
<tr><th id="1600">1600</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <dfn class="local col9 decl" id="299DbgValsToSink" title='DbgValsToSink' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="299DbgValsToSink" data-ref-filename="299DbgValsToSink">DbgValsToSink</dfn><a class="ref fn" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ETL0__S1_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ETL0__S1_" data-ref-filename="_ZN4llvm11SmallVectorC1ETL0__S1_">(</a><a class="local col4 ref" href="#294DbgValsToSinkSet" title='DbgValsToSinkSet' data-ref="294DbgValsToSinkSet" data-ref-filename="294DbgValsToSinkSet">DbgValsToSinkSet</a>.<a class="ref fn" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5beginEv" title='llvm::SetVector::begin' data-ref="_ZN4llvm9SetVector5beginEv" data-ref-filename="_ZN4llvm9SetVector5beginEv">begin</a>(),</td></tr>
<tr><th id="1601">1601</th><td>                                                 <a class="local col4 ref" href="#294DbgValsToSinkSet" title='DbgValsToSinkSet' data-ref="294DbgValsToSinkSet" data-ref-filename="294DbgValsToSinkSet">DbgValsToSinkSet</a>.<a class="ref fn" href="../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector3endEv" title='llvm::SetVector::end' data-ref="_ZN4llvm9SetVector3endEv" data-ref-filename="_ZN4llvm9SetVector3endEv">end</a>());</td></tr>
<tr><th id="1602">1602</th><td></td></tr>
<tr><th id="1603">1603</th><td>    <i>// Clear the kill flag if SrcReg is killed between MI and the end of the</i></td></tr>
<tr><th id="1604">1604</th><td><i>    // block.</i></td></tr>
<tr><th id="1605">1605</th><td>    <a class="tu ref fn" href="#_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" title='clearKillFlags' data-use='c' data-ref="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL14clearKillFlagsPN4llvm12MachineInstrERNS_17MachineBasicBlockERNS_15SmallVectorImplIjEERNS_12LiveRegUnitsEPKNS_18TargetRegisterInfoE">clearKillFlags</a>(<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#278CurBB" title='CurBB' data-ref="278CurBB" data-ref-filename="278CurBB">CurBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#288UsedOpsInCopy" title='UsedOpsInCopy' data-ref="288UsedOpsInCopy" data-ref-filename="288UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='a' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a></span>, <a class="local col0 ref" href="#280TRI" title='TRI' data-ref="280TRI" data-ref-filename="280TRI">TRI</a>);</td></tr>
<tr><th id="1606">1606</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="300InsertPos" title='InsertPos' data-type='MachineBasicBlock::iterator' data-ref="300InsertPos" data-ref-filename="300InsertPos">InsertPos</dfn> = <a class="local col3 ref" href="#293SuccBB" title='SuccBB' data-ref="293SuccBB" data-ref-filename="293SuccBB">SuccBB</a>-&gt;<a class="ref fn" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="1607">1607</th><td>    <a class="tu ref fn" href="#_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE" title='performSink' data-use='c' data-ref="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE" data-ref-filename="_ZL11performSinkRN4llvm12MachineInstrERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorIS0_Lb0EEERNS_15SmallVectorImplIPS0_EE">performSink</a>(<span class='refarg'>*<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#293SuccBB" title='SuccBB' data-ref="293SuccBB" data-ref-filename="293SuccBB">SuccBB</a></span>, <a class="ref fn fake" href="../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#300InsertPos" title='InsertPos' data-ref="300InsertPos" data-ref-filename="300InsertPos">InsertPos</a>, <span class='refarg'><a class="local col9 ref" href="#299DbgValsToSink" title='DbgValsToSink' data-ref="299DbgValsToSink" data-ref-filename="299DbgValsToSink">DbgValsToSink</a></span>);</td></tr>
<tr><th id="1608">1608</th><td>    <a class="tu ref fn" href="#_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_" title='updateLiveIn' data-use='c' data-ref="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_" data-ref-filename="_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_">updateLiveIn</a>(<a class="local col7 ref" href="#287MI" title='MI' data-ref="287MI" data-ref-filename="287MI">MI</a>, <a class="local col3 ref" href="#293SuccBB" title='SuccBB' data-ref="293SuccBB" data-ref-filename="293SuccBB">SuccBB</a>, <span class='refarg'><a class="local col8 ref" href="#288UsedOpsInCopy" title='UsedOpsInCopy' data-ref="288UsedOpsInCopy" data-ref-filename="288UsedOpsInCopy">UsedOpsInCopy</a></span>, <span class='refarg'><a class="local col9 ref" href="#289DefedRegsInCopy" title='DefedRegsInCopy' data-ref="289DefedRegsInCopy" data-ref-filename="289DefedRegsInCopy">DefedRegsInCopy</a></span>);</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td>    <a class="local col4 ref" href="#284Changed" title='Changed' data-ref="284Changed" data-ref-filename="284Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="1611">1611</th><td>    <a class="ref fn" href="../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#97" title='NumPostRACopySink' data-ref="NumPostRACopySink" data-ref-filename="NumPostRACopySink">NumPostRACopySink</a>;</td></tr>
<tr><th id="1612">1612</th><td>  }</td></tr>
<tr><th id="1613">1613</th><td>  <b>return</b> <a class="local col4 ref" href="#284Changed" title='Changed' data-ref="284Changed" data-ref-filename="284Changed">Changed</a>;</td></tr>
<tr><th id="1614">1614</th><td>}</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::PostRAMachineSinking" title='(anonymous namespace)::PostRAMachineSinking' data-ref="(anonymousnamespace)::PostRAMachineSinking" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking">PostRAMachineSinking</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::PostRAMachineSinking::runOnMachineFunction' data-type='bool (anonymous namespace)::PostRAMachineSinking::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_120PostRAMachineSinking20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="301MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="301MF" data-ref-filename="301MF">MF</dfn>) {</td></tr>
<tr><th id="1617">1617</th><td>  <b>if</b> (<a class="member fn" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col1 ref" href="#301MF" title='MF' data-ref="301MF" data-ref-filename="301MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="1618">1618</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1619">1619</th><td></td></tr>
<tr><th id="1620">1620</th><td>  <em>bool</em> <dfn class="local col2 decl" id="302Changed" title='Changed' data-type='bool' data-ref="302Changed" data-ref-filename="302Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="1621">1621</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="303TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="303TRI" data-ref-filename="303TRI">TRI</dfn> = <a class="local col1 ref" href="#301MF" title='MF' data-ref="301MF" data-ref-filename="301MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1622">1622</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col4 decl" id="304TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="304TII" data-ref-filename="304TII">TII</dfn> = <a class="local col1 ref" href="#301MF" title='MF' data-ref="301MF" data-ref-filename="301MF">MF</a>.<a class="ref fn" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::ModifiedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::ModifiedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..ModifiedRegUnits">ModifiedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col3 ref" href="#303TRI" title='TRI' data-ref="303TRI" data-ref-filename="303TRI">TRI</a>);</td></tr>
<tr><th id="1625">1625</th><td>  <a class="tu member field" href="#(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" title='(anonymous namespace)::PostRAMachineSinking::UsedRegUnits' data-use='m' data-ref="(anonymousnamespace)::PostRAMachineSinking::UsedRegUnits" data-ref-filename="(anonymousnamespace)..PostRAMachineSinking..UsedRegUnits">UsedRegUnits</a>.<a class="ref fn" href="../../include/llvm/CodeGen/LiveRegUnits.h.html#_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" title='llvm::LiveRegUnits::init' data-ref="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LiveRegUnits4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="local col3 ref" href="#303TRI" title='TRI' data-ref="303TRI" data-ref-filename="303TRI">TRI</a>);</td></tr>
<tr><th id="1626">1626</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="305BB" title='BB' data-type='llvm::MachineBasicBlock &amp;' data-ref="305BB" data-ref-filename="305BB">BB</dfn> : <a class="local col1 ref" href="#301MF" title='MF' data-ref="301MF" data-ref-filename="301MF">MF</a>)</td></tr>
<tr><th id="1627">1627</th><td>    <a class="local col2 ref" href="#302Changed" title='Changed' data-ref="302Changed" data-ref-filename="302Changed">Changed</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" title='(anonymous namespace)::PostRAMachineSinking::tryToSinkCopy' data-use='c' data-ref="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE" data-ref-filename="_ZN12_GLOBAL__N_120PostRAMachineSinking13tryToSinkCopyERN4llvm17MachineBasicBlockERNS1_15MachineFunctionEPKNS1_18TargetRegisterInfoEPKNS1_15TargetInstrInfoE">tryToSinkCopy</a>(<span class='refarg'><a class="local col5 ref" href="#305BB" title='BB' data-ref="305BB" data-ref-filename="305BB">BB</a></span>, <span class='refarg'><a class="local col1 ref" href="#301MF" title='MF' data-ref="301MF" data-ref-filename="301MF">MF</a></span>, <a class="local col3 ref" href="#303TRI" title='TRI' data-ref="303TRI" data-ref-filename="303TRI">TRI</a>, <a class="local col4 ref" href="#304TII" title='TII' data-ref="304TII" data-ref-filename="304TII">TII</a>);</td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td>  <b>return</b> <a class="local col2 ref" href="#302Changed" title='Changed' data-ref="302Changed" data-ref-filename="302Changed">Changed</a>;</td></tr>
<tr><th id="1630">1630</th><td>}</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>