<?xml version="1.0" encoding="utf-8"?>
<module id="UPP" HW_revision="" XML_version="1" description="Universal Parallel Port">
	<register id="UPPID" acronym="UPPID" offset="0x0000" width="32" description="Peripheral Identification Register">
		<bitfield id="REVID" width="32" begin="31" end="0" resetval="1143144704" description="Peripheral identification number" range="" rwaccess="R"/>
	</register>
	<register id="UPPCR" acronym="UPPCR" offset="0x0004" width="32" description="Peripheral Control Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="DB" width="1" begin="7" end="7" resetval="0" description="DMA Burst Status.  Reports whether internal DMA is currently active." range="" rwaccess="R">
			<bitenum id="Idle" value="0" token="Idle" description="Internal DMA is idle"/>
			<bitenum id="Active" value="1" token="Active" description="Interna DMA is active"/>
		</bitfield>
		<bitfield id="_RESV_3" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="SWRST" width="1" begin="4" end="4" resetval="0" description="Software Reset Control.  Assert to clear internal state machines and halt peripheral." range="" rwaccess="RW">
			<bitenum id="Running" value="0" token="Running" description="Peripheral not in reset"/>
			<bitenum id="Reset" value="1" token="Reset" description="Peripheral is in reset"/>
		</bitfield>
		<bitfield id="EN" width="1" begin="3" end="3" resetval="0" description="Peripheral Enable Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable peripheral"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable peripheral"/>
		</bitfield>
		<bitfield id="RTEMU" width="1" begin="2" end="2" resetval="0" description="Real-time Emulation Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Real-time emulation disabled"/>
			<bitenum id="Enable" value="1" token="Enable" description="Real-time emulation enabled"/>
		</bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="1" description="Soft Stop Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable soft stop"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable soft stop"/>
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="1" description="Free Run Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable free run"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable free run"/>
		</bitfield>
	</register>
	<register id="UPDLB" acronym="UPDLB" offset="0x0008" width="32" description="Controls digital loopback functionality">
		<bitfield id="_RESV_1" width="18" begin="31" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="BA" width="1" begin="13" end="13" resetval="0" description="B to A Loopback Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable B to A digital loopback"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable B to A digital loopback"/>
		</bitfield>
		<bitfield id="AB" width="1" begin="12" end="12" resetval="0" description="A to B Loopback Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable A to B digital loopback"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable A to B digital loopback"/>
		</bitfield>
		<bitfield id="_RESV_4" width="12" begin="11" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
	</register>
	<register id="UPCTL" acronym="UPCTL" offset="0x0010" width="32" description="Configures the uPP interface channels">
		<bitfield id="_RESV_1" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="DPFB" width="2" begin="30" end="29" resetval="0" description="Channel B Data Packing Format" range="" rwaccess="RW">
			<bitenum id="RJZE" value="0" token="RJZE" description="Right justify, zero extend"/>
			<bitenum id="RJSE" value="1" token="RJSE" description="Right justify, sign extend"/>
			<bitenum id="LJZF" value="2" token="LJZF" description="Left justify, zero fill"/>
			<bitenum id="Reserved" value="3" token="Reserved" description="Reserved"/>
		</bitfield>
		<bitfield id="DPWB" width="3" begin="28" end="26" resetval="0" description="Channel B Data Width" range="" rwaccess="RW">
			<bitenum id="Full" value="0" token="Full" description="Use full data bus"/>
			<bitenum id="9bit" value="1" token="9bit" description="9-bit format"/>
			<bitenum id="10bit" value="2" token="10bit" description="10-bit format"/>
			<bitenum id="11bit" value="3" token="11bit" description="11-bit format"/>
			<bitenum id="12bit" value="4" token="12bit" description="12-bit format"/>
			<bitenum id="13bit" value="5" token="13bit" description="13-bit format"/>
			<bitenum id="14bit" value="6" token="14bit" description="14-bit format"/>
			<bitenum id="15bit" value="7" token="15bit" description="15-bit format"/>
		</bitfield>
		<bitfield id="IWB" width="1" begin="25" end="25" resetval="0" description="Channel B Interface Width" range="" rwaccess="RW">
			<bitenum id="8bit" value="0" token="8bit" description="8-bit interface"/>
			<bitenum id="16bit" value="1" token="16bit" description="16-bit interface"/>
		</bitfield>
		<bitfield id="DRB" width="1" begin="24" end="24" resetval="0" description="Channel B Data Rate" range="" rwaccess="RW">
			<bitenum id="Single" value="0" token="Single" description="Single data rate"/>
			<bitenum id="Double" value="1" token="Double" description="Double data rate"/>
		</bitfield>
		<bitfield id="_RESV_6" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="DPFA" width="2" begin="22" end="21" resetval="0" description="Channel A Data Packing Format" range="" rwaccess="RW">
			<bitenum id="RJZE" value="0" token="RJZE" description="Right justify, zero extend"/>
			<bitenum id="RJSE" value="1" token="RJSE" description="Right justify, sign extend"/>
			<bitenum id="LJZF" value="2" token="LJZF" description="Left justify, zero fill"/>
			<bitenum id="Reserved" value="3" token="Reserved" description="Reserved"/>
		</bitfield>
		<bitfield id="DPWA" width="3" begin="20" end="18" resetval="0" description="Channel A Data Width" range="" rwaccess="RW">
			<bitenum id="Full" value="0" token="Full" description="Use full data bus"/>
			<bitenum id="9bit" value="1" token="9bit" description="9-bit format"/>
			<bitenum id="10bit" value="2" token="10bit" description="10-bit format"/>
			<bitenum id="11bit" value="3" token="11bit" description="11-bit format"/>
			<bitenum id="12bit" value="4" token="12bit" description="12-bit format"/>
			<bitenum id="13bit" value="5" token="13bit" description="13-bit format"/>
			<bitenum id="14bit" value="6" token="14bit" description="14-bit format"/>
			<bitenum id="15bit" value="7" token="15bit" description="15-bit format"/>
		</bitfield>
		<bitfield id="IWA" width="1" begin="17" end="17" resetval="0" description="Channel A Interface Width" range="" rwaccess="RW">
			<bitenum id="8bit" value="0" token="8bit" description="8-bit interface"/>
			<bitenum id="16bit" value="1" token="16bit" description="16-bit interface"/>
		</bitfield>
		<bitfield id="DRA" width="1" begin="16" end="16" resetval="0" description="Channel A Data Rate" range="" rwaccess="RW">
			<bitenum id="Single" value="0" token="Single" description="Single data rate"/>
			<bitenum id="Double" value="1" token="Double" description="Double data rate"/>
		</bitfield>
		<bitfield id="_RESV_11" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="DDRDEMUX" width="1" begin="4" end="4" resetval="0" description="Double Data Rate Interleave Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable Interleave (DDR only)"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable Interleave (DDR only)"/>
		</bitfield>
		<bitfield id="SDRTXIL" width="1" begin="3" end="3" resetval="0" description="Single Data Rate Transmit Interleave Control" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Disable Interleave (SDR transmit only)"/>
			<bitenum id="Enable" value="1" token="Enable" description="Enable Interleave (SDR transmit only)"/>
		</bitfield>
		<bitfield id="CHN" width="1" begin="2" end="2" resetval="0" description="Interface Channel Count" range="" rwaccess="RW">
			<bitenum id="One" value="0" token="One" description="One channel mode"/>
			<bitenum id="Two" value="1" token="Two" description="Two channel mode"/>
		</bitfield>
		<bitfield id="MODE" width="2" begin="1" end="0" resetval="0" description="Operating Mode Control" range="" rwaccess="RW">
			<bitenum id="Receive" value="0" token="Receive" description="All receive mode"/>
			<bitenum id="Transmit" value="1" token="Transmit" description="All transmit mode"/>
			<bitenum id="Duplex0" value="2" token="Duplex0" description="Duplex mode 0: channel A receives and channel B transmits"/>
			<bitenum id="Duplex1" value="3" token="Duplex1" description="Duplex mode 1: channel A transmits and channel B receives"/>
		</bitfield>
	</register>
	<register id="UPICR" acronym="UPICR" offset="0x0014" width="32" description="Configures signal use and polarity">
		<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TRISB" width="1" begin="29" end="29" resetval="0" description="Channel B High Impedance" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Drive value from UPIVR when idle in transmit mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Set data pins to high impedance state when idle in transmit mode"/>
		</bitfield>
		<bitfield id="CLKINVB" width="1" begin="28" end="28" resetval="0" description="Channel B Clock Inversion" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert clock signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert clock signal"/>
		</bitfield>
		<bitfield id="CLKDIVB" width="4" begin="27" end="24" resetval="0" description="Channel B Clock Divisor" range="" rwaccess="RW"/>
		<bitfield id="_RESV_5" width="2" begin="23" end="22" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="WAITB" width="1" begin="21" end="21" resetval="0" description="Channel B WAIT Signal Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Ignore WAIT signal in transmit mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Honor WAIT signal in transmit mode"/>
		</bitfield>
		<bitfield id="ENAB" width="1" begin="20" end="20" resetval="0" description="Channel B ENABLE Signal Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Ignore ENABLE signal in receive mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Honor ENABLE signal in receive mode"/>
		</bitfield>
		<bitfield id="STARTB" width="1" begin="19" end="19" resetval="0" description="Channel B START Signal Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Ignore START signal in receive mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Honor START signal in receive mode"/>
		</bitfield>
		<bitfield id="WAITPOLB" width="1" begin="18" end="18" resetval="0" description="Channel B WAIT Signal Polarity" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert WAIT signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert WAIT signal"/>
		</bitfield>
		<bitfield id="ENAPOLB" width="1" begin="17" end="17" resetval="0" description="Channel B ENABLE Signal Polarity" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert ENABLE signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert ENABLE signal"/>
		</bitfield>
		<bitfield id="STARTPOLB" width="1" begin="16" end="16" resetval="0" description="Channel B START Signal Polarity" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert START signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert START signal"/>
		</bitfield>
		<bitfield id="_RESV_12" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TRISA" width="1" begin="13" end="13" resetval="0" description="Channel A High Impedance" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Drive value from UPIVR when idle in transmit mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Set data pins to high impedance state when idle in transmit mode"/>
		</bitfield>
		<bitfield id="CLKINVA" width="1" begin="12" end="12" resetval="0" description="Channel A Clock Inversion" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert clock signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert clock signal"/>
		</bitfield>
		<bitfield id="CLKDIVA" width="4" begin="11" end="8" resetval="0" description="Channel A Clock Divisor" range="" rwaccess="RW"/>
		<bitfield id="_RESV_16" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="WAITA" width="1" begin="5" end="5" resetval="0" description="Channel A WAIT Signal Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Ignore WAIT signal in transmit mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Honor WAIT signal in transmit mode"/>
		</bitfield>
		<bitfield id="ENAA" width="1" begin="4" end="4" resetval="0" description="Channel A ENABLE Signal Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Ignore ENABLE signal in receive mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Honor ENABLE signal in receive mode"/>
		</bitfield>
		<bitfield id="STARTA" width="1" begin="3" end="3" resetval="0" description="Channel A START Signal Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description="Ignore START signal in receive mode"/>
			<bitenum id="Enable" value="1" token="Enable" description="Honor START signal in receive mode"/>
		</bitfield>
		<bitfield id="WAITPOLA" width="1" begin="2" end="2" resetval="0" description="Channel A WAIT Signal Polarity" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert WAIT signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert WAIT signal"/>
		</bitfield>
		<bitfield id="ENAPOLA" width="1" begin="1" end="1" resetval="0" description="Channel A ENABLE Signal Polarity" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert ENABLE signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert ENABLE signal"/>
		</bitfield>
		<bitfield id="STARTPOLA" width="1" begin="0" end="0" resetval="0" description="Channel A START Signal Polarity" range="" rwaccess="RW">
			<bitenum id="Normal" value="0" token="Normal" description="Do not invert START signal"/>
			<bitenum id="Invert" value="1" token="Invert" description="Invert START signal"/>
		</bitfield>
	</register>
	<register id="UPIVR" acronym="UPIVR" offset="0x0018" width="32" description="Configures the value to drive on each channel when idle in transmit mode">
		<bitfield id="VALB" width="16" begin="31" end="16" resetval="0" description="Channel B Idle Value" range="" rwaccess="RW"/>
		<bitfield id="VALA" width="16" begin="15" end="0" resetval="0" description="Channel A Idle Value" range="" rwaccess="RW"/>
	</register>
	<register id="UPTCR" acronym="UPTCR" offset="0x001C" width="32" description="Configures the transmit threshold and DMA read burst for each channel">
		<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TXSIZEB" width="2" begin="25" end="24" resetval="0" description="Channel B Transmit Threshold" range="" rwaccess="RW">
			<bitenum id="64B" value="0" token="64B" description="64 bytes"/>
			<bitenum id="128B" value="1" token="128B" description="128 bytes"/>
			<bitenum id="256B" value="3" token="256B" description="256 bytes"/>
		</bitfield>
		<bitfield id="_RESV_3" width="6" begin="23" end="18" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="TXSIZEA" width="2" begin="17" end="16" resetval="0" description="Channel A Transmit Threshold" range="" rwaccess="RW">
			<bitenum id="64B" value="0" token="64B" description="64 bytes"/>
			<bitenum id="128B" value="1" token="128B" description="128 bytes"/>
			<bitenum id="256B" value="3" token="256B" description="256 bytes"/>
		</bitfield>
		<bitfield id="_RESV_5" width="6" begin="15" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RDSIZEQ" width="2" begin="9" end="8" resetval="0" description="DMA Channel Q Read Burst" range="" rwaccess="RW">
			<bitenum id="64B" value="0" token="64B" description="64 bytes"/>
			<bitenum id="128B" value="1" token="128B" description="128 bytes"/>
			<bitenum id="256B" value="3" token="256B" description="256 bytes"/>
		</bitfield>
		<bitfield id="_RESV_7" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="RDSIZEI" width="2" begin="1" end="0" resetval="0" description="DMA Channel I Read Burst" range="" rwaccess="RW">
			<bitenum id="64B" value="0" token="64B" description="64 bytes"/>
			<bitenum id="128B" value="1" token="128B" description="128 bytes"/>
			<bitenum id="256B" value="3" token="256B" description="256 bytes"/>
		</bitfield>
	</register>
	<register id="UPISR" acronym="UPISR" offset="0x0020" width="32" description="Reports unfiltered interrupt event status">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLQ" width="1" begin="12" end="12" resetval="0" description="DMA Channel Q End of Line" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="EOWQ" width="1" begin="11" end="11" resetval="0" description="DMA Channel Q End of Window" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="ERRQ" width="1" begin="10" end="10" resetval="0" description="DMA Channel Q Internal Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="UORQ" width="1" begin="9" end="9" resetval="0" description="DMA Channel Q Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="DPEQ" width="1" begin="8" end="8" resetval="0" description="DMA Channel Q Programming Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLI" width="1" begin="4" end="4" resetval="0" description="DMA Channel I End of Line" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="EOWI" width="1" begin="3" end="3" resetval="0" description="DMA Channel I End of Window" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="ERRI" width="1" begin="2" end="2" resetval="0" description="DMA Channel I Internal Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="UORI" width="1" begin="1" end="1" resetval="0" description="DMA Channel I Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="DPEI" width="1" begin="0" end="0" resetval="0" description="DMA Channel I Programming Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
	</register>
	<register id="UPIER" acronym="UPIER" offset="0x0024" width="32" description="Reports filtered interrupt event status">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLQ" width="1" begin="12" end="12" resetval="0" description="DMA Channel Q End of Line" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="EOWQ" width="1" begin="11" end="11" resetval="0" description="DMA Channel Q End of Window" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="ERRQ" width="1" begin="10" end="10" resetval="0" description="DMA Channel Q Internal Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="UORQ" width="1" begin="9" end="9" resetval="0" description="DMA Channel Q Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="DPEQ" width="1" begin="8" end="8" resetval="0" description="DMA Channel Q Programming Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLI" width="1" begin="4" end="4" resetval="0" description="DMA Channel I End of Line" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="EOWI" width="1" begin="3" end="3" resetval="0" description="DMA Channel I End of Window" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="ERRI" width="1" begin="2" end="2" resetval="0" description="DMA Channel I Internal Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="UORI" width="1" begin="1" end="1" resetval="0" description="DMA Channel I Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
		<bitfield id="DPEI" width="1" begin="0" end="0" resetval="0" description="DMA Channel I Programming Error" range="" rwaccess="RW">
			<bitenum id="False" value="0" token="False" description="No interrupt event"/>
			<bitenum id="True" value="1" token="True" description="Interrupt event"/>
		</bitfield>
	</register>
	<register id="UPIES" acronym="UPIES" offset="0x28" width="32" description="Enables interrupt generation for DMA channel events. Write 1 to enable.  Write 0 has no effect.">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLQ" width="1" begin="12" end="12" resetval="0" description="DMA Channel Q End of Line" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="EOWQ" width="1" begin="11" end="11" resetval="0" description="DMA Channel Q End of Window" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="ERRQ" width="1" begin="10" end="10" resetval="0" description="DMA Channel Q Internal Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="UORQ" width="1" begin="9" end="9" resetval="0" description="DMA Channel Q Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="DPEQ" width="1" begin="8" end="8" resetval="0" description="DMA Channel Q Programming Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLI" width="1" begin="4" end="4" resetval="0" description="DMA Channel I End of Line" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="EOWI" width="1" begin="3" end="3" resetval="0" description="DMA Channel I End of Window" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="ERRI" width="1" begin="2" end="2" resetval="0" description="DMA Channel I Internal Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="UORI" width="1" begin="1" end="1" resetval="0" description="DMA Channel I Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
		<bitfield id="DPEI" width="1" begin="0" end="0" resetval="0" description="DMA Channel I Programming Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Set" value="1" token="Set" description="Enable interrupt generation"/>
		</bitfield>
	</register>
	<register id="UPIEC" acronym="UPIEC" offset="0x002C" width="32" description="Disables interrupt generation for DMA channel events. Write 1 to disable.  Write 0 has no effect.">
		<bitfield id="_RESV_1" width="19" begin="31" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLQ" width="1" begin="12" end="12" resetval="0" description="DMA Channel Q End of Line" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="EOWQ" width="1" begin="11" end="11" resetval="0" description="DMA Channel Q End of Window" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="ERRQ" width="1" begin="10" end="10" resetval="0" description="DMA Channel Q Internal Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="UORQ" width="1" begin="9" end="9" resetval="0" description="DMA Channel Q Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="DPEQ" width="1" begin="8" end="8" resetval="0" description="DMA Channel Q Programming Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="_RESV_7" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOLI" width="1" begin="4" end="4" resetval="0" description="DMA Channel I End of Line" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="EOWI" width="1" begin="3" end="3" resetval="0" description="DMA Channel I End of Window" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="ERRI" width="1" begin="2" end="2" resetval="0" description="DMA Channel I Internal Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="UORI" width="1" begin="1" end="1" resetval="0" description="DMA Channel I Underrun or Overflow" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
		<bitfield id="DPEI" width="1" begin="0" end="0" resetval="0" description="DMA Channel I Programming Error" range="" rwaccess="RW">
			<bitenum id="Disabled" value="0" token="Disabled" description="Interrupt disabled (read only)"/>
			<bitenum id="Clear" value="1" token="Clear" description="Clear interrupt generation"/>
		</bitfield>
	</register>
	<register id="UPEOI" acronym="UPEOI" offset="0x0030" width="32" description="End of Interrupt Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="EOI" width="8" begin="7" end="0" resetval="0" description="End of Interrupt Vector" range="" rwaccess="RW">
			<bitenum id="Done" value="0" token="Done" description=""/>
		</bitfield>
	</register>
	<register id="UPID0" acronym="UPID0" offset="0x0040" width="32" description="DMA Channel I Descriptor 0 Register">
		<bitfield id="ADDRH" width="29" begin="31" end="3" resetval="0" description="Window Address MSBs" range="" rwaccess="RW"/>
		<bitfield id="ADDR" width="3" begin="2" end="0" resetval="0" description="Window Address LSBs" range="" rwaccess="R"/>
	</register>
	<register id="UPID1" acronym="UPID1" offset="0x0044" width="32" description="DMA Channel I Descriptor 1 Register">
		<bitfield id="LNCNT" width="16" begin="31" end="16" resetval="0" description="Line Count per Window" range="" rwaccess="RW"/>
		<bitfield id="BCNTH" width="15" begin="15" end="1" resetval="0" description="Byte Count per Line MSBs" range="" rwaccess="RW"/>
		<bitfield id="BCNT" width="1" begin="0" end="0" resetval="0" description="Byte Count per Line LSBs" range="" rwaccess="R"/>
	</register>
	<register id="UPID2" acronym="UPID2" offset="0x0048" width="32" description="DMA Channel I Descriptor 2 Register">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved.  Always read 0." range="" rwaccess="N"/>
		<bitfield id="LNOFFSETH" width="13" begin="15" end="3" resetval="0" description="Line offset Address MSBs" range="" rwaccess="RW"/>
		<bitfield id="LNOFFSET" width="3" begin="2" end="0" resetval="0" description="Line offset Address LSBs" range="" rwaccess="R"/>
	</register>
	<register id="UPIS0" acronym="UPIS0" offset="0x0050" width="32" description="DMA Channel I Status 0 Register">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Current Address of DMA Transfer" range="" rwaccess="R"/>
	</register>
	<register id="UPIS1" acronym="UPIS1" offset="0x0054" width="32" description="DMA Channel I Status 1 Register">
		<bitfield id="LNCNT" width="16" begin="31" end="16" resetval="0" description="Current Line Number of DMA Transfer" range="" rwaccess="R"/>
		<bitfield id="BCNT" width="16" begin="15" end="0" resetval="0" description="Current Byte Number Within Line of DMA Transfer" range="" rwaccess="R"/>
	</register>
	<register id="UPIS2" acronym="UPIS2" offset="0x0058" width="32" description="DMA Channel I Status 2 Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="WM" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess=""/>
		<bitfield id="_RESV_3" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PEND" width="1" begin="1" end="1" resetval="0" description="DMA Transfer Pending" range="" rwaccess="R">
			<bitenum id="False" value="0" token="False" description="No DMA Transfers Pending"/>
			<bitenum id="True" value="1" token="True" description="DMA Transfer Pending"/>
		</bitfield>
		<bitfield id="ACT" width="1" begin="0" end="0" resetval="0" description="DMA Channel Active" range="" rwaccess="R">
			<bitenum id="False" value="0" token="False" description="DMA Inactive"/>
			<bitenum id="True" value="1" token="True" description="DMA Active"/>
		</bitfield>
	</register>
	<register id="UPQD0" acronym="UPQD0" offset="0x0060" width="32" description="DMA Channel Q Descriptor 0 Register">
		<bitfield id="ADDRH" width="29" begin="31" end="3" resetval="0" description="Window Address MSBs" range="" rwaccess="RW"/>
		<bitfield id="ADDR" width="3" begin="2" end="0" resetval="0" description="Window Address LSBs" range="" rwaccess="R"/>
	</register>
	<register id="UPQD1" acronym="UPQD1" offset="0x0064" width="32" description="DMA Channel Q Descriptor 1 Register">
		<bitfield id="LNCNT" width="16" begin="31" end="16" resetval="0" description="Line Count per Window" range="" rwaccess="RW"/>
		<bitfield id="BCNTH" width="15" begin="15" end="1" resetval="0" description="Byte Count per Line MSBs" range="" rwaccess="RW"/>
		<bitfield id="BCNT" width="1" begin="0" end="0" resetval="0" description="Byte Count per Line LSBs" range="" rwaccess="R"/>
	</register>
	<register id="UPQD2" acronym="UPQD2" offset="0x0068" width="32" description="DMA Channel Q Descriptor 2 Register">
		<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved.  Always read 0." range="" rwaccess="N"/>
		<bitfield id="LNOFFSETH" width="13" begin="15" end="3" resetval="0" description="Line offset Address MSBs" range="" rwaccess="RW"/>
		<bitfield id="LNOFFSET" width="3" begin="2" end="0" resetval="0" description="Line offset Address LSBs" range="" rwaccess="R"/>
	</register>
	<register id="UPQS0" acronym="UPQS0" offset="0x0070" width="32" description="DMA Channel Q Status 0 Register">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Current Address of DMA Transfer" range="" rwaccess="R"/>
	</register>
	<register id="UPQS1" acronym="UPQS1" offset="0x0074" width="32" description="DMA Channel Q Status 1 Register">
		<bitfield id="LNCNT" width="16" begin="31" end="16" resetval="0" description="Current Line Number of DMA Transfer" range="" rwaccess="R"/>
		<bitfield id="BCNT" width="16" begin="15" end="0" resetval="0" description="Current Byte Number Within Line of DMA Transfer" range="" rwaccess="R"/>
	</register>
	<register id="UPQS2" acronym="UPQS2" offset="0x0078" width="32" description="DMA Channel Q Status 2 Register">
		<bitfield id="_RESV_1" width="24" begin="31" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="WM" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess=""/>
		<bitfield id="_RESV_3" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
		<bitfield id="PEND" width="1" begin="1" end="1" resetval="0" description="DMA Transfer Pending" range="" rwaccess="R">
			<bitenum id="False" value="0" token="False" description="No DMA Transfers Pending"/>
			<bitenum id="True" value="1" token="True" description="DMA Transfer Pending"/>
		</bitfield>
		<bitfield id="ACT" width="1" begin="0" end="0" resetval="0" description="DMA Channel Active" range="" rwaccess="R">
			<bitenum id="False" value="0" token="False" description="DMA Inactive"/>
			<bitenum id="True" value="1" token="True" description="DMA Active"/>
		</bitfield>
	</register>
</module>
