<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Oct 12 17:04:22 2020" VIVADOVERSION="2020.1">

  <SYSTEMINFO ARCH="kintexu" BOARD="xilinx.com:kcu105:part0:1.7" DEVICE="xcku040" NAME="single_fib" PACKAGE="ffva1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS/>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/cpu_0" HWVERSION="1.0" INSTANCE="cpu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cpu" VLNV="xilinx.com:module_ref:cpu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="single_fib_cpu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="opcode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="funct" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="RegtoPC" SIGIS="undef"/>
        <PORT DIR="O" NAME="Jump" SIGIS="undef"/>
        <PORT DIR="O" NAME="LeaveLink" SIGIS="undef"/>
        <PORT DIR="O" NAME="RegWrite" SIGIS="undef"/>
        <PORT DIR="O" NAME="MemtoReg" SIGIS="undef"/>
        <PORT DIR="O" NAME="MemWrite" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="ALUControl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="ALUSrc" SIGIS="undef"/>
        <PORT DIR="O" NAME="RegDst" SIGIS="undef"/>
        <PORT DIR="O" NAME="Branch" SIGIS="undef"/>
        <PORT DIR="O" NAME="ToggleEqual" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="alu_srcA" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="alu_srcB" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10000.0"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="100"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="single_fib_sim_clk_gen_0_0"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="rstn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
