module I2S_receiver (
    input  wire        I_clk,
    input  wire        I_rst,
    input  wire        I_i2s_BCLK,
    input  wire        I_i2s_LRCK,
    input  wire        I_i2s_DOUT,
    output reg         O_audio_valid,
    output reg  [23:0] O_audio_left_data,
    output reg  [23:0] O_audio_right_data
);

reg S_i2s_bclk_1d;
reg S_i2s_bclk_2d;
reg S_i2s_bclk_3d;
reg S_i2s_lrck_1d;
reg S_i2s_lrck_2d;
reg S_i2s_lrck_3d;
reg S_i2s_lrck_sync;
reg S_i2s_dout_1d;
reg S_i2s_dout_2d;
reg S_i2s_dout_3d;
reg [63:0] S_left_shift_data;
reg [63:0] S_right_shift_data;
reg S_left_data_valid;
reg S_right_data_valid;
reg [63:0] S_left_data_lock;

wire S_i2s_bclk_p_edge = ~S_i2s_bclk_3d & S_i2s_bclk_2d;
wire S_i2s_lrck_p_edge = ~S_i2s_lrck_sync & S_i2s_lrck_3d;
wire S_i2s_lrck_n_edge = ~S_i2s_lrck_3d & S_i2s_lrck_sync;

// BCLK/LRCK/DOUT 进入 video_clk 域前都经过三级同步。
always @(posedge I_clk) begin
    if (I_rst) begin
        S_i2s_bclk_1d <= 1'b0;
        S_i2s_bclk_2d <= 1'b0;
        S_i2s_bclk_3d <= 1'b0;
        S_i2s_lrck_1d <= 1'b0;
        S_i2s_lrck_2d <= 1'b0;
        S_i2s_lrck_3d <= 1'b0;
        S_i2s_dout_1d <= 1'b0;
        S_i2s_dout_2d <= 1'b0;
        S_i2s_dout_3d <= 1'b0;
    end else begin
        S_i2s_bclk_1d <= I_i2s_BCLK;
        S_i2s_bclk_2d <= S_i2s_bclk_1d;
        S_i2s_bclk_3d <= S_i2s_bclk_2d;
        S_i2s_lrck_1d <= I_i2s_LRCK;
        S_i2s_lrck_2d <= S_i2s_lrck_1d;
        S_i2s_lrck_3d <= S_i2s_lrck_2d;
        S_i2s_dout_1d <= I_i2s_DOUT;
        S_i2s_dout_2d <= S_i2s_dout_1d;
        S_i2s_dout_3d <= S_i2s_dout_2d;
    end
end

always @(posedge I_clk) begin
    if (I_rst)
        S_i2s_lrck_sync <= 1'b0;
    else if (S_i2s_bclk_p_edge)
        S_i2s_lrck_sync <= S_i2s_lrck_3d;
end

always @(posedge I_clk) begin
    if (I_rst) begin
        S_left_shift_data  <= 64'd0;
        S_right_shift_data <= 64'd0;
    end else if (S_i2s_bclk_p_edge) begin
        if (S_i2s_lrck_sync) begin
            S_right_shift_data <= {S_right_shift_data[62:0], S_i2s_dout_3d};
            S_left_shift_data  <= 64'd0;
        end else begin
            S_right_shift_data <= 64'd0;
            S_left_shift_data  <= {S_left_shift_data[62:0], S_i2s_dout_3d};
        end
    end
end

always @(posedge I_clk) begin
    if (I_rst) begin
        S_left_data_valid  <= 1'b0;
        S_right_data_valid <= 1'b0;
    end else begin
        S_left_data_valid  <= S_i2s_bclk_p_edge && S_i2s_lrck_p_edge;
        S_right_data_valid <= S_i2s_bclk_p_edge && S_i2s_lrck_n_edge;
    end
end

always @(posedge I_clk) begin
    if (I_rst)
        S_left_data_lock <= 64'd0;
    else if (S_left_data_valid)
        S_left_data_lock <= S_left_shift_data;
end

always @(posedge I_clk) begin
    if (I_rst) begin
        O_audio_valid      <= 1'b0;
        O_audio_left_data  <= 24'd0;
        O_audio_right_data <= 24'd0;
    end else if (S_right_data_valid) begin
        O_audio_valid      <= 1'b1;
        O_audio_left_data  <= S_left_data_lock[63:40];
        O_audio_right_data <= S_right_shift_data[63:40];
    end else begin
        O_audio_valid      <= 1'b0;
        O_audio_left_data  <= 24'd0;
        O_audio_right_data <= 24'd0;
    end
end

endmodule
