

================================================================
== Vivado HLS Report for 'Loop_unroll2_proc'
================================================================
* Date:           Wed Dec 23 13:51:46 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DES_DEC
* Solution:       q21_3
* Product family: artix7
* Target device:  xc7a35tl-cpg236-2L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.909|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  113|  113|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- unroll2  |  112|  112|         2|          -|          -|    56|    no    |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.18>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %key, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str41, i32 0, i32 0, [1 x i8]* @p_str42, [1 x i8]* @p_str43, [1 x i8]* @p_str44, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str45, [11 x i8]* @ScalarProp_str)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.18ns)   --->   "%key_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %key)" [desDecrypt.c:184]   --->   Operation 5 'read' 'key_read' <Predicate = true> <Delay = 3.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.18> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "br label %0"   --->   Operation 6 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%permuted_choice_1_0_s = phi i64 [ 0, %entry ], [ %permuted_choice_1, %1 ]"   --->   Operation 7 'phi' 'permuted_choice_1_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_i = phi i6 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 8 'phi' 'i_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.22ns)   --->   "%icmp_ln182 = icmp eq i6 %i_1_i, -8" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 9 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56) nounwind"   --->   Operation 10 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.60ns)   --->   "%i = add i6 %i_1_i, 1" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln182, label %.exit, label %1" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i6 %i_1_i to i64" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 13 'zext' 'zext_ln184' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%PC1_addr = getelementptr [56 x i6]* @PC1, i64 0, i64 %zext_ln184" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 14 'getelementptr' 'PC1_addr' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.77ns)   --->   "%PC1_load = load i6* %PC1_addr, align 1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 15 'load' 'PC1_load' <Predicate = (!icmp_ln182)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 56> <ROM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %permuted_choice_1_0_s to i63" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 16 'trunc' 'trunc_ln184_1' <Predicate = (!icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i64 %permuted_choice_1_0_s to i60" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 17 'trunc' 'trunc_ln182' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i64, i60 } undef, i64 %permuted_choice_1_0_s, 0" [desDecrypt.c:14]   --->   Operation 18 'insertvalue' 'mrv' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i64, i60 } %mrv, i60 %trunc_ln182, 1" [desDecrypt.c:14]   --->   Operation 19 'insertvalue' 'mrv_1' <Predicate = (icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret { i64, i60 } %mrv_1" [desDecrypt.c:14]   --->   Operation 20 'ret' <Predicate = (icmp_ln182)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.90>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 21 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (2.77ns)   --->   "%PC1_load = load i6* %PC1_addr, align 1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 22 'load' 'PC1_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 56> <ROM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i6 %PC1_load to i7" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 23 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.66ns)   --->   "%sub_ln184 = sub i7 -64, %zext_ln184_1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 24 'sub' 'sub_ln184' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i7 %sub_ln184 to i64" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 25 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (3.47ns)   --->   "%lshr_ln184 = lshr i64 %key_read, %zext_ln184_2" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 26 'lshr' 'lshr_ln184' <Predicate = true> <Delay = 3.47> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %lshr_ln184 to i1" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 27 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%permuted_choice_1 = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln184_1, i1 %trunc_ln184)" [desDecrypt.c:184->desDecrypt.c:14]   --->   Operation 28 'bitconcatenate' 'permuted_choice_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [desDecrypt.c:182->desDecrypt.c:14]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.19ns
The critical path consists of the following:
	fifo read on port 'key' (desDecrypt.c:184) [4]  (3.19 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', desDecrypt.c:182->desDecrypt.c:14) [8]  (0 ns)
	'getelementptr' operation ('PC1_addr', desDecrypt.c:184->desDecrypt.c:14) [16]  (0 ns)
	'load' operation ('PC1_load', desDecrypt.c:184->desDecrypt.c:14) on array 'PC1' [17]  (2.77 ns)

 <State 3>: 7.91ns
The critical path consists of the following:
	'load' operation ('PC1_load', desDecrypt.c:184->desDecrypt.c:14) on array 'PC1' [17]  (2.77 ns)
	'sub' operation ('sub_ln184', desDecrypt.c:184->desDecrypt.c:14) [19]  (1.66 ns)
	'lshr' operation ('lshr_ln184', desDecrypt.c:184->desDecrypt.c:14) [21]  (3.48 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
