

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_719_18'
================================================================
* Date:           Wed Jan  3 23:38:56 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       44|  0.190 us|  0.440 us|   19|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_719_18  |       17|       42|         2|          1|          1|  17 ~ 42|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      21|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        1|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      36|    -|
|Register         |        -|    -|      15|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        1|    0|      15|      57|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |               Memory              |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |placement_static_kernels_values_U  |Reset_Pipeline_VITIS_LOOP_719_18_placement_static_kernels_values_ROM_AUTO_1R  |        1|  0|   0|    0|   600|    6|     1|         3600|
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                              |                                                                              |        1|  0|   0|    0|   600|    6|     1|         3600|
    +-----------------------------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln720_fu_119_p2   |         +|   0|  0|  10|          10|          10|
    |i_15_fu_109_p2        |         +|   0|  0|   6|           6|           1|
    |icmp_ln719_fu_103_p2  |      icmp|   0|  0|   3|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|          23|          19|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_14    |   9|          2|    6|         12|
    |i_fu_40                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_14_reg_153             |  6|   0|    6|          0|
    |i_fu_40                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|      Reset_Pipeline_VITIS_LOOP_719_18|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|      Reset_Pipeline_VITIS_LOOP_719_18|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|      Reset_Pipeline_VITIS_LOOP_719_18|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|      Reset_Pipeline_VITIS_LOOP_719_18|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|      Reset_Pipeline_VITIS_LOOP_719_18|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|      Reset_Pipeline_VITIS_LOOP_719_18|  return value|
|DFG_NodesCount_kernels_values_load             |   in|    6|     ap_none|    DFG_NodesCount_kernels_values_load|        scalar|
|mul_ln727                                      |   in|   10|     ap_none|                             mul_ln727|        scalar|
|placement_dynamic_dict_Opt2PC_keys_address0    |  out|    7|   ap_memory|    placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_ce0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_we0         |  out|    1|   ap_memory|    placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2PC_keys_d0          |  out|    8|   ap_memory|    placement_dynamic_dict_Opt2PC_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_address0  |  out|    7|   ap_memory|  placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_ce0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_we0       |  out|    1|   ap_memory|  placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_d0        |  out|    8|   ap_memory|  placement_dynamic_dict_Opt2Tile_keys|         array|
+-----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.18>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mul_ln727_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln727"   --->   Operation 6 'read' 'mul_ln727_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%DFG_NodesCount_kernels_values_load_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %DFG_NodesCount_kernels_values_load"   --->   Operation 7 'read' 'DFG_NodesCount_kernels_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph36"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_14 = load i6 %i" [DynMap/DynMap_4HLS.cpp:719]   --->   Operation 10 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 42, i64 0"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.07ns)   --->   "%icmp_ln719 = icmp_eq  i6 %i_14, i6 %DFG_NodesCount_kernels_values_load_read" [DynMap/DynMap_4HLS.cpp:719]   --->   Operation 13 'icmp' 'icmp_ln719' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.28ns)   --->   "%i_15 = add i6 %i_14, i6 1" [DynMap/DynMap_4HLS.cpp:719]   --->   Operation 14 'add' 'i_15' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln719 = br i1 %icmp_ln719, void %.split10, void %.lr.ph31.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:719]   --->   Operation 15 'br' 'br_ln719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln720_2 = zext i6 %i_14" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 16 'zext' 'zext_ln720_2' <Predicate = (!icmp_ln719)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.41ns)   --->   "%add_ln720 = add i10 %mul_ln727_read, i10 %zext_ln720_2" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 17 'add' 'add_ln720' <Predicate = (!icmp_ln719)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln720_3 = zext i10 %add_ln720" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 18 'zext' 'zext_ln720_3' <Predicate = (!icmp_ln719)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln720_3" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 19 'getelementptr' 'placement_static_kernels_values_addr' <Predicate = (!icmp_ln719)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 20 'load' 'placement_static_kernels_values_load' <Predicate = (!icmp_ln719)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln719 = store i6 %i_15, i6 %i" [DynMap/DynMap_4HLS.cpp:719]   --->   Operation 21 'store' 'store_ln719' <Predicate = (!icmp_ln719)> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln719)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln719 = specloopname void @_ssdm_op_SpecLoopName, void @empty_50" [DynMap/DynMap_4HLS.cpp:719]   --->   Operation 22 'specloopname' 'specloopname_ln719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln720 = zext i6 %i_14" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 23 'zext' 'zext_ln720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.77ns)   --->   "%placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 24 'load' 'placement_static_kernels_values_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 600> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln720_1 = zext i6 %placement_static_kernels_values_load" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 25 'zext' 'zext_ln720_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2PC_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_keys, i64 0, i64 %zext_ln720" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 26 'getelementptr' 'placement_dynamic_dict_Opt2PC_keys_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.75ns)   --->   "%store_ln720 = store i8 %zext_ln720_1, i7 %placement_dynamic_dict_Opt2PC_keys_addr" [DynMap/DynMap_4HLS.cpp:720]   --->   Operation 27 'store' 'store_ln720' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %zext_ln720" [DynMap/DynMap_4HLS.cpp:721]   --->   Operation 28 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.75ns)   --->   "%store_ln721 = store i8 %zext_ln720_1, i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:721]   --->   Operation 29 'store' 'store_ln721' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph36"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DFG_NodesCount_kernels_values_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln727]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ placement_static_kernels_values]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2PC_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                         (alloca           ) [ 010]
mul_ln727_read                            (read             ) [ 000]
DFG_NodesCount_kernels_values_load_read   (read             ) [ 000]
store_ln0                                 (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
i_14                                      (load             ) [ 011]
specpipeline_ln0                          (specpipeline     ) [ 000]
empty                                     (speclooptripcount) [ 000]
icmp_ln719                                (icmp             ) [ 010]
i_15                                      (add              ) [ 000]
br_ln719                                  (br               ) [ 000]
zext_ln720_2                              (zext             ) [ 000]
add_ln720                                 (add              ) [ 000]
zext_ln720_3                              (zext             ) [ 000]
placement_static_kernels_values_addr      (getelementptr    ) [ 011]
store_ln719                               (store            ) [ 000]
specloopname_ln719                        (specloopname     ) [ 000]
zext_ln720                                (zext             ) [ 000]
placement_static_kernels_values_load      (load             ) [ 000]
zext_ln720_1                              (zext             ) [ 000]
placement_dynamic_dict_Opt2PC_keys_addr   (getelementptr    ) [ 000]
store_ln720                               (store            ) [ 000]
placement_dynamic_dict_Opt2Tile_keys_addr (getelementptr    ) [ 000]
store_ln721                               (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
ret_ln0                                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DFG_NodesCount_kernels_values_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DFG_NodesCount_kernels_values_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln727">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="placement_static_kernels_values">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="placement_dynamic_dict_Opt2PC_keys">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="mul_ln727_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="10" slack="0"/>
<pin id="46" dir="0" index="1" bw="10" slack="0"/>
<pin id="47" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln727_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="DFG_NodesCount_kernels_values_load_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DFG_NodesCount_kernels_values_load_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="placement_static_kernels_values_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_static_kernels_values_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_static_kernels_values_load/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="placement_dynamic_dict_Opt2PC_keys_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2PC_keys_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln720_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln720/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="placement_dynamic_dict_Opt2Tile_keys_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln721_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln721/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln0_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="6" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_14_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln719_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="6" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln719/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_15_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln720_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720_2/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln720_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="6" slack="0"/>
<pin id="122" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln720/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln720_3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln719_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln719/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln720_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln720_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720_1/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_14_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="1"/>
<pin id="155" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="161" class="1005" name="placement_static_kernels_values_addr_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="1"/>
<pin id="163" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="placement_static_kernels_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="50" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="44" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="115" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="134"><net_src comp="109" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="143"><net_src comp="63" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="149"><net_src comp="40" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="156"><net_src comp="100" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="164"><net_src comp="56" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: placement_static_kernels_values | {}
	Port: placement_dynamic_dict_Opt2PC_keys | {2 }
	Port: placement_dynamic_dict_Opt2Tile_keys | {2 }
 - Input state : 
	Port: Reset_Pipeline_VITIS_LOOP_719_18 : DFG_NodesCount_kernels_values_load | {1 }
	Port: Reset_Pipeline_VITIS_LOOP_719_18 : mul_ln727 | {1 }
	Port: Reset_Pipeline_VITIS_LOOP_719_18 : placement_static_kernels_values | {1 2 }
	Port: Reset_Pipeline_VITIS_LOOP_719_18 : placement_dynamic_dict_Opt2PC_keys | {}
	Port: Reset_Pipeline_VITIS_LOOP_719_18 : placement_dynamic_dict_Opt2Tile_keys | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_14 : 1
		icmp_ln719 : 2
		i_15 : 2
		br_ln719 : 3
		zext_ln720_2 : 2
		add_ln720 : 3
		zext_ln720_3 : 4
		placement_static_kernels_values_addr : 5
		placement_static_kernels_values_load : 6
		store_ln719 : 3
	State 2
		zext_ln720_1 : 1
		placement_dynamic_dict_Opt2PC_keys_addr : 1
		store_ln720 : 2
		placement_dynamic_dict_Opt2Tile_keys_addr : 1
		store_ln721 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|
|    add   |                     i_15_fu_109                    |    0    |    6    |
|          |                  add_ln720_fu_119                  |    0    |    10   |
|----------|----------------------------------------------------|---------|---------|
|   icmp   |                  icmp_ln719_fu_103                 |    0    |    3    |
|----------|----------------------------------------------------|---------|---------|
|   read   |              mul_ln727_read_read_fu_44             |    0    |    0    |
|          | DFG_NodesCount_kernels_values_load_read_read_fu_50 |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|          |                 zext_ln720_2_fu_115                |    0    |    0    |
|   zext   |                 zext_ln720_3_fu_125                |    0    |    0    |
|          |                  zext_ln720_fu_135                 |    0    |    0    |
|          |                 zext_ln720_1_fu_140                |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|
|   Total  |                                                    |    0    |    19   |
|----------|----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|                i_14_reg_153                |    6   |
|                  i_reg_146                 |    6   |
|placement_static_kernels_values_addr_reg_161|   10   |
+--------------------------------------------+--------+
|                    Total                   |   22   |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   19   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   22   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   22   |   28   |
+-----------+--------+--------+--------+
