May 17 10:35:49.652 VTTY: Console port: waiting connection on tcp port 5004 for protocol IPv4 (FD 10)
May 17 10:35:49.719 CONSOLE: console managed by I/O board
May 17 10:35:49.990 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6239b700,JIT on)
May 17 10:35:49.990 CPU0: CPU_STATE: Starting CPU (old state=2)...
May 17 10:35:50.067 ROM: Microcode has started.
May 17 10:35:50.070 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 10:35:50.072 CPU0: IO_FPGA: read from addr 0x3a0, pc=0xffffffff81e7bea8 (size=2)
May 17 10:35:50.090 ROM: unhandled syscall 0x00000032 at pc=0x62393854 (a1=0x00000019,a2=0x64700000,a3=0x64d00e88)
May 17 10:35:50.090 CPU0: IO_FPGA: read from addr 0x224, pc=0x61e7d27c (size=1)
May 17 10:35:50.282 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 10:35:50.284 ROM: trying to read bootvar 'RANDOM_NUM'
May 17 10:35:50.306 CPU0: IO_FPGA: write to addr 0x398, value=0x2000000, pc=0x61e7d7bc (size=4)
May 17 10:35:50.306 CPU0: IO_FPGA: write to addr 0x398, value=0x0, pc=0x61e7d83c (size=4)
May 17 10:35:50.306 CPU0: MP_FPGA: reading 0x78 at pc=0x61e7d844
May 17 10:35:50.306 CPU0: MP_FPGA: writing reg 0x78 at pc=0x61e7d858 (data=0xff)
May 17 10:35:50.306 CPU0: MP_FPGA: writing reg 0x70 at pc=0x61ec1a30 (data=0x7e)
May 17 10:35:50.307 CPU0: PCI: read request for device 'gt64120' at pc=0x61ea30b0: bus=0,device=0,function=0,reg=0x00
May 17 10:35:50.307 CPU0: PCI: read request for device 'gt64120' at pc=0x61ea30b4: bus=0,device=0,function=0,reg=0x00
May 17 10:35:50.307 CPU0: PCI: read request for device 'gt64120' at pc=0x61ea2e44: bus=0,device=0,function=0,reg=0x08
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x10
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x10
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x90
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000000) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x90
May 17 10:35:50.307 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x14
May 17 10:35:50.307 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x14
May 17 10:35:50.307 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x94
May 17 10:35:50.307 CPU0: PCI: write request (data=0x10000000) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x94
May 17 10:35:50.307 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x20
May 17 10:35:50.307 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x20
May 17 10:35:50.307 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0xa0
May 17 10:35:50.307 CPU0: PCI: write request (data=0x14000000) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0xa0
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x04
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x04
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x84
May 17 10:35:50.307 CPU0: PCI: write request (data=0x00000146) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x84
May 17 10:35:50.307 CPU0: PCI: write request (data=0x0000000f) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x0c
May 17 10:35:50.307 CPU0: PCI: write request (data=0x0000000f) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x0c
May 17 10:35:50.307 CPU0: PCI: write request (data=0x0000000f) for device 'gt64120' at pc=0x61ea2fb0: bus=0,device=0,function=0,reg=0x8c
May 17 10:35:50.307 CPU0: PCI: write request (data=0x0000000f) for device 'gt64120' at pc=0x61ea2fb4: bus=0,device=0,function=0,reg=0x8c
May 17 10:35:50.307 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x61ea2fb0 (bus=0,device=0,function=1,reg=0x10).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x61ea2fb4 (bus=0,device=0,function=1,reg=0x10).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x61ea2fb0 (bus=0,device=0,function=1,reg=0x90).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x61ea2fb4 (bus=0,device=0,function=1,reg=0x90).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x61ea2fb0 (bus=0,device=0,function=1,reg=0x14).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x61ea2fb4 (bus=0,device=0,function=1,reg=0x14).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x61ea2fb0 (bus=0,device=0,function=1,reg=0x94).
May 17 10:35:50.307 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x61ea2fb4 (bus=0,device=0,function=1,reg=0x94).
May 17 10:35:50.307 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x61ea2fb0 (bus=0,device=0,function=1,reg=0x1c).
May 17 10:35:50.307 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x61ea2fb4 (bus=0,device=0,function=1,reg=0x1c).
May 17 10:35:50.307 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x61ea2fb0 (bus=0,device=0,function=1,reg=0x9c).
May 17 10:35:50.307 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x61ea2fb4 (bus=0,device=0,function=1,reg=0x9c).
May 17 10:35:50.309 CPU0: PCI: read request for device 'dec21050' at pc=0x61ea30b0: bus=0,device=1,function=0,reg=0x00
May 17 10:35:50.309 CPU0: PCI: read request for device 'dec21050' at pc=0x61ea30b4: bus=0,device=1,function=0,reg=0x00
May 17 10:35:50.309 CPU0: PCI: read request for device 'dec21050' at pc=0x61ea30b0: bus=0,device=1,function=0,reg=0x40
May 17 10:35:50.309 CPU0: PCI: read request for device 'dec21050' at pc=0x61ea30b4: bus=0,device=1,function=0,reg=0x40
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00000147) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x04
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00000147) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x04
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00002e10) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x0c
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00002e10) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x0c
May 17 10:35:50.309 CPU0: PCI: write request (data=0x18020100) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x18
May 17 10:35:50.309 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
May 17 10:35:50.309 CPU0: PCI: write request (data=0x18020100) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x18
May 17 10:35:50.309 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
May 17 10:35:50.309 CPU0: PCI: write request (data=0xffff3f00) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x1c
May 17 10:35:50.309 CPU0: PCI: write request (data=0xffff3f00) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x1c
May 17 10:35:50.309 CPU0: PCI: write request (data=0x48704000) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x20
May 17 10:35:50.309 CPU0: PCI: write request (data=0x48704000) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x20
May 17 10:35:50.309 CPU0: PCI: write request (data=0x0000ff00) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x24
May 17 10:35:50.309 CPU0: PCI: write request (data=0x0000ff00) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x24
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00030000) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x3c
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00030000) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x3c
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00100000) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x40
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00100000) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x40
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00009020) for device 'dec21050' at pc=0x61ea2f6c: bus=0,device=1,function=0,reg=0x44
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00009020) for device 'dec21050' at pc=0x61ea2f78: bus=0,device=1,function=0,reg=0x44
May 17 10:35:50.309 CPU0: PCI: read request for device 'clpd6729' at pc=0x61ea30b0: bus=2,device=16,function=0,reg=0x00
May 17 10:35:50.309 CPU0: PCI: read request for device 'clpd6729' at pc=0x61ea30b4: bus=2,device=16,function=0,reg=0x00
May 17 10:35:50.309 CPU0: PCI: write request (data=0x000001c3) for device 'clpd6729' at pc=0x61ea2f6c: bus=2,device=16,function=0,reg=0x04
May 17 10:35:50.309 CPU0: PCI: write request (data=0x000001c3) for device 'clpd6729' at pc=0x61ea2f78: bus=2,device=16,function=0,reg=0x04
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00000400) for device 'clpd6729' at pc=0x61ea2f6c: bus=2,device=16,function=0,reg=0x10
May 17 10:35:50.309 CPU0: PCI: write request (data=0x00000400) for device 'clpd6729' at pc=0x61ea2f78: bus=2,device=16,function=0,reg=0x10
May 17 10:35:51.032 ROM: trying to read bootvar 'BOOT'
May 17 10:35:51.032 ROM: trying to read bootvar 'CONFIG_FILE'
May 17 10:35:51.032 ROM: trying to read bootvar 'BOOTLDR'
May 17 10:35:51.032 ROM: trying to read bootvar 'RSHELF'
May 17 10:35:51.032 ROM: trying to read bootvar 'DSHELF'
May 17 10:35:51.032 ROM: trying to read bootvar 'DSHELFINFO'
May 17 10:35:51.032 ROM: trying to read bootvar 'RESET_COUNTER'
May 17 10:35:51.032 ROM: trying to read bootvar 'CHRG_LOCRECSN'
May 17 10:35:51.032 ROM: trying to read bootvar 'CHRG_ID'
May 17 10:35:51.032 ROM: trying to read bootvar 'SLOTCACHE'
May 17 10:35:51.032 ROM: trying to read bootvar 'DIAG'
May 17 10:35:51.032 ROM: unhandled syscall 0x00000087 at pc=0x62393854 (a1=0x63566320,a2=0x64836250,a3=0x00000401)
May 17 10:35:52.067 ROM: unhandled syscall 0x0000007c at pc=0x62393854 (a1=0x631ce994,a2=0x00000000,a3=0x613a4c70)
May 17 10:35:52.068 ROM: unhandled syscall 0x0000007c at pc=0x62393854 (a1=0x613ebc50,a2=0x64d4623c,a3=0x00000000)
May 17 10:35:52.068 CPU0: PCI: read request for device 'gt64120' at pc=0x61ec7620: bus=0,device=0,function=0,reg=0x08
May 17 10:35:52.068 CPU0: CLPD6729: ext reg index 0x03 at pc=0x61ece78c
May 17 10:35:52.068 CPU0: CLPD6729: ext reg index 0x03 at pc=0x61ece78c
May 17 10:35:52.071 CPU0: CLPD6729: ext reg index 0x09 at pc=0x61ece78c
May 17 10:35:52.071 CPU0: CLPD6729: ext reg index 0x09 at pc=0x61ece78c
May 17 10:35:52.071 CPU0: CLPD6729: ext reg index 0x05 at pc=0x61ece78c
May 17 10:35:52.071 CPU0: CLPD6729: ext reg index 0x05 at pc=0x61ece78c
May 17 10:35:52.087 ROM: trying to read bootvar 'PRST_VBL_DEBUG'
May 17 10:35:52.088 ROM: trying to read bootvar 'PRST_IFS_PRFX'
May 17 10:35:52.088 ROM: trying to read bootvar 'PRST_VBL_NUKE'
May 17 10:35:52.137 ROM: trying to read bootvar 'BSI'
May 17 10:35:52.137 ROM: trying to set bootvar 'BSI=0'
May 17 10:35:52.145 Calendar: reset
May 17 10:35:52.166 CPU0: JIT: partial JIT flush (count=761)
May 17 10:35:52.199 ROM: trying to read bootvar 'CONFIG_FILE'
May 17 10:35:52.201 ROM: trying to read bootvar 'BOOTLDR'
May 17 10:35:52.334 CPU0: MP_FPGA: writing reg 0x70 at pc=0x61ec56b8 (data=0x2)
May 17 10:35:52.465 CPU0: MP_FPGA: writing reg 0x70 at pc=0x61ec56b8 (data=0x4)
May 17 10:35:52.581 CPU0: MP_FPGA: writing reg 0x70 at pc=0x61ec56b8 (data=0x8)
May 17 10:35:52.728 CPU0: MP_FPGA: writing reg 0x70 at pc=0x61ec56b8 (data=0x10)
May 17 10:35:52.965 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.965 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.965 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=7,function=0,reg=0x08
May 17 10:35:52.965 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=7,function=0,reg=0x08
May 17 10:35:52.965 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.965 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x0c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x0c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x18050504) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x18
May 17 10:35:52.966 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
May 17 10:35:52.966 CPU0: PCI: write request (data=0x18050504) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x18
May 17 10:35:52.966 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
May 17 10:35:52.966 CPU0: PCI: write request (data=0x02805f40) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x1c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x02805f40) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x1c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x48f04880) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x20
May 17 10:35:52.966 CPU0: PCI: write request (data=0x48f04880) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x20
May 17 10:35:52.966 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x24
May 17 10:35:52.966 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x24
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x30
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x30
May 17 10:35:52.966 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x3c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x3c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x64
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x64
May 17 10:35:52.966 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x68
May 17 10:35:52.966 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x68
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=7,function=0,reg=0x08
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=7,function=0,reg=0x08
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=7,function=0,reg=0x00
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x0c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x0c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x180b0b0a) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x18
May 17 10:35:52.966 PCI: PCI bridge 0,7,0 -> pri: 10, sec: 11, sub: 11
May 17 10:35:52.966 CPU0: PCI: write request (data=0x180b0b0a) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x18
May 17 10:35:52.966 PCI: PCI bridge 0,7,0 -> pri: 10, sec: 11, sub: 11
May 17 10:35:52.966 CPU0: PCI: write request (data=0x0280bfa0) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x1c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x0280bfa0) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x1c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x20
May 17 10:35:52.966 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x20
May 17 10:35:52.966 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x24
May 17 10:35:52.966 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x24
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00200020) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x30
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00200020) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x30
May 17 10:35:52.966 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x3c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x3c
May 17 10:35:52.966 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x40
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x64
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x64
May 17 10:35:52.966 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x68
May 17 10:35:52.966 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x68
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.966 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=7,function=0,reg=0x04
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=8,function=0,reg=0x08
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=8,function=0,reg=0x08
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b0: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.969 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30b4: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.969 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.969 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x0c
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x0c
May 17 10:35:52.969 CPU0: PCI: write request (data=0x18060604) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x18
May 17 10:35:52.969 PCI: PCI bridge 0,8,0 -> pri: 04, sec: 06, sub: 06
May 17 10:35:52.969 CPU0: PCI: write request (data=0x18060604) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x18
May 17 10:35:52.969 PCI: PCI bridge 0,8,0 -> pri: 04, sec: 06, sub: 06
May 17 10:35:52.969 CPU0: PCI: write request (data=0x02807f60) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x1c
May 17 10:35:52.969 CPU0: PCI: write request (data=0x02807f60) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x1c
May 17 10:35:52.969 CPU0: PCI: write request (data=0x49704900) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x20
May 17 10:35:52.969 CPU0: PCI: write request (data=0x49704900) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x20
May 17 10:35:52.969 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x24
May 17 10:35:52.969 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x24
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x30
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x30
May 17 10:35:52.969 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x3c
May 17 10:35:52.969 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x3c
May 17 10:35:52.969 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.969 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x64
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x64
May 17 10:35:52.969 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x68
May 17 10:35:52.969 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x68
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f6c: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.969 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f78: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=8,function=0,reg=0x08
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=8,function=0,reg=0x08
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=8,function=0,reg=0x00
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c0: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.970 CPU0: PCI: read request for device 'dec21150' at pc=0x61ea30c4: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.970 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.970 CPU0: PCI: write request (data=0xffff0000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x0c
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00002e10) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x0c
May 17 10:35:52.970 CPU0: PCI: write request (data=0x180c0c0a) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x18
May 17 10:35:52.970 PCI: PCI bridge 0,8,0 -> pri: 10, sec: 12, sub: 12
May 17 10:35:52.970 CPU0: PCI: write request (data=0x180c0c0a) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x18
May 17 10:35:52.970 PCI: PCI bridge 0,8,0 -> pri: 10, sec: 12, sub: 12
May 17 10:35:52.970 CPU0: PCI: write request (data=0x0280dfc0) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x1c
May 17 10:35:52.970 CPU0: PCI: write request (data=0x0280dfc0) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x1c
May 17 10:35:52.970 CPU0: PCI: write request (data=0x4df04d80) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x20
May 17 10:35:52.970 CPU0: PCI: write request (data=0x4df04d80) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x20
May 17 10:35:52.970 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x24
May 17 10:35:52.970 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x24
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00200020) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x30
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00200020) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x30
May 17 10:35:52.970 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x3c
May 17 10:35:52.970 CPU0: PCI: write request (data=0x03030000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x3c
May 17 10:35:52.970 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.970 CPU0: PCI: write request (data=0x02000000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x40
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x64
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00000000) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x64
May 17 10:35:52.970 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x68
May 17 10:35:52.970 CPU0: PCI: write request (data=0x000001ff) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x68
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f90: bus=0,device=8,function=0,reg=0x04
May 17 10:35:52.970 CPU0: PCI: write request (data=0x00000147) for device 'dec21150' at pc=0x61ea2f9c: bus=0,device=8,function=0,reg=0x04
May 17 10:35:53.091 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b0: bus=1,device=0,function=0,reg=0x00
May 17 10:35:53.091 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b4: bus=1,device=0,function=0,reg=0x00
May 17 10:35:53.091 CPU0: PCI: write request (data=0x00000006) for device 'C7200-IO-FE(0)' at pc=0x61ea2f6c: bus=1,device=0,function=0,reg=0x04
May 17 10:35:53.091 CPU0: PCI: write request (data=0x00000006) for device 'C7200-IO-FE(0)' at pc=0x61ea2f78: bus=1,device=0,function=0,reg=0x04
May 17 10:35:53.091 CPU0: PCI: write request (data=0x480c0000) for device 'C7200-IO-FE(0)' at pc=0x61ea2f6c: bus=1,device=0,function=0,reg=0x14
May 17 10:35:53.091 C7200-IO-FE(0): registers are mapped at 0x480c0000
May 17 10:35:53.091 CPU0: PCI: write request (data=0x480c0000) for device 'C7200-IO-FE(0)' at pc=0x61ea2f78: bus=1,device=0,function=0,reg=0x14
May 17 10:35:53.091 C7200-IO-FE(0): registers are mapped at 0x480c0000
May 17 10:35:53.091 CPU0: PCI: write request (data=0x0000ff00) for device 'C7200-IO-FE(0)' at pc=0x61ea2f6c: bus=1,device=0,function=0,reg=0x0c
May 17 10:35:53.091 CPU0: PCI: write request (data=0x0000ff00) for device 'C7200-IO-FE(0)' at pc=0x61ea2f78: bus=1,device=0,function=0,reg=0x0c
May 17 10:35:53.105 CPU0: PCI: read request for device 'gt64120' at pc=0x61ea30b0: bus=0,device=0,function=0,reg=0x08
May 17 10:35:53.105 CPU0: PCI: read request for device 'gt64120' at pc=0x61ea30b4: bus=0,device=0,function=0,reg=0x08
May 17 10:35:53.106 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b0: bus=1,device=0,function=0,reg=0x08
May 17 10:35:53.106 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b4: bus=1,device=0,function=0,reg=0x08
May 17 10:35:53.109 CPU0: PCI: read request for device 'PA-GE(1)' at pc=0x61ea30b0: bus=5,device=0,function=0,reg=0x00
May 17 10:35:53.109 CPU0: PCI: read request for device 'PA-GE(1)' at pc=0x61ea30b4: bus=5,device=0,function=0,reg=0x00
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(1)' at pc=0x61ea2f6c: bus=5,device=0,function=0,reg=0x04
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(1)' at pc=0x61ea2f78: bus=5,device=0,function=0,reg=0x04
May 17 10:35:53.109 CPU0: PCI: write request (data=0x48800000) for device 'PA-GE(1)' at pc=0x61ea2f6c: bus=5,device=0,function=0,reg=0x10
May 17 10:35:53.109 PA-GE(1): registers are mapped at 0x48800000
May 17 10:35:53.109 CPU0: PCI: write request (data=0x48800000) for device 'PA-GE(1)' at pc=0x61ea2f78: bus=5,device=0,function=0,reg=0x10
May 17 10:35:53.109 PA-GE(1): registers are mapped at 0x48800000
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(1)' at pc=0x61ea2f6c: bus=5,device=0,function=0,reg=0x14
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(1)' at pc=0x61ea2f78: bus=5,device=0,function=0,reg=0x14
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(1)' at pc=0x61ea2f6c: bus=5,device=0,function=0,reg=0x0c
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(1)' at pc=0x61ea2f78: bus=5,device=0,function=0,reg=0x0c
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(1)' at pc=0x61ea2f6c: bus=5,device=0,function=0,reg=0x40
May 17 10:35:53.109 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(1)' at pc=0x61ea2f78: bus=5,device=0,function=0,reg=0x40
May 17 10:35:53.111 CPU0: PCI: read request for device 'PA-GE(1)' at pc=0x61ea30b0: bus=5,device=0,function=0,reg=0x00
May 17 10:35:53.111 CPU0: PCI: read request for device 'PA-GE(1)' at pc=0x61ea30b4: bus=5,device=0,function=0,reg=0x00
May 17 10:35:53.111 CPU0: PCI: read request for device 'PA-GE(1)' at pc=0x61ea30b0: bus=5,device=0,function=0,reg=0x08
May 17 10:35:53.111 CPU0: PCI: read request for device 'PA-GE(1)' at pc=0x61ea30b4: bus=5,device=0,function=0,reg=0x08
May 17 10:35:53.126 CPU0: PCI: read request for device 'PA-GE(2)' at pc=0x61ea30c0: bus=11,device=0,function=0,reg=0x00
May 17 10:35:53.126 CPU0: PCI: read request for device 'PA-GE(2)' at pc=0x61ea30c4: bus=11,device=0,function=0,reg=0x00
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(2)' at pc=0x61ea2f90: bus=11,device=0,function=0,reg=0x04
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(2)' at pc=0x61ea2f9c: bus=11,device=0,function=0,reg=0x04
May 17 10:35:53.126 CPU0: PCI: write request (data=0x4d000000) for device 'PA-GE(2)' at pc=0x61ea2f90: bus=11,device=0,function=0,reg=0x10
May 17 10:35:53.126 PA-GE(2): registers are mapped at 0x4d000000
May 17 10:35:53.126 CPU0: PCI: write request (data=0x4d000000) for device 'PA-GE(2)' at pc=0x61ea2f9c: bus=11,device=0,function=0,reg=0x10
May 17 10:35:53.126 PA-GE(2): registers are mapped at 0x4d000000
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(2)' at pc=0x61ea2f90: bus=11,device=0,function=0,reg=0x14
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(2)' at pc=0x61ea2f9c: bus=11,device=0,function=0,reg=0x14
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(2)' at pc=0x61ea2f90: bus=11,device=0,function=0,reg=0x0c
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(2)' at pc=0x61ea2f9c: bus=11,device=0,function=0,reg=0x0c
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(2)' at pc=0x61ea2f90: bus=11,device=0,function=0,reg=0x40
May 17 10:35:53.126 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(2)' at pc=0x61ea2f9c: bus=11,device=0,function=0,reg=0x40
May 17 10:35:53.127 CPU0: PCI: read request for device 'PA-GE(2)' at pc=0x61ea30c0: bus=11,device=0,function=0,reg=0x00
May 17 10:35:53.127 CPU0: PCI: read request for device 'PA-GE(2)' at pc=0x61ea30c4: bus=11,device=0,function=0,reg=0x00
May 17 10:35:53.127 CPU0: PCI: read request for device 'PA-GE(2)' at pc=0x61ea30c0: bus=11,device=0,function=0,reg=0x08
May 17 10:35:53.127 CPU0: PCI: read request for device 'PA-GE(2)' at pc=0x61ea30c4: bus=11,device=0,function=0,reg=0x08
May 17 10:35:53.137 CPU0: PCI: read request for device 'PA-GE(3)' at pc=0x61ea30b0: bus=6,device=0,function=0,reg=0x00
May 17 10:35:53.137 CPU0: PCI: read request for device 'PA-GE(3)' at pc=0x61ea30b4: bus=6,device=0,function=0,reg=0x00
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(3)' at pc=0x61ea2f6c: bus=6,device=0,function=0,reg=0x04
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(3)' at pc=0x61ea2f78: bus=6,device=0,function=0,reg=0x04
May 17 10:35:53.137 CPU0: PCI: write request (data=0x49000000) for device 'PA-GE(3)' at pc=0x61ea2f6c: bus=6,device=0,function=0,reg=0x10
May 17 10:35:53.137 PA-GE(3): registers are mapped at 0x49000000
May 17 10:35:53.137 CPU0: PCI: write request (data=0x49000000) for device 'PA-GE(3)' at pc=0x61ea2f78: bus=6,device=0,function=0,reg=0x10
May 17 10:35:53.137 PA-GE(3): registers are mapped at 0x49000000
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(3)' at pc=0x61ea2f6c: bus=6,device=0,function=0,reg=0x14
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(3)' at pc=0x61ea2f78: bus=6,device=0,function=0,reg=0x14
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(3)' at pc=0x61ea2f6c: bus=6,device=0,function=0,reg=0x0c
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(3)' at pc=0x61ea2f78: bus=6,device=0,function=0,reg=0x0c
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(3)' at pc=0x61ea2f6c: bus=6,device=0,function=0,reg=0x40
May 17 10:35:53.137 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(3)' at pc=0x61ea2f78: bus=6,device=0,function=0,reg=0x40
May 17 10:35:53.138 CPU0: PCI: read request for device 'PA-GE(3)' at pc=0x61ea30b0: bus=6,device=0,function=0,reg=0x00
May 17 10:35:53.138 CPU0: PCI: read request for device 'PA-GE(3)' at pc=0x61ea30b4: bus=6,device=0,function=0,reg=0x00
May 17 10:35:53.138 CPU0: PCI: read request for device 'PA-GE(3)' at pc=0x61ea30b0: bus=6,device=0,function=0,reg=0x08
May 17 10:35:53.138 CPU0: PCI: read request for device 'PA-GE(3)' at pc=0x61ea30b4: bus=6,device=0,function=0,reg=0x08
May 17 10:35:53.147 CPU0: PCI: read request for device 'PA-GE(4)' at pc=0x61ea30c0: bus=12,device=0,function=0,reg=0x00
May 17 10:35:53.148 CPU0: PCI: read request for device 'PA-GE(4)' at pc=0x61ea30c4: bus=12,device=0,function=0,reg=0x00
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(4)' at pc=0x61ea2f90: bus=12,device=0,function=0,reg=0x04
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00000116) for device 'PA-GE(4)' at pc=0x61ea2f9c: bus=12,device=0,function=0,reg=0x04
May 17 10:35:53.148 CPU0: PCI: write request (data=0x4d800000) for device 'PA-GE(4)' at pc=0x61ea2f90: bus=12,device=0,function=0,reg=0x10
May 17 10:35:53.148 PA-GE(4): registers are mapped at 0x4d800000
May 17 10:35:53.148 CPU0: PCI: write request (data=0x4d800000) for device 'PA-GE(4)' at pc=0x61ea2f9c: bus=12,device=0,function=0,reg=0x10
May 17 10:35:53.148 PA-GE(4): registers are mapped at 0x4d800000
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(4)' at pc=0x61ea2f90: bus=12,device=0,function=0,reg=0x14
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00000000) for device 'PA-GE(4)' at pc=0x61ea2f9c: bus=12,device=0,function=0,reg=0x14
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(4)' at pc=0x61ea2f90: bus=12,device=0,function=0,reg=0x0c
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00005f10) for device 'PA-GE(4)' at pc=0x61ea2f9c: bus=12,device=0,function=0,reg=0x0c
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(4)' at pc=0x61ea2f90: bus=12,device=0,function=0,reg=0x40
May 17 10:35:53.148 CPU0: PCI: write request (data=0x00008080) for device 'PA-GE(4)' at pc=0x61ea2f9c: bus=12,device=0,function=0,reg=0x40
May 17 10:35:53.148 CPU0: PCI: read request for device 'PA-GE(4)' at pc=0x61ea30c0: bus=12,device=0,function=0,reg=0x00
May 17 10:35:53.148 CPU0: PCI: read request for device 'PA-GE(4)' at pc=0x61ea30c4: bus=12,device=0,function=0,reg=0x00
May 17 10:35:53.148 CPU0: PCI: read request for device 'PA-GE(4)' at pc=0x61ea30c0: bus=12,device=0,function=0,reg=0x08
May 17 10:35:53.148 CPU0: PCI: read request for device 'PA-GE(4)' at pc=0x61ea30c4: bus=12,device=0,function=0,reg=0x08
May 17 10:35:53.165 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b0: bus=1,device=0,function=0,reg=0x08
May 17 10:35:53.165 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b4: bus=1,device=0,function=0,reg=0x08
May 17 10:35:53.290 CPU0: JIT: flushing data structures (compiled pages=917)
May 17 10:35:53.396 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b0: bus=1,device=0,function=0,reg=0x08
May 17 10:35:53.396 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b4: bus=1,device=0,function=0,reg=0x08
May 17 10:35:53.620 CPU0: JIT: partial JIT flush (count=772)
May 17 10:35:53.687 ROM: trying to read bootvar 'TPM_DEBUG'
May 17 10:35:53.816 CPU0: JIT: flushing data structures (compiled pages=931)
May 17 10:35:54.217 CPU0: JIT: partial JIT flush (count=746)
May 17 10:35:54.548 ROM: unhandled syscall 0x0000001a at pc=0x62393854 (a1=0x00000000,a2=0x6497a468,a3=0x00000000)
May 17 10:35:54.548 ROM: unhandled syscall 0x00000009 at pc=0x62393854 (a1=0x00000000,a2=0x6497a468,a3=0xffffffff)
May 17 10:35:54.582 CPU0: JIT: flushing data structures (compiled pages=927)
May 17 10:35:54.816 ROM: trying to read bootvar 'BSI'
May 17 10:35:54.816 ROM: trying to set bootvar 'BSI=0'
May 17 10:35:54.817 ROM: trying to set bootvar 'BSI=0'
May 17 10:35:55.005 CPU0: JIT: partial JIT flush (count=739)
May 17 10:35:55.166 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b0: bus=1,device=0,function=0,reg=0x08
May 17 10:35:55.166 CPU0: PCI: read request for device 'C7200-IO-FE(0)' at pc=0x61ea30b4: bus=1,device=0,function=0,reg=0x08
May 17 10:35:55.188 CPU0: JIT: flushing data structures (compiled pages=936)
May 17 10:35:55.422 CPU0: JIT: partial JIT flush (count=749)
May 17 10:35:55.876 CPU0: JIT: flushing data structures (compiled pages=1044)
May 17 10:35:55.910 ROM: trying to set bootvar 'BSI=0'
May 17 10:35:55.911 ROM: trying to read bootvar 'RET_2_RCALTS'
May 17 10:35:55.911 ROM: trying to set bootvar 'RET_2_RCALTS='
May 17 10:35:56.002 ROM: trying to read bootvar 'RANDOM_NUM'
May 17 10:35:56.944 CPU0: JIT: partial JIT flush (count=706)
May 17 10:36:06.636 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 10:36:12.750 ROM: unhandled syscall 0x00000047 at pc=0x62393854 (a1=0x00000001,a2=0x61eb8010,a3=0x00000000)
May 17 10:36:12.801 CPU0: JIT: flushing data structures (compiled pages=1103)
May 17 10:36:12.851 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 10:36:12.852 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 10:36:13.016 CPU0: JIT: partial JIT flush (count=755)
May 17 10:37:18.105 CPU0: JIT: flushing data structures (compiled pages=1107)
May 17 10:37:59.242 CPU0: JIT: partial JIT flush (count=743)
May 17 10:38:49.588 ROM: trying to set bootvar 'RANDOM_NUM=544832078'
May 17 10:53:23.804 CPU0: JIT: flushing data structures (compiled pages=1135)
May 17 10:54:07.909 CPU0: JIT: partial JIT flush (count=741)
May 17 10:54:07.939 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 10:54:07.941 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 10:54:08.052 CPU0: JIT: flushing data structures (compiled pages=1137)
May 17 10:54:08.281 CPU0: JIT: partial JIT flush (count=756)
May 17 11:06:05.038 CPU0: JIT: flushing data structures (compiled pages=1151)
May 17 11:08:52.459 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 11:08:52.459 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
May 17 11:08:52.464 CPU0: JIT: partial JIT flush (count=640)
May 17 11:08:52.546 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 11:08:52.547 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 11:08:52.590 CPU0: JIT: flushing data structures (compiled pages=1183)
May 17 11:08:52.845 CPU0: JIT: partial JIT flush (count=744)
May 17 11:09:54.031 CPU0: JIT: flushing data structures (compiled pages=1233)
May 17 11:12:01.682 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 11:36:25.059 CPU0: JIT: partial JIT flush (count=452)
May 17 11:38:35.607 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 11:38:38.600 CPU0: JIT: flushing data structures (compiled pages=2231)
May 17 11:42:55.719 CPU0: JIT: partial JIT flush (count=540)
May 17 11:44:06.324 CPU0: JIT: flushing data structures (compiled pages=2316)
May 17 11:46:15.604 CPU0: JIT: partial JIT flush (count=603)
May 17 11:49:49.729 CPU0: JIT: flushing data structures (compiled pages=2472)
May 17 11:49:54.256 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 11:49:54.280 CPU0: JIT: partial JIT flush (count=736)
May 17 11:49:54.345 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 11:49:54.346 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 11:49:54.420 CPU0: JIT: flushing data structures (compiled pages=2479)
May 17 11:49:54.640 CPU0: JIT: partial JIT flush (count=745)
May 17 11:50:04.276 CPU0: JIT: flushing data structures (compiled pages=2514)
May 17 11:50:08.102 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 11:50:08.146 CPU0: JIT: partial JIT flush (count=754)
May 17 11:50:08.186 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 11:50:08.187 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 11:50:08.288 CPU0: JIT: flushing data structures (compiled pages=2525)
May 17 11:50:08.496 CPU0: JIT: partial JIT flush (count=744)
May 17 11:51:25.387 CPU0: JIT: flushing data structures (compiled pages=2557)
May 17 11:51:48.272 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 11:51:48.320 CPU0: JIT: partial JIT flush (count=727)
May 17 11:51:48.355 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 11:51:48.356 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 11:51:48.457 CPU0: JIT: flushing data structures (compiled pages=2561)
May 17 11:51:48.715 CPU0: JIT: partial JIT flush (count=749)
May 17 11:52:03.297 CPU0: JIT: flushing data structures (compiled pages=2591)
May 17 11:56:56.114 CPU0: JIT: partial JIT flush (count=533)
May 17 11:56:56.116 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 11:56:56.202 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 11:56:56.202 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 11:56:56.222 CPU0: JIT: flushing data structures (compiled pages=2602)
May 17 11:56:56.417 CPU0: JIT: partial JIT flush (count=762)
May 17 11:56:56.578 CPU0: JIT: flushing data structures (compiled pages=2614)
May 17 11:57:27.230 CPU0: JIT: partial JIT flush (count=680)
May 17 12:00:16.504 CPU0: JIT: flushing data structures (compiled pages=2632)
May 17 12:00:16.515 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 12:00:16.612 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 12:00:16.612 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 12:00:16.669 CPU0: JIT: partial JIT flush (count=798)
May 17 12:00:16.874 CPU0: JIT: flushing data structures (compiled pages=2661)
May 17 12:00:19.268 CPU0: JIT: partial JIT flush (count=770)
May 17 12:01:31.204 CPU0: JIT: flushing data structures (compiled pages=2697)
May 17 12:02:58.022 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 12:03:50.610 CPU0: JIT: partial JIT flush (count=575)
May 17 12:03:55.808 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 12:03:55.882 CPU0: JIT: flushing data structures (compiled pages=2726)
May 17 12:03:55.897 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 12:03:55.899 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 12:03:56.047 CPU0: JIT: partial JIT flush (count=786)
May 17 12:03:56.240 CPU0: JIT: flushing data structures (compiled pages=2741)
May 17 12:04:00.452 CPU0: JIT: partial JIT flush (count=759)
May 17 12:05:28.571 CPU0: JIT: flushing data structures (compiled pages=2881)
May 17 12:10:05.594 CPU0: JIT: partial JIT flush (count=420)
May 17 13:48:43.414 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 13:49:07.579 CPU0: JIT: flushing data structures (compiled pages=7934)
May 17 13:49:26.440 CPU0: JIT: partial JIT flush (count=715)
May 17 13:49:40.094 CPU0: JIT: flushing data structures (compiled pages=7973)
May 17 13:50:05.083 CPU0: JIT: partial JIT flush (count=709)
May 17 13:50:14.325 CPU0: JIT: flushing data structures (compiled pages=8033)
May 17 13:50:53.006 CPU0: JIT: partial JIT flush (count=692)
May 17 13:52:46.790 CPU0: JIT: flushing data structures (compiled pages=8191)
May 17 13:53:36.188 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 13:53:36.219 CPU0: JIT: partial JIT flush (count=649)
May 17 13:53:36.266 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 13:53:36.282 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 13:53:36.344 CPU0: JIT: flushing data structures (compiled pages=8268)
May 17 13:53:36.547 CPU0: JIT: partial JIT flush (count=745)
May 17 13:53:36.776 CPU0: JIT: flushing data structures (compiled pages=8312)
May 17 13:54:34.638 CPU0: JIT: partial JIT flush (count=594)
May 17 13:54:34.654 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 13:54:34.732 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 13:54:34.732 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 13:54:34.747 CPU0: JIT: flushing data structures (compiled pages=8403)
May 17 13:54:34.966 CPU0: JIT: partial JIT flush (count=756)
May 17 13:54:40.348 CPU0: JIT: flushing data structures (compiled pages=8427)
May 17 13:55:44.792 CPU0: JIT: partial JIT flush (count=579)
May 17 13:56:54.807 CPU0: JIT: flushing data structures (compiled pages=8602)
May 17 13:58:04.841 CPU0: JIT: partial JIT flush (count=581)
May 17 13:58:29.114 CPU0: JIT: flushing data structures (compiled pages=8714)
May 17 13:59:17.300 CPU0: JIT: partial JIT flush (count=633)
May 17 14:00:21.784 CPU0: JIT: flushing data structures (compiled pages=8855)
May 17 14:00:27.973 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:00:27.973 CPU0: JIT: partial JIT flush (count=740)
May 17 14:00:28.067 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:00:28.067 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:00:28.129 CPU0: JIT: flushing data structures (compiled pages=8877)
May 17 14:00:28.334 CPU0: JIT: partial JIT flush (count=741)
May 17 14:00:31.197 CPU0: JIT: flushing data structures (compiled pages=8919)
May 17 14:01:46.207 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:01:46.222 CPU0: JIT: partial JIT flush (count=553)
May 17 14:01:46.300 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:01:46.300 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:01:46.332 CPU0: JIT: flushing data structures (compiled pages=9032)
May 17 14:01:46.550 CPU0: JIT: partial JIT flush (count=738)
May 17 14:01:48.537 CPU0: JIT: flushing data structures (compiled pages=9063)
May 17 14:03:02.836 CPU0: JIT: partial JIT flush (count=611)
May 17 14:03:06.211 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:03:06.273 CPU0: JIT: flushing data structures (compiled pages=9132)
May 17 14:03:06.304 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:03:06.304 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:03:06.429 CPU0: JIT: partial JIT flush (count=806)
May 17 14:03:06.632 CPU0: JIT: flushing data structures (compiled pages=9154)
May 17 14:03:50.062 CPU0: JIT: partial JIT flush (count=647)
May 17 14:05:17.431 CPU0: JIT: flushing data structures (compiled pages=9177)
May 17 14:05:19.824 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:05:19.902 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:05:19.902 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:05:19.917 CPU0: JIT: partial JIT flush (count=771)
May 17 14:05:20.136 CPU0: JIT: flushing data structures (compiled pages=9219)
May 17 14:05:22.966 CPU0: JIT: partial JIT flush (count=757)
May 17 14:05:22.997 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:05:22.997 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:05:23.107 CPU0: JIT: flushing data structures (compiled pages=9225)
May 17 14:05:23.341 CPU0: JIT: partial JIT flush (count=747)
May 17 14:16:28.862 CPU0: JIT: flushing data structures (compiled pages=9261)
May 17 14:16:28.956 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:16:28.956 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:16:29.034 CPU0: JIT: partial JIT flush (count=807)
May 17 14:16:29.237 CPU0: JIT: flushing data structures (compiled pages=9262)
May 17 14:17:46.331 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:17:46.331 CPU0: JIT: partial JIT flush (count=674)
May 17 14:17:46.416 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:17:46.416 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:17:46.463 CPU0: JIT: flushing data structures (compiled pages=9278)
May 17 14:17:46.713 CPU0: JIT: partial JIT flush (count=742)
May 17 14:17:49.377 CPU0: JIT: flushing data structures (compiled pages=9314)
May 17 14:17:49.408 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:17:49.408 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:17:49.556 CPU0: JIT: partial JIT flush (count=793)
May 17 14:17:49.743 CPU0: JIT: flushing data structures (compiled pages=9310)
May 17 14:23:26.880 CPU0: JIT: partial JIT flush (count=631)
May 17 14:23:26.911 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:23:26.911 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:23:26.989 CPU0: JIT: flushing data structures (compiled pages=9324)
May 17 14:23:27.208 CPU0: JIT: partial JIT flush (count=744)
May 17 14:24:09.389 CPU0: JIT: flushing data structures (compiled pages=9348)
May 17 14:25:15.386 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:25:15.448 CPU0: JIT: partial JIT flush (count=694)
May 17 14:25:15.479 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:25:15.479 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:25:15.573 CPU0: JIT: flushing data structures (compiled pages=9357)
May 17 14:25:15.807 CPU0: JIT: partial JIT flush (count=748)
May 17 14:25:51.668 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:25:51.668 CPU0: JIT: flushing data structures (compiled pages=9399)
May 17 14:25:51.762 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:25:51.762 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:25:51.846 CPU0: JIT: partial JIT flush (count=809)
May 17 14:25:52.049 CPU0: JIT: flushing data structures (compiled pages=9418)
May 17 14:48:51.418 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 14:49:38.330 CPU0: JIT: partial JIT flush (count=530)
May 17 14:49:38.947 CPU0: JIT: flushing data structures (compiled pages=9431)
May 17 14:49:45.729 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:49:45.811 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:49:45.811 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:49:45.811 CPU0: JIT: partial JIT flush (count=755)
May 17 14:49:45.998 CPU0: JIT: flushing data structures (compiled pages=9476)
May 17 14:50:06.946 CPU0: JIT: partial JIT flush (count=721)
May 17 14:50:14.790 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:50:14.837 CPU0: JIT: flushing data structures (compiled pages=9496)
May 17 14:50:14.884 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:50:14.884 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:50:15.040 CPU0: JIT: partial JIT flush (count=756)
May 17 14:50:28.851 CPU0: JIT: flushing data structures (compiled pages=9511)
May 17 14:53:46.467 CPU0: JIT: partial JIT flush (count=572)
May 17 14:55:46.837 CPU0: JIT: flushing data structures (compiled pages=9540)
May 17 14:55:53.123 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 14:55:53.170 CPU0: JIT: partial JIT flush (count=752)
May 17 14:55:53.201 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 14:55:53.201 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 14:55:53.310 CPU0: JIT: flushing data structures (compiled pages=9547)
May 17 14:55:53.498 CPU0: JIT: partial JIT flush (count=756)
May 17 14:56:49.911 CPU0: JIT: flushing data structures (compiled pages=9584)
May 17 15:04:24.973 CPU0: JIT: partial JIT flush (count=541)
May 17 15:06:56.599 CPU0: JIT: flushing data structures (compiled pages=9622)
May 17 15:06:57.268 CPU0: JIT: partial JIT flush (count=791)
May 17 15:07:31.853 CPU0: JIT: flushing data structures (compiled pages=9666)
May 17 15:08:35.248 CPU0: JIT: partial JIT flush (count=579)
May 17 15:10:27.714 CPU0: JIT: flushing data structures (compiled pages=9693)
May 17 15:10:27.745 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:10:27.833 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:10:27.833 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:10:27.880 CPU0: JIT: partial JIT flush (count=791)
May 17 15:10:28.083 CPU0: JIT: flushing data structures (compiled pages=9721)
May 17 15:10:50.717 CPU0: JIT: partial JIT flush (count=700)
May 17 15:15:28.186 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:15:28.186 CPU0: JIT: flushing data structures (compiled pages=9735)
May 17 15:15:28.311 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:15:28.311 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:15:28.358 CPU0: JIT: partial JIT flush (count=808)
May 17 15:15:28.553 CPU0: JIT: flushing data structures (compiled pages=9754)
May 17 15:15:48.002 CPU0: JIT: partial JIT flush (count=723)
May 17 15:16:35.947 CPU0: JIT: flushing data structures (compiled pages=9806)
May 17 15:16:36.009 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:16:36.009 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:16:36.096 CPU0: JIT: partial JIT flush (count=801)
May 17 15:16:36.299 CPU0: JIT: flushing data structures (compiled pages=9816)
May 17 15:17:01.025 CPU0: JIT: partial JIT flush (count=691)
May 17 15:17:04.196 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:17:04.243 CPU0: JIT: flushing data structures (compiled pages=9839)
May 17 15:17:04.290 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:17:04.290 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:17:04.415 CPU0: JIT: partial JIT flush (count=800)
May 17 15:17:04.633 CPU0: JIT: flushing data structures (compiled pages=9852)
May 17 15:17:48.432 CPU0: JIT: partial JIT flush (count=704)
May 17 15:17:50.415 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:17:50.446 CPU0: JIT: flushing data structures (compiled pages=9882)
May 17 15:17:50.525 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:17:50.525 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:17:50.603 CPU0: JIT: partial JIT flush (count=799)
May 17 15:17:50.806 CPU0: JIT: flushing data structures (compiled pages=9893)
May 17 15:19:14.686 CPU0: JIT: partial JIT flush (count=656)
May 17 15:19:14.764 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:19:14.764 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:19:14.811 CPU0: JIT: flushing data structures (compiled pages=9915)
May 17 15:19:15.024 CPU0: JIT: partial JIT flush (count=755)
May 17 15:32:29.352 CPU0: JIT: flushing data structures (compiled pages=9923)
May 17 15:32:29.500 CPU0: JIT: partial JIT flush (count=784)
May 17 15:32:36.561 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:32:36.592 CPU0: JIT: flushing data structures (compiled pages=9959)
May 17 15:32:36.686 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:32:36.686 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:32:36.748 CPU0: JIT: partial JIT flush (count=791)
May 17 15:32:36.951 CPU0: JIT: flushing data structures (compiled pages=9985)
May 17 15:33:22.086 CPU0: JIT: partial JIT flush (count=646)
May 17 15:41:10.964 CPU0: JIT: flushing data structures (compiled pages=10022)
May 17 15:41:50.061 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:41:50.076 CPU0: JIT: partial JIT flush (count=660)
May 17 15:41:50.154 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:41:50.154 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:41:50.201 CPU0: JIT: flushing data structures (compiled pages=10031)
May 17 15:41:50.420 CPU0: JIT: partial JIT flush (count=741)
May 17 15:42:08.011 CPU0: JIT: flushing data structures (compiled pages=10063)
May 17 15:42:14.133 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:42:14.165 CPU0: JIT: partial JIT flush (count=691)
May 17 15:42:14.211 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:42:14.211 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:42:14.305 CPU0: JIT: flushing data structures (compiled pages=10081)
May 17 15:42:14.515 CPU0: JIT: partial JIT flush (count=750)
May 17 15:42:38.262 CPU0: JIT: flushing data structures (compiled pages=10106)
May 17 15:42:40.729 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:42:40.776 CPU0: JIT: partial JIT flush (count=738)
May 17 15:42:40.807 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:42:40.823 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:42:40.917 CPU0: JIT: flushing data structures (compiled pages=10127)
May 17 15:42:41.120 CPU0: JIT: partial JIT flush (count=761)
May 17 15:44:23.369 CPU0: JIT: flushing data structures (compiled pages=10160)
May 17 15:48:22.639 CPU0: JIT: partial JIT flush (count=537)
May 17 15:48:27.477 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:48:27.523 CPU0: JIT: flushing data structures (compiled pages=10212)
May 17 15:48:27.586 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:48:27.586 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:48:27.680 CPU0: JIT: partial JIT flush (count=799)
May 17 15:48:27.881 CPU0: JIT: flushing data structures (compiled pages=10226)
May 17 15:50:14.413 CPU0: JIT: partial JIT flush (count=635)
May 17 15:50:14.413 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:50:14.491 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:50:14.507 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:50:14.538 CPU0: JIT: flushing data structures (compiled pages=10254)
May 17 15:50:14.757 CPU0: JIT: partial JIT flush (count=747)
May 17 15:50:18.313 CPU0: JIT: flushing data structures (compiled pages=10268)
May 17 15:50:27.167 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:50:27.198 CPU0: JIT: partial JIT flush (count=729)
May 17 15:50:27.261 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:50:27.261 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:50:27.339 CPU0: JIT: flushing data structures (compiled pages=10272)
May 17 15:50:27.542 CPU0: JIT: partial JIT flush (count=742)
May 17 15:50:33.063 CPU0: JIT: flushing data structures (compiled pages=10301)
May 17 15:51:53.422 CPU0: JIT: partial JIT flush (count=625)
May 17 15:52:19.435 CPU0: JIT: flushing data structures (compiled pages=10369)
May 17 15:53:16.036 CPU0: JIT: partial JIT flush (count=625)
May 17 15:54:24.087 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:54:24.119 CPU0: JIT: flushing data structures (compiled pages=10543)
May 17 15:54:24.197 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:54:24.197 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:54:24.275 CPU0: JIT: partial JIT flush (count=801)
May 17 15:54:24.478 CPU0: JIT: flushing data structures (compiled pages=10543)
May 17 15:54:24.778 CPU0: JIT: partial JIT flush (count=783)
May 17 15:57:59.440 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:57:59.456 CPU0: JIT: flushing data structures (compiled pages=10830)
May 17 15:57:59.549 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:57:59.549 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:57:59.627 CPU0: JIT: partial JIT flush (count=801)
May 17 15:57:59.846 CPU0: JIT: flushing data structures (compiled pages=10841)
May 17 15:58:01.787 CPU0: JIT: partial JIT flush (count=771)
May 17 15:59:50.113 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 15:59:50.144 CPU0: JIT: flushing data structures (compiled pages=10966)
May 17 15:59:50.222 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 15:59:50.222 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 15:59:50.300 CPU0: JIT: partial JIT flush (count=803)
May 17 15:59:50.503 CPU0: JIT: flushing data structures (compiled pages=10978)
May 17 15:59:53.341 CPU0: JIT: partial JIT flush (count=762)
May 17 16:01:23.962 CPU0: JIT: flushing data structures (compiled pages=11057)
May 17 16:01:23.978 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:01:24.072 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:01:24.072 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:01:24.134 CPU0: JIT: partial JIT flush (count=799)
May 17 16:01:24.353 CPU0: JIT: flushing data structures (compiled pages=11081)
May 17 16:01:24.848 CPU0: JIT: partial JIT flush (count=782)
May 17 16:03:40.722 CPU0: JIT: flushing data structures (compiled pages=11160)
May 17 16:03:41.560 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:03:41.591 CPU0: JIT: partial JIT flush (count=794)
May 17 16:03:41.653 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:03:41.653 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:03:41.747 CPU0: JIT: flushing data structures (compiled pages=11169)
May 17 16:03:41.981 CPU0: JIT: partial JIT flush (count=742)
May 17 16:03:47.253 CPU0: JIT: flushing data structures (compiled pages=11204)
May 17 16:04:42.554 CPU0: JIT: partial JIT flush (count=658)
May 17 16:06:07.321 CPU0: JIT: flushing data structures (compiled pages=11314)
May 17 16:06:19.163 CPU0: JIT: partial JIT flush (count=725)
May 17 16:10:34.904 CPU0: JIT: flushing data structures (compiled pages=11535)
May 17 16:10:47.025 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:10:47.072 CPU0: JIT: partial JIT flush (count=741)
May 17 16:10:47.119 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:10:47.119 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:10:47.197 CPU0: JIT: flushing data structures (compiled pages=11542)
May 17 16:10:47.415 CPU0: JIT: partial JIT flush (count=741)
May 17 16:10:51.244 CPU0: JIT: flushing data structures (compiled pages=11590)
May 17 16:18:17.901 CPU0: JIT: partial JIT flush (count=504)
May 17 16:29:28.925 CPU0: JIT: flushing data structures (compiled pages=11850)
May 17 16:30:35.397 CPU0: JIT: partial JIT flush (count=666)
May 17 16:30:36.550 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:30:36.628 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:30:36.628 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:30:36.643 CPU0: JIT: flushing data structures (compiled pages=11903)
May 17 16:30:36.862 CPU0: JIT: partial JIT flush (count=740)
May 17 16:30:47.196 CPU0: JIT: flushing data structures (compiled pages=11927)
May 17 16:33:05.528 CPU0: JIT: partial JIT flush (count=596)
May 17 16:33:16.125 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:33:16.156 CPU0: JIT: flushing data structures (compiled pages=12024)
May 17 16:33:16.250 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:33:16.250 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:33:16.328 CPU0: JIT: partial JIT flush (count=807)
May 17 16:33:16.531 CPU0: JIT: flushing data structures (compiled pages=12029)
May 17 16:33:17.388 CPU0: JIT: partial JIT flush (count=779)
May 17 16:34:47.019 CPU0: JIT: flushing data structures (compiled pages=12130)
May 17 16:34:47.035 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:34:47.144 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:34:47.144 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:34:47.175 CPU0: JIT: partial JIT flush (count=799)
May 17 16:34:47.410 CPU0: JIT: flushing data structures (compiled pages=12152)
May 17 16:34:49.809 CPU0: JIT: partial JIT flush (count=758)
May 17 16:35:28.427 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:35:28.458 CPU0: JIT: flushing data structures (compiled pages=12206)
May 17 16:35:28.536 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:35:28.536 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:35:28.623 CPU0: JIT: partial JIT flush (count=802)
May 17 16:35:28.811 CPU0: JIT: flushing data structures (compiled pages=12211)
May 17 16:35:28.969 CPU0: JIT: partial JIT flush (count=798)
May 17 16:35:38.248 CPU0: JIT: flushing data structures (compiled pages=12243)
May 17 16:35:49.633 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:35:49.648 CPU0: JIT: partial JIT flush (count=760)
May 17 16:35:49.710 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:35:49.726 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:35:49.789 CPU0: JIT: flushing data structures (compiled pages=12251)
May 17 16:35:50.039 CPU0: JIT: partial JIT flush (count=747)
May 17 16:35:52.391 CPU0: JIT: flushing data structures (compiled pages=12283)
May 17 16:36:53.614 CPU0: JIT: partial JIT flush (count=651)
May 17 16:38:49.996 CPU0: JIT: flushing data structures (compiled pages=12441)
May 17 16:39:09.404 CPU0: JIT: partial JIT flush (count=727)
May 17 16:39:09.419 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:39:09.497 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:39:09.497 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:39:09.544 CPU0: JIT: flushing data structures (compiled pages=12475)
May 17 16:39:09.786 CPU0: JIT: partial JIT flush (count=740)
May 17 16:39:18.202 CPU0: JIT: flushing data structures (compiled pages=12495)
May 17 16:41:09.403 CPU0: JIT: partial JIT flush (count=562)
May 17 16:44:27.890 CPU0: JIT: flushing data structures (compiled pages=12552)
May 17 16:46:05.433 CPU0: JIT: partial JIT flush (count=580)
May 17 16:47:02.903 CPU0: JIT: flushing data structures (compiled pages=12633)
May 17 16:47:45.377 CPU0: JIT: partial JIT flush (count=691)
May 17 16:48:16.381 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:48:16.412 CPU0: JIT: flushing data structures (compiled pages=12698)
May 17 16:48:16.490 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:48:16.490 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:48:16.568 CPU0: JIT: partial JIT flush (count=799)
May 17 16:48:16.803 CPU0: JIT: flushing data structures (compiled pages=12711)
May 17 16:48:52.433 CPU0: JIT: partial JIT flush (count=697)
May 17 16:52:36.633 CPU0: JIT: flushing data structures (compiled pages=12810)
May 17 16:52:36.649 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:52:36.742 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:52:36.742 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:52:36.800 CPU0: JIT: partial JIT flush (count=787)
May 17 16:52:36.987 CPU0: JIT: flushing data structures (compiled pages=12837)
May 17 16:52:38.698 CPU0: JIT: partial JIT flush (count=768)
May 17 16:53:44.194 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 16:53:44.209 CPU0: JIT: flushing data structures (compiled pages=12911)
May 17 16:53:44.303 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 16:53:44.303 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 16:53:44.366 CPU0: JIT: partial JIT flush (count=799)
May 17 16:53:44.569 CPU0: JIT: flushing data structures (compiled pages=12936)
May 17 16:54:01.830 CPU0: JIT: partial JIT flush (count=732)
May 17 16:57:54.507 CPU0: JIT: flushing data structures (compiled pages=13081)
May 17 17:04:52.296 CPU0: JIT: partial JIT flush (count=498)
May 17 17:05:15.560 VTTY: Console port is now connected (accept_fd=10,conn_fd=14)
May 17 17:05:29.227 CPU0: JIT: flushing data structures (compiled pages=13340)
May 17 17:05:32.286 CPU0: JIT: partial JIT flush (count=773)
May 17 17:05:53.988 CPU0: JIT: flushing data structures (compiled pages=13374)
May 17 17:05:57.934 ROM: trying to read bootvar 'WARM_REBOOT'
May 17 17:05:57.997 CPU0: JIT: partial JIT flush (count=753)
May 17 17:05:58.013 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 17:05:58.013 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 17:05:58.153 CPU0: JIT: flushing data structures (compiled pages=13393)
May 17 17:05:58.356 CPU0: JIT: partial JIT flush (count=783)
May 17 17:06:01.387 CPU0: JIT: flushing data structures (compiled pages=13429)
May 17 17:06:01.418 CPU0: MP_FPGA: read from addr 0x0, pc=0x61e9a17c
May 17 17:06:01.418 ROM: trying to read bootvar 'IOMEM_SIZE'
May 17 17:06:01.590 CPU0: JIT: partial JIT flush (count=753)
May 17 17:06:01.735 CPU0: JIT: flushing data structures (compiled pages=13426)
May 17 17:06:25.812 C7200_STOP: stopping simulation.
May 17 17:06:25.812 CPU0: CPU_STATE: Halting CPU (old state=0)...
May 17 17:06:25.938 VM: shutdown procedure engaged.
May 17 17:06:25.938 VM_OBJECT: Shutdown of object "io_fpga"
May 17 17:06:25.938 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.938 VM_OBJECT: Shutdown of object "mp_fpga"
May 17 17:06:25.938 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.938 VM_OBJECT: Shutdown of object "clpd6729"
May 17 17:06:25.938 VM_OBJECT: Shutdown of object "mem_bswap"
May 17 17:06:25.938 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.938 VM_OBJECT: Shutdown of object "rom"
May 17 17:06:25.938 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
May 17 17:06:25.938 VM_OBJECT: Shutdown of object "ram"
May 17 17:06:25.938 DEVICE: Removal of device ram, fd=13, host_addr=0xea2a0000, flags=34
May 17 17:06:25.938 MMAP: unmapping of device 'ram', fd=13, host_addr=0xea2a0000, len=0x10000000
May 17 17:06:25.953 VM_OBJECT: Shutdown of object "gt64120"
May 17 17:06:25.953 DEVICE: Removal of device gt64120, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.953 VM_OBJECT: Shutdown of object "zero"
May 17 17:06:25.953 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.953 VM_OBJECT: Shutdown of object "nvram"
May 17 17:06:25.953 DEVICE: Removal of device nvram, fd=12, host_addr=0xfa2a0000, flags=9
May 17 17:06:25.953 MMAP: unmapping of device 'nvram', fd=12, host_addr=0xfa2a0000, len=0x80000
May 17 17:06:25.953 VM_OBJECT: Shutdown of object "bootflash"
May 17 17:06:25.953 DEVICE: Removal of device bootflash, fd=11, host_addr=0xfa320000, flags=1
May 17 17:06:25.953 MMAP: unmapping of device 'bootflash', fd=11, host_addr=0xfa320000, len=0x800000
May 17 17:06:25.953 VM_OBJECT: Shutdown of object "remote_ctrl"
May 17 17:06:25.953 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.953 VM: removing PCI busses.
May 17 17:06:25.953 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
May 17 17:06:25.953 VM: deleting VTTY.
May 17 17:06:25.953 VTTY: Console port: closing FD 10
May 17 17:06:25.953 VM: deleting system CPUs.
May 17 17:06:25.953 CPU0: CPU_STATE: Halting CPU (old state=1)...
May 17 17:06:25.984 VM: shutdown procedure completed.
