// Seed: 150752504
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input wand id_0
    , id_16,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    input uwire id_9,
    output wand id_10,
    output tri id_11,
    input wand id_12,
    output tri1 id_13,
    input tri1 id_14
);
  assign id_1 = id_16;
  module_0(
      id_16, id_10, id_10, id_0, id_9, id_3
  );
  wire id_17;
endmodule
