# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Beta_CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/register_mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:17 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/register_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_mux
# -- Compiling architecture Behavioral of register_mux
# End time: 21:44:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/register_zero.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:17 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/register_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_zero
# -- Compiling architecture Behavioral of register_zero
# End time: 21:44:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/registers.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:17 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registers
# -- Compiling architecture Behavioral of registers
# End time: 21:44:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:17 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_file
# -- Compiling architecture arch of register_file
# -- Loading entity register_mux
# -- Loading entity registers
# -- Loading entity register_zero
# End time: 21:44:17 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/control_unit_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:18 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work work C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/control_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_unit_tb
# -- Compiling architecture test of control_unit_tb
# End time: 21:44:18 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  control_unit_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" control_unit_tb 
# Start time: 21:44:18 on Apr 26,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.control_unit_tb(test)
# ** Warning: (vsim-3473) Component instance "uut : control_unit" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb File: C:/Users/lakij/OneDrive/Dokumenti/beta/beta_proc/src/vhd/control_unit_tb.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# ** Error: Error: oALUFN
#    Time: 20 ns  Iteration: 0  Instance: /control_unit_tb
# ** Error: Error: oALUFN
#    Time: 40 ns  Iteration: 0  Instance: /control_unit_tb
# ** Error: Error: oALUFN
#    Time: 60 ns  Iteration: 0  Instance: /control_unit_tb
# End time: 21:45:01 on Apr 26,2023, Elapsed time: 0:00:43
# Errors: 3, Warnings: 1
