0.7
2020.2
Apr 18 2022
16:05:34
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/AESL_automem_d_i.v,1678867592,systemVerilog,,,,AESL_automem_d_i,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/AESL_automem_d_o.v,1678867592,systemVerilog,,,,AESL_automem_d_o,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/array_io.autotb.v,1678867592,systemVerilog,,,D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/fifo_para.vh,apatb_array_io_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/array_io.v,1678866397,systemVerilog,,,,array_io,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/array_io_acc_RAM_AUTO_1R1W.v,1678866397,systemVerilog,,,,array_io_acc_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/array_io_flow_control_loop_pipe.v,1678866397,systemVerilog,,,,array_io_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/csv_file_dump.svh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/dataflow_monitor.sv,1678867592,systemVerilog,D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/nodf_module_interface.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/upc_loop_interface.svh,,D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/dump_file_agent.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/csv_file_dump.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/sample_agent.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/loop_sample_agent.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/sample_manager.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/nodf_module_interface.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/nodf_module_monitor.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/upc_loop_interface.svh;D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/dump_file_agent.svh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/fifo_para.vh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/loop_sample_agent.svh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/nodf_module_interface.svh,1678867592,verilog,,,,nodf_module_intf,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/nodf_module_monitor.svh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/sample_agent.svh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/sample_manager.svh,1678867592,verilog,,,,,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/upc_loop_interface.svh,1678867592,verilog,,,,upc_loop_intf,,,,,,,,
D:/master/HLS/labA_InterfaceSynthesis/lab3/array_io_prj/solution1/sim/verilog/upc_loop_monitor.svh,1678867592,verilog,,,,,,,,,,,,
