AIO_CLK -> {HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_STB_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_AIO_RAAGA0, HW_AIO, HW_AIO_VEC}
AIO_SRAM -> {HW_AIO_SRAM}
AUD_AIO -> {AIO_SRAM, AIO_CLK}
AUD_PLL0 -> {HW_AUD_PLL0}
AUD_PLL1 -> {HW_AUD_PLL1}
AVD -> {AVD0}
AVD0 -> {AVD0_CLK, AVD0_PWR}
AVD0_CLK -> {HW_STB_HVDS0_HVDS0_CPU, HW_STB_HVDP0_HVDP0_CPU}
AVD0_PWR -> {HW_HVD0_SRAM}
BINT_OPEN -> {XPT, VIP, RAAGA, AVD, M2MC, HDMI_TX0_CLK, SMARTCARD0, GRAPHICS3D, AUD_AIO, SMARTCARD1, SID, VDC}
BVN -> {HW_BVN, HW_BVN_DVPHT0_VEC, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_1X_FREQ, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT, HW_BVN_SRAM}
DMA -> {XPT_XMEMIF}
DV_AVX_CTRL_CH0_div -> {HW_CTRL_AVX_PWRDN_REQ}
DV_AVX_CTRL_CH1_div -> {HW_CTRL_AVX_PWRDN_REQ}
DV_AVX_CTRL_CH2_div -> {HW_CTRL_AVX_PWRDN_REQ}
DV_AVX_CTRL_CH3_div -> {HW_CTRL_AVX_PWRDN_REQ}
DV_AVX_CTRL_CH4_div -> {HW_CTRL_AVX_PWRDN_REQ}
DV_RAAGA_CTRL_CH0_div -> {HW_CTRL_RAAGA_PWRDN_REQ}
DV_V3D_CTRL_CH0_div -> {HW_CTRL_V3D_PWRDN_REQ}
GRAPHICS3D -> {HW_STB_V3D_V3D}
GRAPHICS3D_PLL_CH -> {MX_V3D_SELECT_V3D_CORE_CLOCK_SELECT}
HDMI_TX0_CLK -> {HW_BVN_DVPHT0_VEC, HW_DVPHT0}
HDMI_TX0_PHY -> {HW_HDMI_TX0_PHY}
HSM -> {XPT_XMEMIF}
HW_AUD_PLL0 -> {HW_STB_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_AIO_VEC, HW_AIO_RAAGA0, HW_AIO}
HW_AUD_PLL1 -> {HW_STB_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_AIO_VEC, HW_AIO, HW_AIO_RAAGA0}
HW_AVX_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_AVX_CTRL_CH0_div}
HW_AVX_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {DV_AVX_CTRL_CH1_div}
HW_AVX_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_AVX_CTRL_CH2_div}
HW_AVX_CH_CTRL_CH_3_POST_DIV_HOLD_CH3 -> {DV_AVX_CTRL_CH3_div}
HW_AVX_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_AVX_CTRL_CH4_div}
HW_CPU_CH_CTRL_CH_2_POST_DIV_HOLD_CH2 -> {DV_CPU_CTRL_CH2_div}
HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3 -> {DV_CPU_CTRL_CH3_div}
HW_CPU_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_CPU_CTRL_CH4_div}
HW_CPU_CH_CTRL_CH_5_POST_DIV_HOLD_CH5 -> {DV_CPU_CTRL_CH5_div}
HW_HDMI_TX0_PHY -> {HW_DVPHT0, HW_BVN_DVPHT0_VEC}
HW_RAAGA_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_RAAGA_CTRL_CH0_div}
HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_CTRL_SC0_PWRDN_REQ}
HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_CTRL_SC1_PWRDN_REQ}
HW_STB_CORE_XPT_HIF_XPT_CORE -> {DV_XPT_CTRL_CH1_div}
HW_STB_HVDP0_HVDP0_CORE -> {MX_HVDP0_SELECT_HVDP0_CORE_CLOCK_SELECT}
HW_STB_HVDP0_HVDP0_CPU -> {MX_HVDP0_SELECT_HVDP0_CPU_CLOCK_SELECT, HW_STB_HVDP0_HVDP0_CORE, HW_STB_HVDS0_HVDS0_CORE, HW_HVDP0_SECBUS, HW_HVDP0, HW_HVDP0_SID}
HW_STB_HVDP0_HVDP0_SID -> {MX_HVDP0_SELECT_HVDP0_SID_CLOCK_SELECT, HW_SID, HW_HVDP0_SID}
HW_STB_HVDS0_HVDS0_CORE -> {MX_HVDS0_SELECT_HVDS0_CORE_CLOCK_SELECT}
HW_STB_HVDS0_HVDS0_CPU -> {MX_HVDS0_SELECT_HVDS0_CPU_CLOCK_SELECT, HW_STB_HVDP0_HVDP0_CORE, HW_STB_HVDS0_HVDS0_CORE, HW_HVDP0_SECBUS, HW_HVDP0, HW_HVDP0_SID}
HW_STB_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0 -> {MX_RAAGA_DSP_0_RAAGA0_DSP_SELECT_RAAGA0, HW_AIO_RAAGA0, HW_RAAGA0}
HW_STB_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0 -> {MX_RAAGA_DSP_0_RAAGA0_DSP_SELECT_RAAGA0, HW_AIO_RAAGA0, HW_RAAGA0}
HW_STB_SECSECXPT_XPT_SECPIPELINE_SECXPT -> {DV_XPT_CTRL_CH1_div}
HW_STB_SYS_CTRL_SC0 -> {MX_SMARTCARD_MUX_SELECT_SC0_CLOCK}
HW_STB_SYS_CTRL_SC1 -> {MX_SMARTCARD_MUX_SELECT_SC1_CLOCK}
HW_STB_V3D_V3D -> {MX_V3D_SELECT_V3D_CORE_CLOCK_SELECT, HW_V3D}
HW_STB_VEC_AIO_GFX_M2MC0_SYSTEM_M2MC0 -> {MX_VEC_AIO_GFX_M2MC0_SELECT_M2MC0}
HW_STB_VEC_AIO_GFX_VEC_ITU656_0 -> {MX_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK}
HW_V3D_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_V3D_CTRL_CH0_div}
HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_CTRL_VCXO0_PWRDN_REQ}
HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_CTRL_VCXO0_PWRDN_REQ}
HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {HW_CTRL_VCXO1_PWRDN_REQ}
HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1 -> {HW_CTRL_VCXO1_PWRDN_REQ}
HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0 -> {DV_XPT_CTRL_CH0_div}
HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4 -> {DV_XPT_CTRL_CH4_div}
M2MC -> {M2MC0}
M2MC0 -> {HW_STB_VEC_AIO_GFX_M2MC0_SYSTEM_M2MC0, HW_M2MC0}
M2MC0_SRAM -> {HW_M2MC0_SRAM}
M2MC_SRAM -> {M2MC0_SRAM}
MAGNUM_CONTROLLED -> {SID, AUD_PLL1, AUD_PLL0, VDC_HDMI_TX_PHY0, SID_SRAM, HDMI_TX0_PHY, GRAPHICS3D, AUD_AIO, SMARTCARD1, VDC, XPT, VDC_STG0, RAAGA, VIP, AVD, SMARTCARD0, M2MC, HDMI_TX0_CLK}
MX_HVDP0_SELECT_HVDP0_CORE_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3}
MX_HVDP0_SELECT_HVDP0_CPU_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_CPU_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
MX_HVDP0_SELECT_HVDP0_SID_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3}
MX_HVDS0_SELECT_HVDS0_CORE_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_2_POST_DIV_HOLD_CH2, HW_CPU_CH_CTRL_CH_3_POST_DIV_HOLD_CH3}
MX_HVDS0_SELECT_HVDS0_CPU_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_CPU_CH_CTRL_CH_2_POST_DIV_HOLD_CH2}
MX_ITU656_0_MUX_SELECT_VEC_ITU656_0_CLOCK -> {HW_VCXO0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_VCXO1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_RAAGA_DSP_0_RAAGA0_DSP_SELECT_RAAGA0 -> {HW_RAAGA_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_CPU_CH_CTRL_CH_5_POST_DIV_HOLD_CH5}
MX_SMARTCARD_MUX_SELECT_SC0_CLOCK -> {HW_SC0_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_SMARTCARD_MUX_SELECT_SC1_CLOCK -> {HW_SC1_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_V3D_SELECT_V3D_CORE_CLOCK_SELECT -> {HW_AVX_CH_CTRL_CH_4_POST_DIV_HOLD_CH4, HW_CPU_CH_CTRL_CH_4_POST_DIV_HOLD_CH4, HW_V3D_CH_CTRL_CH_0_POST_DIV_HOLD_CH0}
MX_VEC_AIO_GFX_M2MC0_SELECT_M2MC0 -> {HW_AVX_CH_CTRL_CH_3_POST_DIV_HOLD_CH3, HW_CPU_CH_CTRL_CH_4_POST_DIV_HOLD_CH4}
RAAGA -> {RAAGA0_CLK, RAAGA0_SRAM, RAAGA0_DSP}
RAAGA0_CLK -> {HW_AIO_RAAGA0, HW_RAAGA0}
RAAGA0_DSP -> {HW_STB_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0, HW_STB_RAAGA_DSP_0_RAAGA0_DSP_RAAGA0}
RAAGA0_SRAM -> {HW_RAAGA0_SRAM}
SECURE_ACCESS -> {HW_STB_CORE_XPT_HIF_XPT_CORE, HW_HVDP0_SECBUS, HW_STB_RAAGA_DSP_0_AIO_RAAGA0_DSP_AIO_RAAGA0}
SID -> {HW_STB_HVDP0_HVDP0_SID}
SID_SRAM -> {HW_SID_SRAM}
SMARTCARD0 -> {HW_STB_SYS_CTRL_SC0}
SMARTCARD1 -> {HW_STB_SYS_CTRL_SC1}
VDC -> {BVN, VDC_656_OUT, VDC_DAC, VDC_VEC}
VDC_656_OUT -> {HW_STB_VEC_AIO_GFX_VEC_ITU656_0}
VDC_DAC -> {HW_VDAC}
VDC_HDMI_TX_PHY0 -> {HDMI_TX0_PHY}
VDC_STG0 -> {VIP}
VDC_VEC -> {HW_VCXO0_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_VCXO1_CH_CTRL_CH_1_POST_DIV_HOLD_CH1, HW_BVN_DVPHT0_VEC, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_BVN, MX_CLKGEN_BVB_MUX_SELECT_CLKGEN_BVB_2X_FREQ_VEC_DVP_MHT, HW_AIO_VEC, HW_VEC, HW_VEC_SRAM}
VIP -> {HW_VIP, HW_VIP_SRAM}
XPT -> {XPT_PLAYBACK, XPT_WAKEUP, XPT_PACKETSUB, XPT_REMUX, XPT_PARSER, XPT_RAVE}
XPT_PACKETSUB -> {XPT_XMEMIF}
XPT_PARSER -> {XPT_XMEMIF}
XPT_PLAYBACK -> {XPT_XMEMIF}
XPT_RAVE -> {XPT_XMEMIF}
XPT_REMUX -> {HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4, HW_XPT_REMUX, HW_XPT_XPT_REMUX, HW_STB_CORE_XPT_HIF_XPT_CORE, HW_STB_SECSECXPT_XPT_SECPIPELINE_SECXPT}
XPT_WAKEUP -> {HW_XPT_WAKEUP}
XPT_XMEMIF -> {HW_XPT_CH_CTRL_CH_0_POST_DIV_HOLD_CH0, HW_XPT_CH_CTRL_CH_4_POST_DIV_HOLD_CH4, HW_XPT_XPT_REMUX, HW_STB_CORE_XPT_HIF_XPT_CORE, HW_STB_SECSECXPT_XPT_SECPIPELINE_SECXPT}
