{"Source Block": ["oh/src/spi/hdl/spi_slave_regs.v@44:54@HdlIdDef", "   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   reg [511:0]     spi_regs;\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_slave_regs.v@40:50", "  //# LOCAL WIRES\n  //###############\n   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   reg [511:0]     spi_regs;\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n"], ["oh/src/spi/hdl/spi_slave_regs.v@39:49", "  //###############\n  //# LOCAL WIRES\n  //###############\n   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   reg [511:0]     spi_regs;\n   wire [63:0] \t   core_data;   \n"], ["oh/src/spi/hdl/spi_slave_regs.v@42:52", "   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   reg [511:0]     spi_regs;\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/src/spi/hdl/spi_slave_regs.v@45:55", "   reg [7:0] \t   spi_psize;\n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   reg [511:0]     spi_regs;\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [4:0]\t\tctrlmode_in;\t\t// From pe2 of packet2emesh.v\n   wire [AW-1:0]\tdata_in;\t\t// From pe2 of packet2emesh.v\n   wire [1:0]\t\tdatamode_in;\t\t// From pe2 of packet2emesh.v\n"], ["oh/src/spi/hdl/spi_slave_regs.v@41:51", "  //###############\n   reg [7:0] \t   spi_config;\n   reg [7:0] \t   spi_status;\n   reg [7:0] \t   spi_cmd;\n   reg [7:0] \t   spi_psize;\n   reg [63:0] \t   core_regs;\n   reg [7:0] \t   user_regs[UREGS-1:0];\n   reg [511:0]     spi_regs;\n   wire [63:0] \t   core_data;   \n   integer \t   i;\n   /*AUTOWIRE*/\n"]], "Diff Content": {"Delete": [[49, "   wire [63:0] \t   core_data;   \n"]], "Add": [[49, "   wire [63:0] \t   core_data;\n"], [49, "   wire \t   config_write;\n"], [49, "   wire \t   user_write;\n"], [49, "   wire \t   status_write;\n"], [49, "   wire \t   valid;\n"]]}}