# MyRISCyCPU   
Needs a redesign, a lot of the code isn't good. The MIPS CPU is a better example to work off of.
