library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Dec1 is
port(
  IR      : IN BIT_VECTOR(6 DOWNTO 0);
  PIC: OUT BIT_VECTOR(6 DOWNTO 0));
end DecodReg;
 
architecture decod of Dec1 is
begin
  WITH IR SELECT
    PIC <= 			
	 
      	             "0110000" WHEN "0100000" --bit clear
							 "0110000" WHEN "0100001"
							 "0110000" WHEN "0100010"		          
							 "0110000" WHEN "0100011"
							 "0110000" WHEN "0100100"
							 "0110000" WHEN "0100101"
							 "0110000" WHEN "0100110"
							 "0110000" WHEN "0100111"
							 
							 "1010000" WHEN "0101000" --bit set
							 "1010000" WHEN "0101001"
							 "1010000" WHEN "0101010"
							 "1010000" WHEN "0101011"
							 "1010000" WHEN "0101100"
							 "1010000" WHEN "0101101"
							 "1010000" WHEN "0101110"
							 "1010000" WHEN "0101111"
							 
							 "0001001" WHEN "0010000" --movfw
							 
							 "0010100" WHEN "0000001"  --movwf
							 
							 "0000101" WHEN "1100000"	--movlw
							 "0000101" WHEN "1100001"
							 
							 "0001001" WHEN "0001110"	     --addwf
							                "0001111"
							 
							 
							
						
						
								
								
								
								
								
								
								
								
								
								
								
								
								
								
								
								
	 
                 "0000" WHEN OTHERS;
end decod;