# Reading pref.tcl
# do Diploma_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Programs/intelFPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/Diploma/-bachelor {E:/Diploma/-bachelor/simple_dual_port_ram_single_clock.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:38:25 on May 28,2024
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Diploma/-bachelor" E:/Diploma/-bachelor/simple_dual_port_ram_single_clock.sv 
# -- Compiling module simple_dual_port_ram_single_clock
# 
# Top level modules:
# 	simple_dual_port_ram_single_clock
# End time: 03:38:25 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Diploma/-bachelor {E:/Diploma/-bachelor/string_ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:38:25 on May 28,2024
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Diploma/-bachelor" E:/Diploma/-bachelor/string_ram.sv 
# -- Compiling module string_ram
# 
# Top level modules:
# 	string_ram
# End time: 03:38:25 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/Diploma/-bachelor/output_files {E:/Diploma/-bachelor/output_files/tb9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:38:25 on May 28,2024
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Diploma/-bachelor/output_files" E:/Diploma/-bachelor/output_files/tb9.sv 
# -- Compiling module tb9
# 
# Top level modules:
# 	tb9
# End time: 03:38:25 on May 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb9 
# Start time: 03:38:26 on May 28,2024
# Loading sv_std.std
# Loading work.tb9
# Loading work.string_ram
# Loading work.simple_dual_port_ram_single_clock
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : E:/Diploma/-bachelor/output_files/tb9.sv(24)
#    Time: 1 us  Iteration: 0  Instance: /tb9
# Break in Module tb9 at E:/Diploma/-bachelor/output_files/tb9.sv line 24
# End time: 03:44:40 on May 28,2024, Elapsed time: 0:06:14
# Errors: 0, Warnings: 0
