// Seed: 630848542
module module_0 (
    output tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2
    , id_10,
    input  tri0  id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  tri0  id_8
);
  parameter id_11 = 1;
  wire id_12;
  assign id_0  = -1;
  assign id_10 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd8
) (
    output tri0 id_0,
    input supply1 id_1,
    input uwire _id_2,
    input wor id_3,
    output tri1 id_4,
    output wor id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output wire id_11
);
  logic [id_2 : 1] id_13;
  ;
  assign id_4 = 1;
  assign id_8 = id_13;
  wire [-1 : 1] id_14;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_1,
      id_3,
      id_1,
      id_9,
      id_7,
      id_9,
      id_6
  );
  assign modCall_1.id_7 = 0;
  wire id_15;
  wire id_16;
endmodule
