Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    VICTOR-PC
Date:        Fri Feb 22 04:52:17 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch div00_div00_synplify.tcl
ProductType: synplify_pro




Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\backup\div00_div00.srr
log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Fri Feb 22 04:52:18 2019

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srf
log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr"
Running: div00 in foreground

Running proj_1|div00

Running: compile (Compile) on proj_1|div00
# Fri Feb 22 04:52:18 2019

Running: compile_flow (Compile Process) on proj_1|div00
# Fri Feb 22 04:52:18 2019

Running: compiler (Compile Input) on proj_1|div00
# Fri Feb 22 04:52:18 2019
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\synwork\div00_div00_comp.srs to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srs

compiler completed
# Fri Feb 22 04:52:19 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|div00
# Fri Feb 22 04:52:19 2019

multi_srs_gen completed
# Fri Feb 22 04:52:20 2019

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\synwork\div00_div00_mult.srs to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srs
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srf
Complete: Compile Process on proj_1|div00

Running: premap (Pre-mapping) on proj_1|div00
# Fri Feb 22 04:52:20 2019

premap completed with warnings
# Fri Feb 22 04:52:21 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on proj_1|div00

Running: map (Map) on proj_1|div00
# Fri Feb 22 04:52:21 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|div00
# Fri Feb 22 04:52:21 2019
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\synwork\div00_div00_m.srm to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srm

fpga_mapper completed with warnings
# Fri Feb 22 04:52:23 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on proj_1|div00
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\div00_div00.srf
Complete: Logic Synthesis on proj_1|div00
TCL script complete: "div00_div00_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\div00_1Hz\div00\proj_1.prj
batch mode default:no
