Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: System.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "System.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "System"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : System
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v" into library work
Parsing module <DCM_50M>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ZeroPad.v" into library work
Parsing module <ZeroPad>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v" into library work
Parsing module <SignExtender>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Shifter.v" into library work
Parsing module <Shifter>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Mux.v" into library work
Parsing module <Mux>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ALU.v" into library work
Parsing module <ALU>.
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ALU.v" Line 41. parameter declaration becomes local in ALU with formal parameter declaration list
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\vgaControl.v" into library work
Parsing module <vgaControl>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramStatusRegister.v" into library work
Parsing module <ProgramStatusRegister>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramCounter.v" into library work
Parsing module <ProgramCounter>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v" into library work
Parsing module <NES_CONTROLLER>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" into library work
Parsing module <LogicController>.
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 31. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 32. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 37. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 47. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 58. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 63. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 67. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 70. parameter declaration becomes local in LogicController with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v" Line 81. parameter declaration becomes local in LogicController with formal parameter declaration list
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v" into library work
Parsing module <InstructionROM>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionDecoder.v" into library work
Parsing module <InstructionDecoder>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v" into library work
Parsing module <ExecutionStage>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v" into library work
Parsing module <CharacterROM>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v" into library work
Parsing module <CharacterDisplayRAM>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Titan.v" into library work
Parsing module <Titan>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\MemoryController.v" into library work
Parsing module <MemoryController>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\IOMemory.v" into library work
Parsing module <IOMemory>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DisplayVGA.v" into library work
Parsing module <DisplayVGA>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DCM_50Mclk.v" into library work
Parsing module <DCM_50Mclk>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DataRAM.v" into library work
Parsing module <DataRAM>.
Analyzing Verilog file "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\System.v" into library work
Parsing module <System>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <System>.

Elaborating module <Titan>.

Elaborating module <ProgramCounter>.

Elaborating module <Mux>.

Elaborating module <InstructionROM>.
Reading initialization file \"ControllerTest.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v" Line 41: Signal <inst_ROM> in initial block is partially initialized.

Elaborating module <InstructionDecoder>.

Elaborating module <ExecutionStage>.

Elaborating module <RegFile>.

Elaborating module <Mux(WIDTH=5)>.

Elaborating module <ALU>.

Elaborating module <Shifter>.

Elaborating module <SignExtender>.

Elaborating module <LogicController>.

Elaborating module <ProgramStatusRegister>.

Elaborating module <ZeroPad>.

Elaborating module <MemoryController>.

Elaborating module <DataRAM>.

Elaborating module <IOMemory>.

Elaborating module <NES_CONTROLLER>.
WARNING:HDLCompiler:413 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v" Line 195: Result of 23-bit expression is truncated to fit in 22-bit target.

Elaborating module <DisplayVGA>.

Elaborating module <vgaControl>.

Elaborating module <CharacterDisplayRAM>.
Reading initialization file \"mTestRAM.dat\".

Elaborating module <CharacterROM>.
Reading initialization file \"TestROM.dat\".
WARNING:HDLCompiler:1670 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v" Line 35: Signal <charROM> in initial block is partially initialized.

Elaborating module <DCM_50Mclk>.

Elaborating module <DCM_50M>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v" Line 130: Assignment to status_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DCM_50Mclk.v" Line 33: Assignment to locked ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <System>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\System.v".
        WIDTH = 32
    Summary:
	no macro.
Unit <System> synthesized.

Synthesizing Unit <Titan>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Titan.v".
        ALUOPBITS = 3
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <Titan> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramCounter.v".
        REGBITS = 5
        WIDTH = 32
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <returnAddr> created at line 52.
    Found 32-bit adder for signal <BranchImm> created at line 54.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <Mux>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux> synthesized.

Synthesizing Unit <InstructionROM>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionROM.v".
        WIDTH = 32
        ROM_ADDR_BITS = 12
WARNING:Xst:2999 - Signal 'inst_ROM', unconnected in block 'InstructionROM', is tied to its initial value.
    Found 4096x32-bit single-port Read Only RAM <Mram_inst_ROM> for signal <inst_ROM>.
    Summary:
	inferred   1 RAM(s).
Unit <InstructionROM> synthesized.

Synthesizing Unit <InstructionDecoder>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\InstructionDecoder.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        WIDTH = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <InstructionDecoder> synthesized.

Synthesizing Unit <ExecutionStage>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ExecutionStage.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
        IMMBITS = 18
        ALUOPBITS = 3
        WIDTH = 32
    Summary:
	no macro.
Unit <ExecutionStage> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\RegFile.v".
        REGBITS = 5
        WIDTH = 32
    Found 32x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   2 RAM(s).
	inferred   5 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <Mux_1>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Mux.v".
        WIDTH = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux_1> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ALU.v".
        ALUOPBITS = 3
        REGBITS = 5
        WIDTH = 32
    Found 32-bit subtractor for signal <diff> created at line 61.
    Found 33-bit adder for signal <n0047> created at line 52.
    Found 1-bit adder for signal <n0039> created at line 67.
    Found 32x32-bit multiplier for signal <n0036> created at line 114.
    Found 32-bit 8-to-1 multiplexer for signal <aluop[2]_diff[31]_wide_mux_11_OUT> created at line 87.
    Found 32-bit comparator greater for signal <L> created at line 71
    Found 32-bit comparator greater for signal <N> created at line 75
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Shifter>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\Shifter.v".
        WIDTH = 32
    Found 32-bit adder for signal <shiftmag> created at line 34.
    Found 32-bit shifter logical right for signal <arg[31]_shiftmag[31]_shift_right_5_OUT[31:0]> created at line 47
    Found 32-bit shifter logical left for signal <arg[31]_shiftamount[31]_shift_left_8_OUT[31:0]> created at line 54
    Found 32-bit shifter arithmetic right for signal <arg[31]_shiftmag[31]_shift_right_9_OUT[31:0]> created at line 58
    Found 32-bit comparator lessequal for signal <n0005> created at line 53
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <Shifter> synthesized.

Synthesizing Unit <SignExtender>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\SignExtender.v".
        IMMBITS = 18
        WIDTH = 32
    Summary:
	no macro.
Unit <SignExtender> synthesized.

Synthesizing Unit <LogicController>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\LogicController.v".
        OPBITS = 4
        FUNCTBITS = 4
        REGBITS = 5
    Found 1-bit register for signal <NS>.
    Found 1-bit register for signal <PS>.
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <LogicController> synthesized.

Synthesizing Unit <ProgramStatusRegister>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ProgramStatusRegister.v".
        REGBITS = 5
        WIDTH = 32
    Found 1-bit register for signal <PSR<3>>.
    Found 1-bit register for signal <PSR<2>>.
    Found 1-bit register for signal <PSR<1>>.
    Found 1-bit register for signal <PSR<0>>.
    Found 1-bit register for signal <PSR<4>>.
    Found 1-bit 15-to-1 multiplexer for signal <_n0085> created at line 29.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <ProgramStatusRegister> synthesized.

Synthesizing Unit <ZeroPad>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ZeroPad.v".
        WIDTH = 32
    Summary:
	no macro.
Unit <ZeroPad> synthesized.

Synthesizing Unit <MemoryController>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\MemoryController.v".
        WIDTH = 32
WARNING:Xst:647 - Input <addressIN<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <CPUdata_OUT> created at line 46.
    Summary:
	inferred   7 Multiplexer(s).
Unit <MemoryController> synthesized.

Synthesizing Unit <DataRAM>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DataRAM.v".
        WIDTH = 32
        RAM_ADDR_BITS = 10
WARNING:Xst:647 - Input <address<13:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit single-port RAM <Mram_dataRAM> for signal <dataRAM>.
    Summary:
	inferred   1 RAM(s).
Unit <DataRAM> synthesized.

Synthesizing Unit <IOMemory>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\IOMemory.v".
        WIDTH = 8
        RAM_ADDR_BITS = 14
WARNING:Xst:647 - Input <address<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <leds>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <IOMemory> synthesized.

Synthesizing Unit <NES_CONTROLLER>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\NES_CONTROLLER.v".
    Found 1-bit register for signal <controller_data<6>>.
    Found 1-bit register for signal <controller_data<5>>.
    Found 1-bit register for signal <controller_data<4>>.
    Found 1-bit register for signal <controller_data<3>>.
    Found 1-bit register for signal <controller_data<2>>.
    Found 1-bit register for signal <controller_data<1>>.
    Found 1-bit register for signal <controller_data<0>>.
    Found 22-bit register for signal <count>.
    Found 1-bit register for signal <controller_data<7>>.
    Found 22-bit adder for signal <count[21]_GND_54_o_add_51_OUT> created at line 195.
    Found 22-bit comparator greater for signal <latch> created at line 43
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_3_o> created at line 49
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_5_o> created at line 55
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_7_o> created at line 61
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_9_o> created at line 67
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_11_o> created at line 73
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_13_o> created at line 79
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_15_o> created at line 85
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_17_o> created at line 92
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_19_o> created at line 98
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_21_o> created at line 104
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_23_o> created at line 110
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_25_o> created at line 116
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_27_o> created at line 122
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_29_o> created at line 128
    Found 22-bit comparator greater for signal <count[21]_GND_54_o_LessThan_31_o> created at line 134
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <NES_CONTROLLER> synthesized.

Synthesizing Unit <DisplayVGA>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DisplayVGA.v".
WARNING:Xst:647 - Input <addrCPU<13:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <DisplayVGA> synthesized.

Synthesizing Unit <vgaControl>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\vgaControl.v".
    Found 12-bit register for signal <hCount>.
    Found 12-bit register for signal <vCount>.
    Found 10-bit register for signal <hPixel>.
    Found 9-bit register for signal <vPixel>.
    Found 1-bit register for signal <vSync>.
    Found 1-bit register for signal <bright>.
    Found 1-bit register for signal <hSync>.
    Found 2-bit register for signal <count>.
    Found 1-bit register for signal <clk25M>.
    Found 12-bit adder for signal <hCount[11]_GND_56_o_add_0_OUT> created at line 51.
    Found 10-bit adder for signal <hPixel[9]_GND_56_o_add_5_OUT> created at line 70.
    Found 12-bit adder for signal <vCount[11]_GND_56_o_add_9_OUT> created at line 80.
    Found 9-bit adder for signal <vPixel[8]_GND_56_o_add_17_OUT> created at line 90.
    Found 2-bit adder for signal <count[1]_GND_56_o_add_39_OUT> created at line 128.
    Found 12-bit comparator greater for signal <hCount[11]_GND_56_o_LessThan_2_o> created at line 56
    Found 12-bit comparator lessequal for signal <n0002> created at line 64
    Found 12-bit comparator greater for signal <hCount[11]_GND_56_o_LessThan_4_o> created at line 64
    Found 12-bit comparator greater for signal <n0006> created at line 69
    Found 12-bit comparator greater for signal <GND_56_o_INV_132_o> created at line 73
    Found 12-bit comparator greater for signal <vCount[11]_GND_56_o_LessThan_9_o> created at line 79
    Found 12-bit comparator lessequal for signal <n0022> created at line 89
    Found 12-bit comparator greater for signal <vCount[11]_GND_56_o_LessThan_17_o> created at line 89
    Found 12-bit comparator greater for signal <vCount[11]_GND_56_o_LessThan_33_o> created at line 98
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   9 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <vgaControl> synthesized.

Synthesizing Unit <CharacterDisplayRAM>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterDisplayRAM.v".
        RAM_WIDTH = 7
        RAM_ADDR_BITS = 13
WARNING:Xst:3035 - Index value(s) does not match array range for signal <charDispRAM>, simulation mismatch.
    Found 4800x7-bit dual-port RAM <Mram_charDispRAM> for signal <charDispRAM>.
    Found 13-bit adder for signal <vgaAddress> created at line 51.
    Found 7x6-bit multiplier for signal <n0016> created at line 51.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <CharacterDisplayRAM> synthesized.

Synthesizing Unit <CharacterROM>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\CharacterROM.v".
        ROM_WIDTH = 8
        ROM_ADDR_BITS = 12
        PIXEL_BITS = 3
        CHAR_AMNT = 7
WARNING:Xst:647 - Input <glyphAddr<6:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'charROM', unconnected in block 'CharacterROM', is tied to its initial value.
    Found 4096x8-bit single-port Read Only RAM <Mram_charROM> for signal <charROM>.
    Summary:
	inferred   1 RAM(s).
Unit <CharacterROM> synthesized.

Synthesizing Unit <DCM_50Mclk>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DCM_50Mclk.v".
INFO:Xst:3210 - "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\DCM_50Mclk.v" line 26: Output port <LOCKED> of the instance <instance_name> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DCM_50Mclk> synthesized.

Synthesizing Unit <DCM_50M>.
    Related source file is "C:\Users\Steve Brown\Desktop\ECE3710\Titan\Processor\Processor_Titan\ipcore_dir\DCM_50M.v".
    Summary:
	no macro.
Unit <DCM_50M> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x32-bit single-port RAM                           : 1
 32x32-bit dual-port RAM                               : 2
 4096x32-bit single-port Read Only RAM                 : 1
 4096x8-bit single-port Read Only RAM                  : 1
 4800x7-bit dual-port RAM                              : 1
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 12-bit adder                                          : 2
 13-bit adder                                          : 1
 2-bit adder                                           : 1
 22-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 19
 10-bit register                                       : 1
 12-bit register                                       : 2
 2-bit register                                        : 1
 22-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 28
 12-bit comparator greater                             : 7
 12-bit comparator lessequal                           : 2
 22-bit comparator greater                             : 16
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 103
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 52
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 1-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 19
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CharacterDisplayRAM>.
	Multiplier <Mmult_n0016> in block <CharacterDisplayRAM> and adder/subtractor <Madd_vgaAddress> in block <CharacterDisplayRAM> are combined into a MAC<Maddsub_n0016>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charDispRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <cpuWriteEn>    | high     |
    |     addrA          | connected to signal <addrCPU>       |          |
    |     diA            | connected to signal <writeData>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4800-word x 7-bit                   |          |
    |     addrB          | connected to signal <vgaAddress>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterDisplayRAM> synthesized (advanced).

Synthesizing (advanced) Unit <CharacterROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_charROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(glyphAddr,vPixel,hPixel)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CharacterROM> synthesized (advanced).

Synthesizing (advanced) Unit <DataRAM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dataRAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <memWrite_0>    | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <input_data>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DataRAM> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_inst_ROM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <PCadr>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <InstructionROM> synthesized (advanced).

Synthesizing (advanced) Unit <NES_CONTROLLER>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <NES_CONTROLLER> synthesized (advanced).

Synthesizing (advanced) Unit <RegFile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <_n0022>        |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rs>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <_n0022>        |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <Rt>            |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RegFile> synthesized (advanced).

Synthesizing (advanced) Unit <vgaControl>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <vCount>: 1 register on signal <vCount>.
The following registers are absorbed into counter <hPixel>: 1 register on signal <hPixel>.
The following registers are absorbed into counter <vPixel>: 1 register on signal <vPixel>.
Unit <vgaControl> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 1024x32-bit single-port distributed RAM               : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x32-bit single-port distributed Read Only RAM     : 1
 4096x8-bit single-port distributed Read Only RAM      : 1
 4800x7-bit dual-port distributed RAM                  : 1
# MACs                                                 : 1
 7x6-to-13-bit MAC                                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 1-bit adder                                           : 1
 12-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 28
 12-bit comparator greater                             : 7
 12-bit comparator lessequal                           : 2
 22-bit comparator greater                             : 16
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 99
 1-bit 15-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 52
 12-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 19
 32-bit 4-to-1 multiplexer                             : 1
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00363> of sequential type is unconnected in block <ALU>.

Optimizing unit <System> ...

Optimizing unit <IOMemory> ...

Optimizing unit <NES_CONTROLLER> ...

Optimizing unit <vgaControl> ...

Optimizing unit <ExecutionStage> ...

Optimizing unit <RegFile> ...

Optimizing unit <ALU> ...

Optimizing unit <Shifter> ...

Optimizing unit <ProgramCounter> ...

Optimizing unit <LogicController> ...

Optimizing unit <ProgramStatusRegister> ...
WARNING:Xst:1710 - FF/Latch <dispVGA/vgaCtrl/vCount_11> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dispVGA/vgaCtrl/vCount_10> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dispVGA/vgaCtrl/hCount_11> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dispVGA/vgaCtrl/hCount_10> (without init value) has a constant value of 0 in block <System>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ioMem/nes/count_0> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <dispVGA/vgaCtrl/count_0> 
INFO:Xst:2261 - The FF/Latch <ioMem/nes/count_1> in Unit <System> is equivalent to the following FF/Latch, which will be removed : <dispVGA/vgaCtrl/count_1> 

Mapping all equations...
ERROR:Xst:2035 - Port <clk> has illegal connections. This port is connected to an input buffer and other components.
Input Buffer:
   Port <I> of node <dcm_clk/instance_name/clkin1_buf> (IBUFG) in unit <System>
Other Components:
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM3> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM1> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM2> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM4> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM5> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM6> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM7> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM10> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM8> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM9> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM11> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM12> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM13> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM14> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM17> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM15> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM16> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM18> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM19> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM20> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM21> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM24> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM22> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM23> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM25> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM26> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM27> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM28> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM31> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM29> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM30> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM32> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM33> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM34> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM35> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM38> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM36> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM37> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM39> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM40> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM41> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM42> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM45> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM43> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM44> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM46> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM47> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM48> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM49> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM50> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM51> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM52> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM53> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM54> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM55> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM56> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM57> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM60> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM58> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM59> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM61> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM62> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM63> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM64> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM67> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM65> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM66> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM68> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM69> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM70> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM71> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM74> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM72> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM73> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM75> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM76> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM77> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM78> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM81> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM79> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM80> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM82> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM83> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM84> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM85> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM88> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM86> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM87> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM89> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM90> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM91> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM92> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM95> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM93> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM94> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM96> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM97> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM98> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM99> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM102> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM100> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM101> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM103> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM104> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM105> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM106> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM107> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM108> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM109> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM110> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM111> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM112> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM113> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM114> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM117> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM115> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM116> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM118> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM119> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM120> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM121> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM124> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM122> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM123> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM125> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM126> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM127> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM128> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM131> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM129> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM130> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM132> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM133> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM134> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM135> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM138> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM136> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM137> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM139> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM140> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM141> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM142> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM145> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM143> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM144> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM146> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM147> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM148> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM149> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM152> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM150> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM151> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM153> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM154> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM155> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM156> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM159> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM157> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM158> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM160> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM161> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM162> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM163> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM166> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM164> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM165> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM167> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM168> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM169> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM170> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM173> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM171> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM172> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM174> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM175> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM176> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM177> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM180> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM178> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM179> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM181> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM182> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM183> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM184> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM187> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM185> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM186> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM188> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM189> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM190> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM191> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM194> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM192> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM193> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM195> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM196> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM197> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM198> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM201> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM199> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM200> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM202> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM203> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM204> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM205> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM208> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM206> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM207> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM209> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM210> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM211> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM212> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM215> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM213> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM214> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM216> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM217> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM218> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM219> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM220> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM221> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM222> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM223> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM224> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM225> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM226> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM227> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM230> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM228> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM229> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM231> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM232> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM233> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM234> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM237> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM235> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM236> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM238> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM239> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM240> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM241> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM244> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM242> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM243> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM245> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM246> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM247> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM248> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM251> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM249> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM250> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM252> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM253> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM254> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM255> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM258> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM256> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM257> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM259> (RAM128X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM260> (RAM64X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM261> (RAM64X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM262> (RAM64X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM265> (RAM64X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM263> (RAM64X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM264> (RAM64X1D) in unit <System>
   Port <WCLK> of node <dispVGA/charDispRAM/Mram_charDispRAM266> (RAM64X1D) in unit <System>
   Port <C> of node <ioMem/leds_0> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_1> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_2> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_3> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_4> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_5> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_6> (FDRE) in unit <System>
   Port <C> of node <ioMem/leds_7> (FDRE) in unit <System>
   Port <C> of node <ioMem/nes/count_1> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_2> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_3> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_4> (FDRS) in unit <System>
   Port <C> of node <ioMem/nes/count_5> (FDRS) in unit <System>
   Port <C> of node <ioMem/nes/count_8> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_6> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_7> (FDRS) in unit <System>
   Port <C> of node <ioMem/nes/count_9> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_10> (FDRS) in unit <System>
   Port <C> of node <ioMem/nes/count_11> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_12> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_15> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_13> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_14> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_18> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_16> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_17> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_21> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_19> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_20> (FDR) in unit <System>
   Port <C> of node <ioMem/nes/count_0> (FDR) in unit <System>
   Port <C> of node <dispVGA/vgaCtrl/clk25M> (FDR) in unit <System>


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.20 secs
 
--> 

Total memory usage is 271620 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    9 (   0 filtered)

