Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Apr 06 18:13:19 2021
| Host         : DESKTOP-V2DGADJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_1000Hz_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: clk_100Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 33 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    194.256        0.000                      0                   47        0.089        0.000                      0                   47        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        194.256        0.000                      0                   47        0.407        0.000                      0                   47       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      194.284        0.000                      0                   47        0.407        0.000                      0                   47       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        194.256        0.000                      0                   47        0.089        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      194.256        0.000                      0                   47        0.089        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.256ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.168ns (39.503%)  route 3.320ns (60.497%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.575 r  counter2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.575    counter2_reg[12]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[13]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                194.256    

Slack (MET) :             194.345ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.054ns (38.219%)  route 3.320ns (61.781%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.461    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                194.345    

Slack (MET) :             194.351ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.073ns (38.437%)  route 3.320ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.480 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.480    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                194.351    

Slack (MET) :             194.366ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.033ns (37.977%)  route 3.320ns (62.023%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.440 r  counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.440    counter2_reg[8]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[11]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                194.366    

Slack (MET) :             194.367ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.057ns (38.254%)  route 3.320ns (61.746%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.464 r  counter2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.464    counter2_reg[12]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[12]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                194.367    

Slack (MET) :             194.440ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.959ns (37.108%)  route 3.320ns (62.892%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.366 r  counter2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.366    counter2_reg[8]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[10]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                194.440    

Slack (MET) :             194.456ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.943ns (36.916%)  route 3.320ns (63.084%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.350 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.350    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                194.456    

Slack (MET) :             194.459ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.940ns (36.880%)  route 3.320ns (63.120%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.347 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.347    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                194.459    

Slack (MET) :             194.480ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.919ns (36.627%)  route 3.320ns (63.373%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.326 r  counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.326    counter2_reg[4]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[7]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                194.480    

Slack (MET) :             194.554ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.845ns (35.720%)  route 3.320ns (64.280%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.252 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.252    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                194.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clk_1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.385%)  route 0.312ns (62.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.565    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1000Hz_reg/Q
                         net (fo=2, routed)           0.312    -0.113    clk_1000Hz
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.045    -0.068 r  clk_1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.068    clk_1000Hz_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.801    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.091    -0.474    clk_1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 counter2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.252ns (43.580%)  route 0.326ns (56.420%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[8]/Q
                         net (fo=6, routed)           0.326    -0.132    counter2_reg[8]
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  counter2[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.087    counter2[12]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.021 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.301ns (51.599%)  route 0.282ns (48.401%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.016 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.256ns (43.670%)  route 0.330ns (56.330%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=5, routed)           0.330    -0.128    counter2_reg[5]
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.083 r  counter2[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.083    counter2[4]_i_5_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.013    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.494    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.251ns (42.436%)  route 0.340ns (57.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.340    -0.119    counter2_reg_n_0_[1]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.009 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.495    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.251ns (42.284%)  route 0.343ns (57.716%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  counter2_reg[5]/Q
                         net (fo=5, routed)           0.343    -0.116    counter2_reg[5]
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  counter2[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.071    counter2[4]_i_4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.006 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.494    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.256ns (42.969%)  route 0.340ns (57.031%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.119    counter2_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.004    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.495    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 counter2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.252ns (40.909%)  route 0.364ns (59.091%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[14]/Q
                         net (fo=6, routed)           0.364    -0.094    counter2_reg[14]
    SLICE_X52Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.049 r  counter2[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.049    counter2[4]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.017 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.412%)  route 0.282ns (45.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.020 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.804%)  route 0.377ns (60.196%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[6]/Q
                         net (fo=6, routed)           0.377    -0.082    counter2_reg[6]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.037    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.026 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     clk_1000Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X53Y96     clk_100Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X88Y100    clk_2dot5MHz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y100     count_sound_1000Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     count_sound_1000Hz_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     count_sound_1000Hz_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     clk_1000Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     count_sound_1000Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     count_sound_1000Hz_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    clk_2dot5MHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y98     counter2_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y98     counter2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y99     counter2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y99     counter2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y99     counter2_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.284ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.168ns (39.503%)  route 3.320ns (60.497%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.575 r  counter2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.575    counter2_reg[12]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.859    counter2_reg[13]
  -------------------------------------------------------------------
                         required time                        198.859    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                194.284    

Slack (MET) :             194.373ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.054ns (38.219%)  route 3.320ns (61.781%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.461    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                194.373    

Slack (MET) :             194.379ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.073ns (38.437%)  route 3.320ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.480 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.480    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.859    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                        198.859    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                194.379    

Slack (MET) :             194.394ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.033ns (37.977%)  route 3.320ns (62.023%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.440 r  counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.440    counter2_reg[8]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[11]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                194.394    

Slack (MET) :             194.395ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.057ns (38.254%)  route 3.320ns (61.746%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.464 r  counter2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.464    counter2_reg[12]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.289   198.797    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.859    counter2_reg[12]
  -------------------------------------------------------------------
                         required time                        198.859    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                194.395    

Slack (MET) :             194.468ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.959ns (37.108%)  route 3.320ns (62.892%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.366 r  counter2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.366    counter2_reg[8]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[10]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                194.468    

Slack (MET) :             194.484ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.943ns (36.916%)  route 3.320ns (63.084%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.350 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.350    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                194.484    

Slack (MET) :             194.487ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.940ns (36.880%)  route 3.320ns (63.120%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.347 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.347    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                194.487    

Slack (MET) :             194.508ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.919ns (36.627%)  route 3.320ns (63.373%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.326 r  counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.326    counter2_reg[4]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[7]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                194.508    

Slack (MET) :             194.582ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.845ns (35.720%)  route 3.320ns (64.280%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.252 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.252    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.289   198.772    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.834    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                        198.834    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                194.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 clk_1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.385%)  route 0.312ns (62.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.565    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1000Hz_reg/Q
                         net (fo=2, routed)           0.312    -0.113    clk_1000Hz
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.045    -0.068 r  clk_1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.068    clk_1000Hz_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.801    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.091    -0.474    clk_1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 counter2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.252ns (43.580%)  route 0.326ns (56.420%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[8]/Q
                         net (fo=6, routed)           0.326    -0.132    counter2_reg[8]
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  counter2[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.087    counter2[12]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.021 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.301ns (51.599%)  route 0.282ns (48.401%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.016 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.256ns (43.670%)  route 0.330ns (56.330%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=5, routed)           0.330    -0.128    counter2_reg[5]
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.083 r  counter2[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.083    counter2[4]_i_5_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.013    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.494    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.251ns (42.436%)  route 0.340ns (57.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.340    -0.119    counter2_reg_n_0_[1]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.009 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.495    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.251ns (42.284%)  route 0.343ns (57.716%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  counter2_reg[5]/Q
                         net (fo=5, routed)           0.343    -0.116    counter2_reg[5]
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  counter2[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.071    counter2[4]_i_4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.006 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.494    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.256ns (42.969%)  route 0.340ns (57.031%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.119    counter2_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.004    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.495    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 counter2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.252ns (40.909%)  route 0.364ns (59.091%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[14]/Q
                         net (fo=6, routed)           0.364    -0.094    counter2_reg[14]
    SLICE_X52Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.049 r  counter2[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.049    counter2[4]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.017 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.412%)  route 0.282ns (45.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.020 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.255    -0.583    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.478    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.804%)  route 0.377ns (60.196%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[6]/Q
                         net (fo=6, routed)           0.377    -0.082    counter2_reg[6]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.037    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.026 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.479    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.506    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   demo_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     clk_1000Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X53Y96     clk_100Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X88Y100    clk_2dot5MHz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y100     count_sound_1000Hz_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     count_sound_1000Hz_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y102     count_sound_1000Hz_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     clk_1000Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X53Y96     clk_100Hz_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     count_sound_1000Hz_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y102     count_sound_1000Hz_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y100     count_sound_1000Hz_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X88Y100    clk_2dot5MHz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     count_sound_1000Hz_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y98     counter2_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y98     counter2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y99     counter2_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y99     counter2_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X52Y99     counter2_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { demo_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   demo_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  demo_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      194.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.256ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.168ns (39.503%)  route 3.320ns (60.497%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.575 r  counter2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.575    counter2_reg[12]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[13]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                194.256    

Slack (MET) :             194.345ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.054ns (38.219%)  route 3.320ns (61.781%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.461    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                194.345    

Slack (MET) :             194.351ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.073ns (38.437%)  route 3.320ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.480 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.480    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                194.351    

Slack (MET) :             194.366ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.033ns (37.977%)  route 3.320ns (62.023%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.440 r  counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.440    counter2_reg[8]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[11]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                194.366    

Slack (MET) :             194.367ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.057ns (38.254%)  route 3.320ns (61.746%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.464 r  counter2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.464    counter2_reg[12]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[12]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                194.367    

Slack (MET) :             194.440ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.959ns (37.108%)  route 3.320ns (62.892%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.366 r  counter2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.366    counter2_reg[8]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[10]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                194.440    

Slack (MET) :             194.456ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.943ns (36.916%)  route 3.320ns (63.084%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.350 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.350    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                194.456    

Slack (MET) :             194.459ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.940ns (36.880%)  route 3.320ns (63.120%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.347 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.347    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                194.459    

Slack (MET) :             194.480ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.919ns (36.627%)  route 3.320ns (63.373%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.326 r  counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.326    counter2_reg[4]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[7]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                194.480    

Slack (MET) :             194.554ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.845ns (35.720%)  route 3.320ns (64.280%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.252 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.252    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                194.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk_1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.385%)  route 0.312ns (62.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.565    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1000Hz_reg/Q
                         net (fo=2, routed)           0.312    -0.113    clk_1000Hz
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.045    -0.068 r  clk_1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.068    clk_1000Hz_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.801    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.091    -0.156    clk_1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.252ns (43.580%)  route 0.326ns (56.420%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[8]/Q
                         net (fo=6, routed)           0.326    -0.132    counter2_reg[8]
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  counter2[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.087    counter2[12]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.021 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.301ns (51.599%)  route 0.282ns (48.401%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.016 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.256ns (43.670%)  route 0.330ns (56.330%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=5, routed)           0.330    -0.128    counter2_reg[5]
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.083 r  counter2[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.083    counter2[4]_i_5_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.013    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.177    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.251ns (42.436%)  route 0.340ns (57.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.340    -0.119    counter2_reg_n_0_[1]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.009 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.178    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.251ns (42.284%)  route 0.343ns (57.716%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  counter2_reg[5]/Q
                         net (fo=5, routed)           0.343    -0.116    counter2_reg[5]
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  counter2[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.071    counter2[4]_i_4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.006 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.177    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.256ns (42.969%)  route 0.340ns (57.031%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.119    counter2_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.004    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.178    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 counter2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.252ns (40.909%)  route 0.364ns (59.091%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[14]/Q
                         net (fo=6, routed)           0.364    -0.094    counter2_reg[14]
    SLICE_X52Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.049 r  counter2[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.049    counter2[4]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.017 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.412%)  route 0.282ns (45.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.020 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.804%)  route 0.377ns (60.196%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[6]/Q
                         net (fo=6, routed)           0.377    -0.082    counter2_reg[6]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.037    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.026 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      194.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.256ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.168ns (39.503%)  route 3.320ns (60.497%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.575 r  counter2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.575    counter2_reg[12]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[13]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[13]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.575    
  -------------------------------------------------------------------
                         slack                                194.256    

Slack (MET) :             194.345ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 2.054ns (38.219%)  route 3.320ns (61.781%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.461 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.461    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                194.345    

Slack (MET) :             194.351ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.073ns (38.437%)  route 3.320ns (61.563%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.480 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.480    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                194.351    

Slack (MET) :             194.366ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 2.033ns (37.977%)  route 3.320ns (62.023%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.440 r  counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.440    counter2_reg[8]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[11]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[11]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.440    
  -------------------------------------------------------------------
                         slack                                194.366    

Slack (MET) :             194.367ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.057ns (38.254%)  route 3.320ns (61.746%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.241 r  counter2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.241    counter2_reg[8]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.464 r  counter2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.464    counter2_reg[12]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
                         clock pessimism              0.601   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062   198.831    counter2_reg[12]
  -------------------------------------------------------------------
                         required time                        198.831    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                194.367    

Slack (MET) :             194.440ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.959ns (37.108%)  route 3.320ns (62.892%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.366 r  counter2_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.366    counter2_reg[8]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[10]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[10]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.366    
  -------------------------------------------------------------------
                         slack                                194.440    

Slack (MET) :             194.456ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.263ns  (logic 1.943ns (36.916%)  route 3.320ns (63.084%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.127 r  counter2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.127    counter2_reg[4]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.350 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.350    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                194.456    

Slack (MET) :             194.459ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.260ns  (logic 1.940ns (36.880%)  route 3.320ns (63.120%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.347 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.347    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.347    
  -------------------------------------------------------------------
                         slack                                194.459    

Slack (MET) :             194.480ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.919ns (36.627%)  route 3.320ns (63.373%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.326 r  counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.326    counter2_reg[4]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[7]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[7]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                194.480    

Slack (MET) :             194.554ns  (required time - arrival time)
  Source:                 counter2_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.845ns (35.720%)  route 3.320ns (64.280%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 198.485 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.626    -0.914    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.456    -0.458 f  counter2_reg[12]/Q
                         net (fo=2, routed)           1.414     0.957    counter2_reg[12]
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.124     1.081 r  counter2[0]_i_7/O
                         net (fo=10, routed)          0.924     2.005    counter2[0]_i_7_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I0_O)        0.150     2.155 r  clk_100Hz_i_2/O
                         net (fo=5, routed)           0.981     3.137    clk_100Hz_i_2_n_0
    SLICE_X52Y96         LUT3 (Prop_lut3_I1_O)        0.326     3.463 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000     3.463    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.013 r  counter2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.013    counter2_reg[0]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.252 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.252    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.485    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.576   199.061    
                         clock uncertainty           -0.318   198.744    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062   198.806    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                        198.806    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                194.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 clk_1000Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk_1000Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.186ns (37.385%)  route 0.312ns (62.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.565    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  clk_1000Hz_reg/Q
                         net (fo=2, routed)           0.312    -0.113    clk_1000Hz
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.045    -0.068 r  clk_1000Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.068    clk_1000Hz_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.872    -0.801    clk_5MHz
    SLICE_X0Y100         FDRE                                         r  clk_1000Hz_reg/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.091    -0.156    clk_1000Hz_reg
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 counter2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.252ns (43.580%)  route 0.326ns (56.420%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[8]/Q
                         net (fo=6, routed)           0.326    -0.132    counter2_reg[8]
    SLICE_X52Y99         LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  counter2[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.087    counter2[12]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.021 r  counter2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.021    counter2_reg[12]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.301ns (51.599%)  route 0.282ns (48.401%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.016 r  counter2_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.016    counter2_reg[8]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[8]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.256ns (43.670%)  route 0.330ns (56.330%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[5]/Q
                         net (fo=5, routed)           0.330    -0.128    counter2_reg[5]
    SLICE_X52Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.083 r  counter2[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.083    counter2[4]_i_5_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.013 r  counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.013    counter2_reg[4]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.177    counter2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.251ns (42.436%)  route 0.340ns (57.564%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  counter2_reg[1]/Q
                         net (fo=1, routed)           0.340    -0.119    counter2_reg_n_0_[1]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.009 r  counter2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.009    counter2_reg[0]_i_1_n_6
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[1]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.178    counter2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 counter2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.251ns (42.284%)  route 0.343ns (57.716%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  counter2_reg[5]/Q
                         net (fo=5, routed)           0.343    -0.116    counter2_reg[5]
    SLICE_X52Y97         LUT6 (Prop_lut6_I1_O)        0.045    -0.071 r  counter2[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.071    counter2[4]_i_4_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.006 r  counter2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.006    counter2_reg[4]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[5]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.318    -0.282    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.177    counter2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 counter2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.256ns (42.969%)  route 0.340ns (57.031%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.600    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.459 f  counter2_reg[0]/Q
                         net (fo=2, routed)           0.340    -0.119    counter2_reg_n_0_[0]
    SLICE_X52Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.074 r  counter2[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.074    counter2[0]_i_6_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.004 r  counter2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.004    counter2_reg[0]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[0]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.318    -0.283    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.178    counter2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 counter2_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.252ns (40.909%)  route 0.364ns (59.091%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y99         FDCE                                         r  counter2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[14]/Q
                         net (fo=6, routed)           0.364    -0.094    counter2_reg[14]
    SLICE_X52Y97         LUT6 (Prop_lut6_I2_O)        0.045    -0.049 r  counter2[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.049    counter2[4]_i_3_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.017 r  counter2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.017    counter2_reg[4]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 counter2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.337ns (54.412%)  route 0.282ns (45.588%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[4]/Q
                         net (fo=4, routed)           0.098    -0.360    counter2_reg[4]
    SLICE_X53Y97         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 f  counter2[4]_i_6/O
                         net (fo=4, routed)           0.185    -0.131    counter2[4]_i_6_n_0
    SLICE_X52Y98         LUT6 (Prop_lut6_I1_O)        0.045    -0.086 r  counter2[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.086    counter2[8]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.020 r  counter2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.020    counter2_reg[8]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.835    -0.838    clk_5MHz
    SLICE_X52Y98         FDCE                                         r  counter2_reg[9]/C
                         clock pessimism              0.255    -0.583    
                         clock uncertainty            0.318    -0.266    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105    -0.161    counter2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 counter2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            counter2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.249ns (39.804%)  route 0.377ns (60.196%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.599    clk_5MHz
    SLICE_X52Y97         FDCE                                         r  counter2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.458 f  counter2_reg[6]/Q
                         net (fo=6, routed)           0.377    -0.082    counter2_reg[6]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.045    -0.037 r  counter2[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.037    counter2[0]_i_3_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.026 r  counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.026    counter2_reg[0]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    demo_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  demo_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    demo_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  demo_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    demo_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  demo_clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.834    -0.839    clk_5MHz
    SLICE_X52Y96         FDCE                                         r  counter2_reg[3]/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105    -0.162    counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.188    





