Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Aug  3 01:11:18 2024
| Host         : DESKTOP-QKFN6QS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1_timing_summary_routed.rpt -pb DSP48A1_timing_summary_routed.pb -rpx DSP48A1_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.748        0.000                      0                  106        0.139        0.000                      0                  106        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.748        0.000                      0                  106        0.139        0.000                      0                  106        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CARRRYOUT_REG/mux_out_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 2.340ns (38.642%)  route 3.716ns (61.358%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 14.120 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.990 r  OPMODE_REG/mux_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.990    OPMODE_REG/mux_out_reg[43]_i_2_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.082 r  OPMODE_REG/mux_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.007     9.090    OPMODE_REG/mux_out_reg[47]_i_2_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.247 r  OPMODE_REG/mux_out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.323     9.570    OPMODE_REG/postStage/p_0_in
    SLICE_X4Y175         LUT3 (Prop_lut3_I0_O)        0.209     9.779 r  OPMODE_REG/mux_out[0]_i_1__0/O
                         net (fo=2, routed)           0.724    10.503    CARRRYOUT_REG/mux_out_reg[7]
    SLICE_X13Y172        FDRE                                         r  CARRRYOUT_REG/mux_out_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.230    14.120    CARRRYOUT_REG/CLK
    SLICE_X13Y172        FDRE                                         r  CARRRYOUT_REG/mux_out_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.335    
                         clock uncertainty           -0.035    14.300    
    SLICE_X13Y172        FDRE (Setup_fdre_C_D)       -0.049    14.251    CARRRYOUT_REG/mux_out_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.251    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CARRRYOUT_REG/mux_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 2.340ns (39.420%)  route 3.596ns (60.580%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.120ns = ( 14.120 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.990 r  OPMODE_REG/mux_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.990    OPMODE_REG/mux_out_reg[43]_i_2_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.082 r  OPMODE_REG/mux_out_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.007     9.090    OPMODE_REG/mux_out_reg[47]_i_2_n_0
    SLICE_X2Y175         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.247 r  OPMODE_REG/mux_out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.323     9.570    OPMODE_REG/postStage/p_0_in
    SLICE_X4Y175         LUT3 (Prop_lut3_I0_O)        0.209     9.779 r  OPMODE_REG/mux_out[0]_i_1__0/O
                         net (fo=2, routed)           0.605    10.383    CARRRYOUT_REG/mux_out_reg[7]
    SLICE_X13Y172        FDRE                                         r  CARRRYOUT_REG/mux_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.230    14.120    CARRRYOUT_REG/CLK
    SLICE_X13Y172        FDRE                                         r  CARRRYOUT_REG/mux_out_reg[0]/C
                         clock pessimism              0.215    14.335    
                         clock uncertainty           -0.035    14.300    
    SLICE_X13Y172        FDRE (Setup_fdre_C_D)       -0.039    14.261    CARRRYOUT_REG/mux_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 2.248ns (40.827%)  route 3.258ns (59.173%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.990 r  OPMODE_REG/mux_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.990    OPMODE_REG/mux_out_reg[43]_i_2_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.147 r  OPMODE_REG/mux_out_reg[47]_i_2/O[0]
                         net (fo=1, routed)           0.597     9.744    postStage/mux_out_reg[47]_0[0]
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.209     9.953 r  postStage/mux_out[44]_i_1/O
                         net (fo=1, routed)           0.000     9.953    P_REG/D[44]
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    P_REG/CLK
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[44]/C
                         clock pessimism              0.230    14.407    
                         clock uncertainty           -0.035    14.372    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.030    14.402    P_REG/mux_out_reg[44]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.511ns  (logic 2.102ns (38.143%)  route 3.409ns (61.857%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.180ns = ( 14.180 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.703 r  OPMODE_REG/mux_out_reg[31]_i_20/O[2]
                         net (fo=1, routed)           0.460     8.163    OPMODE_REG/postStage_out1[30]
    SLICE_X2Y170         LUT6 (Prop_lut6_I5_O)        0.230     8.393 r  OPMODE_REG/mux_out[31]_i_9/O
                         net (fo=1, routed)           0.000     8.393    OPMODE_REG/mux_out[31]_i_9_n_0
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.679 r  OPMODE_REG/mux_out_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.679    OPMODE_REG/mux_out_reg[31]_i_2_n_0
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.771 r  OPMODE_REG/mux_out_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    OPMODE_REG/mux_out_reg[35]_i_2_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.008 r  OPMODE_REG/mux_out_reg[39]_i_2/O[3]
                         net (fo=1, routed)           0.724     9.732    postStage/mux_out_reg[39]_0[3]
    SLICE_X4Y172         LUT3 (Prop_lut3_I0_O)        0.226     9.958 r  postStage/mux_out[39]_i_1/O
                         net (fo=1, routed)           0.000     9.958    P_REG/D[39]
    SLICE_X4Y172         FDRE                                         r  P_REG/mux_out_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.290    14.180    P_REG/CLK
    SLICE_X4Y172         FDRE                                         r  P_REG/mux_out_reg[39]/C
                         clock pessimism              0.230    14.410    
                         clock uncertainty           -0.035    14.375    
    SLICE_X4Y172         FDRE (Setup_fdre_C_D)        0.064    14.439    P_REG/mux_out_reg[39]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.156ns (39.712%)  route 3.273ns (60.288%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.055 r  OPMODE_REG/mux_out_reg[43]_i_2/O[0]
                         net (fo=1, routed)           0.612     9.667    postStage/mux_out_reg[43]_0[0]
    SLICE_X4Y173         LUT3 (Prop_lut3_I0_O)        0.209     9.876 r  postStage/mux_out[40]_i_1/O
                         net (fo=1, routed)           0.000     9.876    P_REG/D[40]
    SLICE_X4Y173         FDRE                                         r  P_REG/mux_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X4Y173         FDRE                                         r  P_REG/mux_out_reg[40]/C
                         clock pessimism              0.230    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X4Y173         FDRE (Setup_fdre_C_D)        0.030    14.403    P_REG/mux_out_reg[40]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                          -9.876    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.553ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.265ns (41.665%)  route 3.171ns (58.335%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     9.135 r  OPMODE_REG/mux_out_reg[43]_i_2/O[3]
                         net (fo=1, routed)           0.510     9.645    postStage/mux_out_reg[43]_0[3]
    SLICE_X4Y173         LUT3 (Prop_lut3_I0_O)        0.238     9.883 r  postStage/mux_out[43]_i_1/O
                         net (fo=1, routed)           0.000     9.883    P_REG/D[43]
    SLICE_X4Y173         FDRE                                         r  P_REG/mux_out_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X4Y173         FDRE                                         r  P_REG/mux_out_reg[43]/C
                         clock pessimism              0.230    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X4Y173         FDRE (Setup_fdre_C_D)        0.064    14.437    P_REG/mux_out_reg[43]
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                  4.553    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 2.321ns (43.013%)  route 3.075ns (56.987%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.990 r  OPMODE_REG/mux_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.990    OPMODE_REG/mux_out_reg[43]_i_2_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.213 r  OPMODE_REG/mux_out_reg[47]_i_2/O[1]
                         net (fo=1, routed)           0.414     9.627    postStage/mux_out_reg[47]_0[1]
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.216     9.843 r  postStage/mux_out[45]_i_1/O
                         net (fo=1, routed)           0.000     9.843    P_REG/D[45]
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    P_REG/CLK
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[45]/C
                         clock pessimism              0.230    14.407    
                         clock uncertainty           -0.035    14.372    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.032    14.404    P_REG/mux_out_reg[45]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.295ns (42.662%)  route 3.084ns (57.338%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.990 r  OPMODE_REG/mux_out_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.990    OPMODE_REG/mux_out_reg[43]_i_2_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     9.170 r  OPMODE_REG/mux_out_reg[47]_i_2/O[2]
                         net (fo=1, routed)           0.423     9.594    postStage/mux_out_reg[47]_0[2]
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.233     9.827 r  postStage/mux_out[46]_i_1/O
                         net (fo=1, routed)           0.000     9.827    P_REG/D[46]
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    P_REG/CLK
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[46]/C
                         clock pessimism              0.230    14.407    
                         clock uncertainty           -0.035    14.372    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.064    14.436    P_REG/mux_out_reg[46]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.229ns (42.123%)  route 3.063ns (57.877%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.225     7.013    X/mux_out_reg[1][0]
    SLICE_X3Y169         LUT5 (Prop_lut5_I2_O)        0.097     7.110 r  X/mux_out[27]_i_23/O
                         net (fo=1, routed)           0.000     7.110    OPMODE_REG/mux_out_reg[9][1]
    SLICE_X3Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.522 r  OPMODE_REG/mux_out_reg[27]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.522    OPMODE_REG/mux_out_reg[27]_i_20_n_0
    SLICE_X3Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.611 r  OPMODE_REG/mux_out_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.611    OPMODE_REG/mux_out_reg[31]_i_20_n_0
    SLICE_X3Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.700 r  OPMODE_REG/mux_out_reg[35]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.700    OPMODE_REG/mux_out_reg[35]_i_20_n_0
    SLICE_X3Y172         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.859 r  OPMODE_REG/mux_out_reg[39]_i_20/O[0]
                         net (fo=1, routed)           0.436     8.295    OPMODE_REG/postStage_out1[36]
    SLICE_X2Y172         LUT6 (Prop_lut6_I5_O)        0.224     8.519 r  OPMODE_REG/mux_out[39]_i_11/O
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out[39]_i_11_n_0
    SLICE_X2Y172         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.898 r  OPMODE_REG/mux_out_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.898    OPMODE_REG/mux_out_reg[39]_i_2_n_0
    SLICE_X2Y173         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     9.121 r  OPMODE_REG/mux_out_reg[43]_i_2/O[1]
                         net (fo=1, routed)           0.402     9.523    postStage/mux_out_reg[43]_0[1]
    SLICE_X4Y173         LUT3 (Prop_lut3_I0_O)        0.216     9.739 r  postStage/mux_out[41]_i_1/O
                         net (fo=1, routed)           0.000     9.739    P_REG/D[41]
    SLICE_X4Y173         FDRE                                         r  P_REG/mux_out_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    P_REG/CLK
    SLICE_X4Y173         FDRE                                         r  P_REG/mux_out_reg[41]/C
                         clock pessimism              0.230    14.408    
                         clock uncertainty           -0.035    14.373    
    SLICE_X4Y173         FDRE (Setup_fdre_C_D)        0.032    14.405    P_REG/mux_out_reg[41]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 OPMODE_REG/mux_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 2.208ns (41.498%)  route 3.113ns (58.502%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.447ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.402     4.447    OPMODE_REG/CLK
    SLICE_X7Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.341     4.788 r  OPMODE_REG/mux_out_reg[0]/Q
                         net (fo=143, routed)         2.509     7.298    postStage/mux_out_reg[7]_0[0]
    SLICE_X1Y163         LUT6 (Prop_lut6_I2_O)        0.097     7.395 r  postStage/mux_out[3]_i_17/O
                         net (fo=1, routed)           0.000     7.395    OPMODE_REG/mux_out_reg[3]_1[0]
    SLICE_X1Y163         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     7.807 r  OPMODE_REG/mux_out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.807    OPMODE_REG/mux_out_reg[3]_i_3_n_0
    SLICE_X1Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.896 r  OPMODE_REG/mux_out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.896    OPMODE_REG/mux_out_reg[7]_i_3_n_0
    SLICE_X1Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.985 r  OPMODE_REG/mux_out_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.985    OPMODE_REG/mux_out_reg[11]_i_3_n_0
    SLICE_X1Y166         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.074 r  OPMODE_REG/mux_out_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.074    OPMODE_REG/mux_out_reg[15]_i_3_n_0
    SLICE_X1Y167         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.163 r  OPMODE_REG/mux_out_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.163    OPMODE_REG/mux_out_reg[19]_i_3_n_0
    SLICE_X1Y168         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.252 r  OPMODE_REG/mux_out_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.252    OPMODE_REG/mux_out_reg[23]_i_3_n_0
    SLICE_X1Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.341 r  OPMODE_REG/mux_out_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.341    OPMODE_REG/mux_out_reg[27]_i_3_n_0
    SLICE_X1Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.430 r  OPMODE_REG/mux_out_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.430    OPMODE_REG/mux_out_reg[31]_i_3_n_0
    SLICE_X1Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.519 r  OPMODE_REG/mux_out_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.519    OPMODE_REG/mux_out_reg[35]_i_3_n_0
    SLICE_X1Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.608 r  OPMODE_REG/mux_out_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.608    OPMODE_REG/mux_out_reg[39]_i_3_n_0
    SLICE_X1Y173         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.697 r  OPMODE_REG/mux_out_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.697    OPMODE_REG/mux_out_reg[43]_i_3_n_0
    SLICE_X1Y174         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.931 r  OPMODE_REG/mux_out_reg[47]_i_3/O[3]
                         net (fo=1, routed)           0.603     9.534    postStage/mux_out_reg[1]_2[3]
    SLICE_X4Y174         LUT3 (Prop_lut3_I1_O)        0.234     9.768 r  postStage/mux_out[47]_i_1/O
                         net (fo=1, routed)           0.000     9.768    P_REG/D[47]
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    P_REG/CLK
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[47]/C
                         clock pessimism              0.230    14.407    
                         clock uncertainty           -0.035    14.372    
    SLICE_X4Y174         FDRE (Setup_fdre_C_D)        0.064    14.436    P_REG/mux_out_reg[47]
  -------------------------------------------------------------------
                         required time                         14.436    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  4.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 OPMODE_REG/mux_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Cin_REG/mux_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.624     1.616    OPMODE_REG/CLK
    SLICE_X11Y159        FDRE                                         r  OPMODE_REG/mux_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y159        FDRE (Prop_fdre_C_Q)         0.141     1.757 r  OPMODE_REG/mux_out_reg[5]/Q
                         net (fo=1, routed)           0.086     1.843    Cin_REG/Q[0]
    SLICE_X10Y159        LUT4 (Prop_lut4_I2_O)        0.045     1.888 r  Cin_REG/mux_out[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.888    Cin_REG/mux_out[0]_i_1__1_n_0
    SLICE_X10Y159        FDRE                                         r  Cin_REG/mux_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.896     2.137    Cin_REG/CLK
    SLICE_X10Y159        FDRE                                         r  Cin_REG/mux_out_reg[0]/C
                         clock pessimism             -0.508     1.629    
    SLICE_X10Y159        FDRE (Hold_fdre_C_D)         0.120     1.749    Cin_REG/mux_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 OPMODE_REG/mux_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.206ns (32.358%)  route 0.431ns (67.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.624     1.616    OPMODE_REG/CLK
    SLICE_X8Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y157         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  OPMODE_REG/mux_out_reg[7]/Q
                         net (fo=49, routed)          0.431     2.211    postStage/mux_out_reg[7]_0[2]
    SLICE_X0Y164         LUT3 (Prop_lut3_I2_O)        0.042     2.253 r  postStage/mux_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.253    P_REG/D[5]
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.921     2.163    P_REG/CLK
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[5]/C
                         clock pessimism             -0.483     1.680    
    SLICE_X0Y164         FDRE (Hold_fdre_C_D)         0.107     1.787    P_REG/mux_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 OPMODE_REG/mux_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.209ns (32.675%)  route 0.431ns (67.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.624     1.616    OPMODE_REG/CLK
    SLICE_X8Y157         FDRE                                         r  OPMODE_REG/mux_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y157         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  OPMODE_REG/mux_out_reg[7]/Q
                         net (fo=49, routed)          0.431     2.211    postStage/mux_out_reg[7]_0[2]
    SLICE_X0Y164         LUT3 (Prop_lut3_I2_O)        0.045     2.256 r  postStage/mux_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.256    P_REG/D[4]
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.921     2.163    P_REG/CLK
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[4]/C
                         clock pessimism             -0.483     1.680    
    SLICE_X0Y164         FDRE (Hold_fdre_C_D)         0.091     1.771    P_REG/mux_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 P_REG/mux_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.405ns (58.162%)  route 0.291ns (41.838%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.649     1.641    P_REG/CLK
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.128     1.769 r  P_REG/mux_out_reg[7]/Q
                         net (fo=7, routed)           0.152     1.922    OPMODE_REG/mux_out_reg[47]_1[7]
    SLICE_X2Y164         LUT6 (Prop_lut6_I0_O)        0.098     2.020 r  OPMODE_REG/mux_out[7]_i_8/O
                         net (fo=1, routed)           0.000     2.020    OPMODE_REG/mux_out[7]_i_8_n_0
    SLICE_X2Y164         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.084 r  OPMODE_REG/mux_out_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           0.139     2.223    postStage/mux_out_reg[7]_1[3]
    SLICE_X0Y164         LUT3 (Prop_lut3_I0_O)        0.115     2.338 r  postStage/mux_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.338    P_REG/D[7]
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.921     2.163    P_REG/CLK
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[7]/C
                         clock pessimism             -0.522     1.641    
    SLICE_X0Y164         FDRE (Hold_fdre_C_D)         0.107     1.748    P_REG/mux_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 P_REG/mux_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.440ns (61.285%)  route 0.278ns (38.715%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.649     1.641    P_REG/CLK
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  P_REG/mux_out_reg[4]/Q
                         net (fo=7, routed)           0.120     1.903    postStage/Q[3]
    SLICE_X1Y164         LUT6 (Prop_lut6_I0_O)        0.045     1.948 r  postStage/mux_out[7]_i_19/O
                         net (fo=1, routed)           0.000     1.948    OPMODE_REG/mux_out_reg[7]_3[0]
    SLICE_X1Y164         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.094 r  OPMODE_REG/mux_out_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.158     2.251    postStage/mux_out_reg[0]_0[2]
    SLICE_X0Y164         LUT3 (Prop_lut3_I1_O)        0.108     2.359 r  postStage/mux_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.359    P_REG/D[6]
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.921     2.163    P_REG/CLK
    SLICE_X0Y164         FDRE                                         r  P_REG/mux_out_reg[6]/C
                         clock pessimism             -0.522     1.641    
    SLICE_X0Y164         FDRE (Hold_fdre_C_D)         0.092     1.733    P_REG/mux_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 B1_REG/mux_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_REG/mux_out_reg/OPMODE[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.360%)  route 0.300ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.620     1.612    B1_REG/CLK
    SLICE_X8Y166         FDRE                                         r  B1_REG/mux_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.164     1.776 r  B1_REG/mux_out_reg[17]/Q
                         net (fo=5, routed)           0.300     2.076    M_REG/Q[0]
    DSP48_X0Y66          DSP48E1                                      r  M_REG/mux_out_reg/OPMODE[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.965     2.207    M_REG/CLK
    DSP48_X0Y66          DSP48E1                                      r  M_REG/mux_out_reg/CLK
                         clock pessimism             -0.483     1.724    
    DSP48_X0Y66          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[4])
                                                     -0.284     1.440    M_REG/mux_out_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 B1_REG/mux_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_REG/mux_out_reg/OPMODE[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.360%)  route 0.300ns (64.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.620     1.612    B1_REG/CLK
    SLICE_X8Y166         FDRE                                         r  B1_REG/mux_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.164     1.776 r  B1_REG/mux_out_reg[17]/Q
                         net (fo=5, routed)           0.300     2.076    M_REG/Q[0]
    DSP48_X0Y66          DSP48E1                                      r  M_REG/mux_out_reg/OPMODE[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.965     2.207    M_REG/CLK
    DSP48_X0Y66          DSP48E1                                      r  M_REG/mux_out_reg/CLK
                         clock pessimism             -0.483     1.724    
    DSP48_X0Y66          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[5])
                                                     -0.284     1.440    M_REG/mux_out_reg
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 OPMODE_REG/mux_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_REG/mux_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.811%)  route 0.535ns (74.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.650     1.642    OPMODE_REG/CLK
    SLICE_X7Y160         FDRE                                         r  OPMODE_REG/mux_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y160         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  OPMODE_REG/mux_out_reg[4]/Q
                         net (fo=18, routed)          0.355     2.138    OPMODE_REG/mux_out_reg_n_0_[4]
    SLICE_X7Y169         LUT3 (Prop_lut3_I1_O)        0.045     2.183 r  OPMODE_REG/mux_out[4]_i_1/O
                         net (fo=3, routed)           0.180     2.363    B1_REG/D[4]
    SLICE_X6Y165         FDRE                                         r  B1_REG/mux_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.920     2.161    B1_REG/CLK
    SLICE_X6Y165         FDRE                                         r  B1_REG/mux_out_reg[4]/C
                         clock pessimism             -0.507     1.654    
    SLICE_X6Y165         FDRE (Hold_fdre_C_D)         0.059     1.713    B1_REG/mux_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 B1_REG/mux_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.386ns (48.420%)  route 0.411ns (51.580%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.648     1.640    B1_REG/CLK
    SLICE_X6Y163         FDRE                                         r  B1_REG/mux_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y163         FDRE (Prop_fdre_C_Q)         0.164     1.804 r  B1_REG/mux_out_reg[3]/Q
                         net (fo=3, routed)           0.257     2.062    postStage/mux_out_reg[17][2]
    SLICE_X1Y163         LUT6 (Prop_lut6_I4_O)        0.045     2.107 r  postStage/mux_out[3]_i_15/O
                         net (fo=1, routed)           0.000     2.107    OPMODE_REG/mux_out_reg[3]_1[2]
    SLICE_X1Y163         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.170 r  OPMODE_REG/mux_out_reg[3]_i_3/O[3]
                         net (fo=1, routed)           0.154     2.324    postStage/mux_out_reg[0][3]
    SLICE_X0Y163         LUT3 (Prop_lut3_I1_O)        0.114     2.438 r  postStage/mux_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.438    P_REG/D[3]
    SLICE_X0Y163         FDRE                                         r  P_REG/mux_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.921     2.163    P_REG/CLK
    SLICE_X0Y163         FDRE                                         r  P_REG/mux_out_reg[3]/C
                         clock pessimism             -0.483     1.680    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.107     1.787    P_REG/mux_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.438    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 P_REG/mux_out_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/mux_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.443ns (58.173%)  route 0.319ns (41.827%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.639     1.631    P_REG/CLK
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y174         FDRE (Prop_fdre_C_Q)         0.128     1.759 r  P_REG/mux_out_reg[46]/Q
                         net (fo=7, routed)           0.165     1.924    OPMODE_REG/mux_out_reg[47]_1[46]
    SLICE_X2Y174         LUT6 (Prop_lut6_I0_O)        0.099     2.023 r  OPMODE_REG/mux_out[47]_i_9/O
                         net (fo=1, routed)           0.000     2.023    OPMODE_REG/mux_out[47]_i_9_n_0
    SLICE_X2Y174         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.124 r  OPMODE_REG/mux_out_reg[47]_i_2/O[3]
                         net (fo=1, routed)           0.154     2.278    postStage/mux_out_reg[47]_0[3]
    SLICE_X4Y174         LUT3 (Prop_lut3_I0_O)        0.115     2.393 r  postStage/mux_out[47]_i_1/O
                         net (fo=1, routed)           0.000     2.393    P_REG/D[47]
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    P_REG/CLK
    SLICE_X4Y174         FDRE                                         r  P_REG/mux_out_reg[47]/C
                         clock pessimism             -0.520     1.631    
    SLICE_X4Y174         FDRE (Hold_fdre_C_D)         0.107     1.738    P_REG/mux_out_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.655    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X0Y66    M_REG/mux_out_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y167   A1_REG/mux_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y167   A1_REG/mux_out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y167   A1_REG/mux_out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y168   A1_REG/mux_out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y168   A1_REG/mux_out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y168   A1_REG/mux_out_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y168   A1_REG/mux_out_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y168   A1_REG/mux_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y165   P_REG/mux_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y165   P_REG/mux_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y166   P_REG/mux_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y166   P_REG/mux_out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y166   P_REG/mux_out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y166   P_REG/mux_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y165   P_REG/mux_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X0Y165   P_REG/mux_out_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y174  B1_REG/mux_out_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y174  B1_REG/mux_out_reg[13]_lopt_replica/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y167   A1_REG/mux_out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y167   A1_REG/mux_out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y167   A1_REG/mux_out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y168   A1_REG/mux_out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y168   A1_REG/mux_out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y168   A1_REG/mux_out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y168   A1_REG/mux_out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y168   A1_REG/mux_out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y167   A1_REG/mux_out_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y168   A1_REG/mux_out_reg[2]/C



