Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun 22 22:48:12 2024
| Host         : PC_di_Marco running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/ALU_sys_HDL_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_57/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_9
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_6/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[5]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_55/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_7
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_5/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[6]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_53/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_5
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_4/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[7]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_51/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_3
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_3/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[8]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_48/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_2/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[9]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_65/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_17
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_10/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[1]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_63/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_15
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_9/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[2]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_61/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_13
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_8/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[3]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.398ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 1.301ns (21.859%)  route 4.651ns (78.141%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.124     5.099 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_59/O
                         net (fo=1, unplaced)         0.902     6.001    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_11
                         LUT6 (Prop_lut6_I0_O)        0.124     6.125 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_7/O
                         net (fo=1, unplaced)         0.800     6.925    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[4]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 1.293ns (21.754%)  route 4.651ns (78.246%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.973     0.973    bd_0_i/hls_inst/U0/control_s_axi_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/control_s_axi_U/int_selec_reg[21]/Q
                         net (fo=3, unplaced)         0.983     2.474    bd_0_i/hls_inst/U0/control_s_axi_U/selec[21]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.769 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0/O
                         net (fo=3, unplaced)         0.920     3.689    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_45__0_n_9
                         LUT5 (Prop_lut5_I2_O)        0.124     3.813 f  bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40/O
                         net (fo=20, unplaced)        0.509     4.322    bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_40_n_9
                         LUT4 (Prop_lut4_I3_O)        0.116     4.438 f  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_47/O
                         net (fo=63, unplaced)        0.537     4.975    bd_0_i/hls_inst/U0/control_s_axi_U/p_24_in
                         LUT5 (Prop_lut5_I4_O)        0.116     5.091 r  bd_0_i/hls_inst/U0/control_s_axi_U/ram_reg_i_67/O
                         net (fo=1, unplaced)         0.902     5.993    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_19
                         LUT6 (Prop_lut6_I0_O)        0.124     6.117 r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/grp_op_data_exe_wb_fu_112/grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119/ram_reg_i_11/O
                         net (fo=1, unplaced)         0.800     6.917    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ADDRARDADDR[0]
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=10731, unset)        0.924    10.924    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.323    bd_0_i/hls_inst/U0/Block_entry1_proc_U0/ALU_operation_MEM_U/ram_reg
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                  3.406    




