Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jan 25 05:25:20 2019
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file tutorial_wrapper_timing_summary_routed.rpt -rpx tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : tutorial_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.121        0.000                      0                 9529        0.034        0.000                      0                 9529        7.000        0.000                       0                  3903  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
clk_fpga_0                               {0.000 10.000}     20.000          50.000          
clk_fpga_1                               {0.000 10.000}     20.000          50.000          
tutorial_i/subprocessorClk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_tutorial_subprocessorClk_0    {0.000 10.000}     20.000          50.000          
  clkfbout_tutorial_subprocessorClk_0    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    10.121        0.000                      0                 9473        0.034        0.000                      0                 9473        7.500        0.000                       0                  3853  
clk_fpga_1                                                                                                                                                                                17.845        0.000                       0                     1  
tutorial_i/subprocessorClk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_tutorial_subprocessorClk_0         15.782        0.000                      0                   56        0.106        0.000                      0                   56        9.020        0.000                       0                    46  
  clkfbout_tutorial_subprocessorClk_0                                                                                                                                                     18.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.121ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 2.704ns (28.939%)  route 6.640ns (71.061%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.737     3.031    tutorial_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[6])
                                                      1.453     4.484 r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[6]
                         net (fo=17, routed)          2.513     6.997    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[6]
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.121 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.121    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.519 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=4, routed)           1.429     8.948    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X29Y112        LUT5 (Prop_lut5_I0_O)        0.154     9.102 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9/O
                         net (fo=1, routed)           0.815     9.917    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I5_O)        0.327    10.244 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3/O
                         net (fo=5, routed)           0.641    10.885    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3_n_0
    SLICE_X29Y110        LUT5 (Prop_lut5_I1_O)        0.124    11.009 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.626    11.636    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y109        LUT4 (Prop_lut4_I0_O)        0.124    11.760 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.615    12.374    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.694    22.873    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/C
                         clock pessimism              0.129    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X29Y113        FDRE (Setup_fdre_C_CE)      -0.205    22.495    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 10.121    

Slack (MET) :             10.121ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 2.704ns (28.939%)  route 6.640ns (71.061%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.737     3.031    tutorial_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[6])
                                                      1.453     4.484 r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[6]
                         net (fo=17, routed)          2.513     6.997    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[6]
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.121 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.121    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.519 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=4, routed)           1.429     8.948    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X29Y112        LUT5 (Prop_lut5_I0_O)        0.154     9.102 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9/O
                         net (fo=1, routed)           0.815     9.917    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I5_O)        0.327    10.244 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3/O
                         net (fo=5, routed)           0.641    10.885    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3_n_0
    SLICE_X29Y110        LUT5 (Prop_lut5_I1_O)        0.124    11.009 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.626    11.636    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y109        LUT4 (Prop_lut4_I0_O)        0.124    11.760 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.615    12.374    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.694    22.873    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/C
                         clock pessimism              0.129    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X29Y113        FDRE (Setup_fdre_C_CE)      -0.205    22.495    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 10.121    

Slack (MET) :             10.121ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 2.704ns (28.939%)  route 6.640ns (71.061%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.737     3.031    tutorial_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[6])
                                                      1.453     4.484 r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[6]
                         net (fo=17, routed)          2.513     6.997    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[6]
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.121 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.121    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.519 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=4, routed)           1.429     8.948    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X29Y112        LUT5 (Prop_lut5_I0_O)        0.154     9.102 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9/O
                         net (fo=1, routed)           0.815     9.917    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I5_O)        0.327    10.244 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3/O
                         net (fo=5, routed)           0.641    10.885    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3_n_0
    SLICE_X29Y110        LUT5 (Prop_lut5_I1_O)        0.124    11.009 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.626    11.636    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y109        LUT4 (Prop_lut4_I0_O)        0.124    11.760 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.615    12.374    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.694    22.873    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/C
                         clock pessimism              0.129    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X29Y113        FDRE (Setup_fdre_C_CE)      -0.205    22.495    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 10.121    

Slack (MET) :             10.121ns  (required time - arrival time)
  Source:                 tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.344ns  (logic 2.704ns (28.939%)  route 6.640ns (71.061%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.737     3.031    tutorial_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[6])
                                                      1.453     4.484 r  tutorial_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[6]
                         net (fo=17, routed)          2.513     6.997    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[6]
    SLICE_X28Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.121 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0/O
                         net (fo=1, routed)           0.000     7.121    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry_i_2__0_n_0
    SLICE_X28Y108        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.519 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20_carry/CO[3]
                         net (fo=4, routed)           1.429     8.948    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X29Y112        LUT5 (Prop_lut5_I0_O)        0.154     9.102 f  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9/O
                         net (fo=1, routed)           0.815     9.917    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_9_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I5_O)        0.327    10.244 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3/O
                         net (fo=5, routed)           0.641    10.885    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[33]_i_3_n_0
    SLICE_X29Y110        LUT5 (Prop_lut5_I1_O)        0.124    11.009 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[25]_i_1/O
                         net (fo=18, routed)          0.626    11.636    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.cmd_push_3
    SLICE_X29Y109        LUT4 (Prop_lut4_I0_O)        0.124    11.760 r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.615    12.374    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst_n_10
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.694    22.873    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X29Y113        FDRE                                         r  tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/C
                         clock pessimism              0.129    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X29Y113        FDRE (Setup_fdre_C_CE)      -0.205    22.495    tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         22.495    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 10.121    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 0.642ns (7.038%)  route 8.480ns (92.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.631     2.925    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y74         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.483     4.926    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.997    12.047    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X106Y7         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.699    22.878    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.429    22.262    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 0.642ns (7.038%)  route 8.480ns (92.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.631     2.925    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y74         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.483     4.926    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.997    12.047    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X106Y7         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.699    22.878    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y7         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X106Y7         FDRE (Setup_fdre_C_R)       -0.429    22.262    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -12.047    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.226ns  (required time - arrival time)
  Source:                 tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 0.952ns (10.391%)  route 8.210ns (89.609%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 22.720 - 20.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.879     3.173    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y9         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y9         FDRE (Prop_fdre_C_Q)         0.456     3.629 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=106, routed)         6.423    10.052    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.124    10.176 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_8/O
                         net (fo=1, routed)           0.575    10.751    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_8_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    10.875 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_7/O
                         net (fo=1, routed)           0.768    11.643    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_7_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124    11.767 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_4/O
                         net (fo=1, routed)           0.444    12.211    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_4_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.335 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[4]_i_1/O
                         net (fo=1, routed)           0.000    12.335    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[4]
    SLICE_X60Y52         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.541    22.720    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X60Y52         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]/C
                         clock pessimism              0.115    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X60Y52         FDRE (Setup_fdre_C_D)        0.029    22.562    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[4]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                         -12.335    
  -------------------------------------------------------------------
                         slack                                 10.226    

Slack (MET) :             10.277ns  (required time - arrival time)
  Source:                 tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 0.642ns (7.086%)  route 8.418ns (92.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.631     2.925    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y74         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.483     4.926    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.935    11.985    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X109Y7         FDSE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.699    22.878    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X109Y7         FDSE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X109Y7         FDSE (Setup_fdse_C_S)       -0.429    22.262    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 10.277    

Slack (MET) :             10.277ns  (required time - arrival time)
  Source:                 tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 0.642ns (7.086%)  route 8.418ns (92.914%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 22.878 - 20.000 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.631     2.925    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y74         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     3.443 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          1.483     4.926    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.124     5.050 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.935    11.985    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X109Y7         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.699    22.878    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X109Y7         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]/C
                         clock pessimism              0.115    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X109Y7         FDRE (Setup_fdre_C_R)       -0.429    22.262    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         22.262    
                         arrival time                         -11.985    
  -------------------------------------------------------------------
                         slack                                 10.277    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.285ns  (logic 0.952ns (10.253%)  route 8.333ns (89.747%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 22.733 - 20.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.879     3.173    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X106Y9         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y9         FDRE (Prop_fdre_C_Q)         0.456     3.629 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr_reg[0]/Q
                         net (fo=106, routed)         6.425    10.054    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.124    10.178 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_7/O
                         net (fo=1, routed)           0.570    10.748    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_7_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I5_O)        0.124    10.872 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_6/O
                         net (fo=1, routed)           0.886    11.758    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_6_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I0_O)        0.124    11.882 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_4/O
                         net (fo=1, routed)           0.452    12.334    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_4_n_0
    SLICE_X54Y48         LUT6 (Prop_lut6_I5_O)        0.124    12.458 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do[5]_i_1/O
                         net (fo=1, routed)           0.000    12.458    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[5]
    SLICE_X54Y48         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.554    22.733    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X54Y48         FDRE                                         r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]/C
                         clock pessimism              0.230    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X54Y48         FDRE (Setup_fdre_C_D)        0.077    22.738    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_do_reg[5]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                 10.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.074%)  route 0.220ns (60.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.551     0.887    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y84         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.220     1.247    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[27]
    SLICE_X53Y83         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.813     1.179    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X53Y83         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.070     1.214    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.554     0.890    tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X44Y88         FDRE                                         r  tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.148    tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X42Y87         SRLC32E                                      r  tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.820     1.186    tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X42Y87         SRLC32E                                      r  tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.922    
    SLICE_X42Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.546     0.882    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y78         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.119     1.141    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X38Y78         SRLC32E                                      r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.812     1.178    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y78         SRLC32E                                      r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.264     0.914    
    SLICE_X38Y78         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.097    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.526%)  route 0.197ns (48.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.557     0.893    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X42Y98         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[1]/Q
                         net (fo=7, routed)           0.197     1.253    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][1]
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.298 r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.298    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.821     1.187    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X51Y98         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.092     1.244    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.543     0.879    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y75         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=1, routed)           0.116     1.136    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y77         SRLC32E                                      r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.811     1.177    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y77         SRLC32E                                      r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X38Y77         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.078    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.881%)  route 0.210ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.551     0.887    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y84         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.210     1.224    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[30]
    SLICE_X50Y82         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.812     1.178    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X50Y82         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.023     1.166    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.270%)  route 0.215ns (62.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.551     0.887    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X48Y84         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.215     1.230    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[28]
    SLICE_X50Y82         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.812     1.178    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X50Y82         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.022     1.165    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.227ns (50.670%)  route 0.221ns (49.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.557     0.893    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X43Y98         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 f  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=8, routed)           0.221     1.242    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[42]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.099     1.341 r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.341    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][4]
    SLICE_X50Y99         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.821     1.187    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X50Y99         FDRE                                         r  tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y99         FDRE (Hold_fdre_C_D)         0.121     1.273    tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.580%)  route 0.261ns (61.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.563     0.899    tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X54Y74         FDRE                                         r  tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y74         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[15].bram_wrdata_int_reg[15]/Q
                         net (fo=1, routed)           0.261     1.324    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y14         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.875     1.241    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.958    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.254    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 tutorial_i/subprocessorClk/inst/ip2bus_error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.668%)  route 0.240ns (56.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.542     0.878    tutorial_i/subprocessorClk/inst/s_axi_aclk
    SLICE_X52Y77         FDRE                                         r  tutorial_i/subprocessorClk/inst/ip2bus_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  tutorial_i/subprocessorClk/inst/ip2bus_error_reg/Q
                         net (fo=2, routed)           0.240     1.259    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_error
    SLICE_X48Y78         LUT4 (Prop_lut4_I0_O)        0.045     1.304 r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.304    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1]_i_1_n_0
    SLICE_X48Y78         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    tutorial_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.812     1.178    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y78         FDRE                                         r  tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.091     1.234    tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y100    tutorial_i/porReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y79     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y95     tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y95     tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y95     tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y95     tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y79     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y79     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y79     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y81     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y80     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y80     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X34Y79     tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tutorial_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  tutorial_i/subprocessorClk/inst/clk_in1
  To Clock:  tutorial_i/subprocessorClk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tutorial_i/subprocessorClk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tutorial_i/subprocessorClk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tutorial_subprocessorClk_0
  To Clock:  clk_out1_tutorial_subprocessorClk_0

Setup :            0  Failing Endpoints,  Worst Slack       15.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.456ns (12.429%)  route 3.213ns (87.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 25.047 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          3.213     9.177    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y9          RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    25.047    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.373    25.420    
                         clock uncertainty           -0.102    25.318    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.959    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.959    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.927ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.456ns (12.932%)  route 3.070ns (87.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 25.036 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          3.070     9.034    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y10         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.524    25.036    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.422    
                         clock uncertainty           -0.102    25.320    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.961    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.961    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                 15.927    

Slack (MET) :             16.282ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.456ns (14.388%)  route 2.713ns (85.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 25.035 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.713     8.677    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y11         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.523    25.035    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.421    
                         clock uncertainty           -0.102    25.319    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.960    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.960    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                 16.282    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.456ns (15.906%)  route 2.411ns (84.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.411     8.375    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y13         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.514    25.026    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.412    
                         clock uncertainty           -0.102    25.310    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.951    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.951    
                         arrival time                          -8.375    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             16.643ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.456ns (16.256%)  route 2.349ns (83.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 25.031 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.349     8.313    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y12         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.519    25.031    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.417    
                         clock uncertainty           -0.102    25.315    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.956    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                          -8.313    
  -------------------------------------------------------------------
                         slack                                 16.643    

Slack (MET) :             16.644ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.608ns (21.976%)  route 2.159ns (78.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 24.963 - 20.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.684     5.568    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     6.024 f  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           1.636     7.660    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X51Y73         LUT2 (Prop_lut2_I1_O)        0.152     7.812 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.523     8.335    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_i_1_n_0
    SLICE_X51Y74         FDSE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.452    24.963    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/slowest_sync_clk
    SLICE_X51Y74         FDSE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg/C
                         clock pessimism              0.387    25.350    
                         clock uncertainty           -0.102    25.247    
    SLICE_X51Y74         FDSE (Setup_fdse_C_D)       -0.269    24.978    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         24.978    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 16.644    

Slack (MET) :             16.707ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.456ns (16.680%)  route 2.278ns (83.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.278     8.242    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y15         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.512    25.024    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.410    
                         clock uncertainty           -0.102    25.308    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.949    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.949    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 16.707    

Slack (MET) :             16.795ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.456ns (17.199%)  route 2.195ns (82.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 25.029 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.195     8.159    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y16         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.517    25.029    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.415    
                         clock uncertainty           -0.102    25.313    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.954    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.954    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                 16.795    

Slack (MET) :             16.961ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 0.456ns (17.232%)  route 2.190ns (82.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 25.090 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          2.190     8.154    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/rsta
    RAMB36_X3Y17         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.578    25.090    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.487    25.576    
                         clock uncertainty           -0.102    25.474    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    25.115    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         25.115    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                 16.961    

Slack (MET) :             17.152ns  (required time - arrival time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@20.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.456ns (19.949%)  route 1.830ns (80.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 25.021 - 20.000 ) 
    Source Clock Delay      (SCD):    5.508ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.806     1.806    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.894 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     3.783    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.884 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.624     5.508    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.456     5.964 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          1.830     7.794    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/rsta
    RAMB36_X2Y14         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        1.612    21.612    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    21.695 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    23.420    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.511 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          1.509    25.021    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.387    25.407    
                         clock uncertainty           -0.102    25.305    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    24.946    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         24.946    
                         arrival time                          -7.794    
  -------------------------------------------------------------------
                         slack                                 17.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     1.763    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141     1.904 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=1, routed)           0.054     1.958    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr
    SLICE_X26Y75         LUT3 (Prop_lut3_I2_O)        0.045     2.003 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.003    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int0__0
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.829     2.351    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.575     1.776    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.121     1.897    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.701%)  route 0.304ns (68.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.542     1.743    tutorial_i/tutorialProcessor/riscvReset/U0/slowest_sync_clk
    SLICE_X51Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDRE (Prop_fdre_C_Q)         0.141     1.884 f  tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.304     2.188    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/rsta
    RAMB36_X3Y14         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.874     2.396    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.555     1.842    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     2.031    tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.568     1.769    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.164     1.933 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.989    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X26Y81         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.836     2.358    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.589     1.769    
    SLICE_X26Y81         FDRE (Hold_fdre_C_D)         0.060     1.829    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     1.763    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.164     1.927 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.983    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.829     2.351    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.588     1.763    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.060     1.823    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.563     1.764    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     2.041    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X27Y73         LUT6 (Prop_lut6_I1_O)        0.045     2.086 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     2.086    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X27Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.830     2.352    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.588     1.764    
    SLICE_X27Y73         FDRE (Hold_fdre_C_D)         0.092     1.856    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.598%)  route 0.160ns (49.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     1.763    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.164     1.927 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.160     2.087    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/asr_and
    SLICE_X27Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.829     2.351    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/slowest_sync_clk
    SLICE_X27Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.575     1.776    
    SLICE_X27Y75         FDRE (Hold_fdre_C_D)         0.070     1.846    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.566     1.767    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.908 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[0]/Q
                         net (fo=1, routed)           0.158     2.066    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg_n_0_[0]
    SLICE_X29Y73         LUT2 (Prop_lut2_I1_O)        0.045     2.111 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.000     2.111    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X29Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     2.353    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.586     1.767    
    SLICE_X29Y73         FDRE (Hold_fdre_C_D)         0.092     1.859    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.563     1.764    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y73         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.181     2.086    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X27Y73         LUT5 (Prop_lut5_I2_O)        0.043     2.129 r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.000     2.129    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X27Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.830     2.352    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X27Y73         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.588     1.764    
    SLICE_X27Y73         FDRE (Hold_fdre_C_D)         0.107     1.871    tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.568     1.769    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y81         FDRE (Prop_fdre_C_Q)         0.148     1.917 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     2.036    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X26Y81         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.836     2.358    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y81         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.589     1.769    
    SLICE_X26Y81         FDRE (Hold_fdre_C_D)         0.000     1.769    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_tutorial_subprocessorClk_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tutorial_subprocessorClk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tutorial_subprocessorClk_0 rise@0.000ns - clk_out1_tutorial_subprocessorClk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.588ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.597     0.597    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.647 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.176    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.202 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     1.763    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.148     1.911 r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     2.030    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tutorial_subprocessorClk_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  tutorial_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3854, routed)        0.864     0.864    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.917 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.493    tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_tutorial_subprocessorClk_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.522 r  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=45, routed)          0.829     2.351    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X26Y75         FDRE                                         r  tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.588     1.763    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.000     1.763    tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tutorial_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y12     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y11     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y16     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y11     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y9      tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     tutorial_i/tutorialProcessor/riscvBram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y76     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y76     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X27Y74     tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/core_dec_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y76     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y76     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y73     tutorial_i/tutorialProcessor/riscvReset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y75     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y81     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y81     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X26Y81     tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tutorial_subprocessorClk_0
  To Clock:  clkfbout_tutorial_subprocessorClk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tutorial_subprocessorClk_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



