{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698669623170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698669623171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:40:23 2023 " "Processing started: Mon Oct 30 20:40:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698669623171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698669623171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Beep -c Beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off Beep -c Beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698669623171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698669623505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/10.beep/beep2/sim/beep_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/10.beep/beep2/sim/beep_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beep_TB " "Found entity 1: Beep_TB" {  } { { "../Sim/Beep_TB.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Sim/Beep_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669623549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669623549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/10.beep/beep2/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/10.beep/beep2/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Found entity 1: Beep" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669623551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669623551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "beep Beep_TB.v(38) " "Verilog HDL Implicit Net warning at Beep_TB.v(38): created implicit net for \"beep\"" {  } { { "../Sim/Beep_TB.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Sim/Beep_TB.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698669623551 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Beep " "Elaborating entity \"Beep\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698669623587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Beep.v(57) " "Verilog HDL assignment warning at Beep.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698669623588 "|Beep"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../RTL/Beep.v" "Div0" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698669623752 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698669623752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698669623795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698669623795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698669623795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698669623795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698669623795 ""}  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698669623795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Project/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669623855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669623855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Project/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669623875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669623875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Project/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669623909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669623909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669623973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669623973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/Project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698669624030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698669624030 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[17\] pwm_cnt\[17\]~_emulated pwm_cnt\[17\]~1 " "Register \"pwm_cnt\[17\]\" is converted into an equivalent circuit using register \"pwm_cnt\[17\]~_emulated\" and latch \"pwm_cnt\[17\]~1\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[16\] pwm_cnt\[16\]~_emulated pwm_cnt\[16\]~5 " "Register \"pwm_cnt\[16\]\" is converted into an equivalent circuit using register \"pwm_cnt\[16\]~_emulated\" and latch \"pwm_cnt\[16\]~5\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[15\] pwm_cnt\[15\]~_emulated pwm_cnt\[15\]~9 " "Register \"pwm_cnt\[15\]\" is converted into an equivalent circuit using register \"pwm_cnt\[15\]~_emulated\" and latch \"pwm_cnt\[15\]~9\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[14\] pwm_cnt\[14\]~_emulated pwm_cnt\[14\]~13 " "Register \"pwm_cnt\[14\]\" is converted into an equivalent circuit using register \"pwm_cnt\[14\]~_emulated\" and latch \"pwm_cnt\[14\]~13\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[13\] pwm_cnt\[13\]~_emulated pwm_cnt\[13\]~17 " "Register \"pwm_cnt\[13\]\" is converted into an equivalent circuit using register \"pwm_cnt\[13\]~_emulated\" and latch \"pwm_cnt\[13\]~17\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[12\] pwm_cnt\[12\]~_emulated pwm_cnt\[12\]~21 " "Register \"pwm_cnt\[12\]\" is converted into an equivalent circuit using register \"pwm_cnt\[12\]~_emulated\" and latch \"pwm_cnt\[12\]~21\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[11\] pwm_cnt\[11\]~_emulated pwm_cnt\[11\]~25 " "Register \"pwm_cnt\[11\]\" is converted into an equivalent circuit using register \"pwm_cnt\[11\]~_emulated\" and latch \"pwm_cnt\[11\]~25\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[10\] pwm_cnt\[10\]~_emulated pwm_cnt\[10\]~29 " "Register \"pwm_cnt\[10\]\" is converted into an equivalent circuit using register \"pwm_cnt\[10\]~_emulated\" and latch \"pwm_cnt\[10\]~29\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[9\] pwm_cnt\[9\]~_emulated pwm_cnt\[9\]~33 " "Register \"pwm_cnt\[9\]\" is converted into an equivalent circuit using register \"pwm_cnt\[9\]~_emulated\" and latch \"pwm_cnt\[9\]~33\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[8\] pwm_cnt\[8\]~_emulated pwm_cnt\[8\]~37 " "Register \"pwm_cnt\[8\]\" is converted into an equivalent circuit using register \"pwm_cnt\[8\]~_emulated\" and latch \"pwm_cnt\[8\]~37\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[7\] pwm_cnt\[7\]~_emulated pwm_cnt\[7\]~41 " "Register \"pwm_cnt\[7\]\" is converted into an equivalent circuit using register \"pwm_cnt\[7\]~_emulated\" and latch \"pwm_cnt\[7\]~41\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[6\] pwm_cnt\[6\]~_emulated pwm_cnt\[6\]~45 " "Register \"pwm_cnt\[6\]\" is converted into an equivalent circuit using register \"pwm_cnt\[6\]~_emulated\" and latch \"pwm_cnt\[6\]~45\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[5\] pwm_cnt\[5\]~_emulated pwm_cnt\[13\]~17 " "Register \"pwm_cnt\[5\]\" is converted into an equivalent circuit using register \"pwm_cnt\[5\]~_emulated\" and latch \"pwm_cnt\[13\]~17\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[4\] pwm_cnt\[4\]~_emulated pwm_cnt\[4\]~51 " "Register \"pwm_cnt\[4\]\" is converted into an equivalent circuit using register \"pwm_cnt\[4\]~_emulated\" and latch \"pwm_cnt\[4\]~51\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[3\] pwm_cnt\[3\]~_emulated pwm_cnt\[3\]~55 " "Register \"pwm_cnt\[3\]\" is converted into an equivalent circuit using register \"pwm_cnt\[3\]~_emulated\" and latch \"pwm_cnt\[3\]~55\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[2\] pwm_cnt\[2\]~_emulated pwm_cnt\[2\]~59 " "Register \"pwm_cnt\[2\]\" is converted into an equivalent circuit using register \"pwm_cnt\[2\]~_emulated\" and latch \"pwm_cnt\[2\]~59\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[1\] pwm_cnt\[1\]~_emulated pwm_cnt\[1\]~63 " "Register \"pwm_cnt\[1\]\" is converted into an equivalent circuit using register \"pwm_cnt\[1\]~_emulated\" and latch \"pwm_cnt\[1\]~63\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "pwm_cnt\[0\] pwm_cnt\[0\]~_emulated pwm_cnt\[0\]~67 " "Register \"pwm_cnt\[0\]\" is converted into an equivalent circuit using register \"pwm_cnt\[0\]~_emulated\" and latch \"pwm_cnt\[0\]~67\"" {  } { { "../RTL/Beep.v" "" { Text "U:/Projects/FPGA/Examples/10.Beep/beep2/RTL/Beep.v" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698669624177 "|Beep|pwm_cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1698669624177 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698669624341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698669624912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698669624912 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698669624966 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698669624966 ""} { "Info" "ICUT_CUT_TM_LCELLS" "478 " "Implemented 478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698669624966 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698669624966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698669624991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:40:24 2023 " "Processing ended: Mon Oct 30 20:40:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698669624991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698669624991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698669624991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698669624991 ""}
