#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 02 21:25:22 2016
# Process ID: 11748
# Current directory: D:/ECT-UA/CR/tarefa19_1/checkImpar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12620 D:\ECT-UA\CR\tarefa19_1\checkImpar\checkImpar.xpr
# Log file: D:/ECT-UA/CR/tarefa19_1/checkImpar/vivado.log
# Journal file: D:/ECT-UA/CR/tarefa19_1/checkImpar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ECT-UA/CR/tarefa19_1/checkImpar/checkImpar.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ect-ua/cr/tarefa19_1/checkimpar'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
reset_run synth_1
launch_runs impl_1
[Thu Jun 02 21:26:28 2016] Launched synth_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/checkImpar/checkImpar.runs/synth_1/runme.log
[Thu Jun 02 21:26:28 2016] Launched impl_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/checkImpar/checkImpar.runs/impl_1/runme.log
create_project imparE D:/ECT-UA/CR/tarefa19_1/imparE -part xc7a100tcsg324-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
file mkdir D:/ECT-UA/CR/tarefa19_1/imparE/imparE.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open D:/ECT-UA/CR/tarefa19_1/imparE/imparE.srcs/sources_1/new/imparE.vhd w ]
add_files D:/ECT-UA/CR/tarefa19_1/imparE/imparE.srcs/sources_1/new/imparE.vhd
add_files -fileset constrs_1 -norecurse D:/ECT-UA/CR/Nexys4_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project checkImpar
ipx::package_project -root_dir D:/ECT-UA/CR/tarefa19_1/checkImpar -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-1834] The constraints file "Nexys4_Master.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
ipx::unload_core d:/ECT-UA/CR/tarefa19_1/checkImpar/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ECT-UA/CR/tarefa19_1/checkImpar d:/ECT-UA/CR/tarefa19_1/checkImpar/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ect-ua/cr/tarefa19_1/checkimpar'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/ect-ua/cr/tarefa19_1/checkimpar/tmp_edit_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 02 21:28:53 2016...
set_property  ip_repo_paths  d:/ect-ua/cr/tarefa19_1/checkimpar [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ect-ua/cr/tarefa19_1/checkimpar'.
launch_runs impl_1
[Thu Jun 02 21:29:29 2016] Launched synth_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/imparE/imparE.runs/synth_1/runme.log
[Thu Jun 02 21:29:29 2016] Launched impl_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/imparE/imparE.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Thu Jun 02 21:31:55 2016] Launched synth_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/imparE/imparE.runs/synth_1/runme.log
[Thu Jun 02 21:31:55 2016] Launched impl_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/imparE/imparE.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Thu Jun 02 21:35:05 2016] Launched impl_1...
Run output will be captured here: D:/ECT-UA/CR/tarefa19_1/imparE/imparE.runs/impl_1/runme.log
current_project checkImpar
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/ECT-UA/CR/tarefa19_1/checkImpar/checkImpar.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 02 21:35:13 2016...
ipx::package_project -root_dir D:/ECT-UA/CR/tarefa19_1/imparE -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-1834] The constraints file "Nexys4_Master.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
ipx::unload_core d:/ECT-UA/CR/tarefa19_1/imparE/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/ECT-UA/CR/tarefa19_1/imparE d:/ECT-UA/CR/tarefa19_1/imparE/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ect-ua/cr/tarefa19_1/checkimpar'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/ect-ua/cr/tarefa19_1/impare/tmp_edit_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 02 21:36:49 2016...
set_property  ip_repo_paths  {d:/ect-ua/cr/tarefa19_1/impare d:/ect-ua/cr/tarefa19_1/checkimpar} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ect-ua/cr/tarefa19_1/impare'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ect-ua/cr/tarefa19_1/checkimpar'.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 02 21:36:56 2016...
