<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>My Project: C:/tesis/localwork/workspace/FlightComputer/src/board/LPCXpresso/LPC17XX_CMSIS_Drivers/Core/CM3/CoreSupport/core_cm3.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">My Project
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('core__cm3_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">C:/tesis/localwork/workspace/FlightComputer/src/board/LPCXpresso/LPC17XX_CMSIS_Drivers/Core/CM3/CoreSupport/core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="core__cm3_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**************************************************************************/</span>
<a name="l00023"></a>00023 <span class="preprocessor">#if defined ( __ICCARM__ )</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span>
<a name="l00025"></a>00025 <span class="preprocessor">#endif</span>
<a name="l00026"></a>00026 <span class="preprocessor"></span>
<a name="l00027"></a>00027 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00028"></a>00028 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00029"></a>00029 <span class="preprocessor">#endif</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span>
<a name="l00031"></a>00031 <span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_GENERIC</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">/*******************************************************************************</span>
<a name="l00044"></a>00044 <span class="comment"> *                 CMSIS definitions</span>
<a name="l00045"></a>00045 <span class="comment"> ******************************************************************************/</span>
<a name="l00054"></a>00054 <span class="comment">/*  CMSIS CM3 definitions */</span>
<a name="l00055"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gac1c1120e9fe082fac8225c60143ac79a">00055</a> <span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span>
<a name="l00056"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#ga9ff7a998d4b8b3c87bfaca6e78607950">00056</a> <span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       </span>
<a name="l00057"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf888c651cd8c93fd25364f9e74306a1c">00057</a> <span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span>
<a name="l00059"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#ga63ea62503c88acab19fcf3d5743009e3">00059</a> <span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span>
<a name="l00062"></a>00062 <span class="preprocessor">#if defined ( __CC_ARM   )</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00064"></a>00064 <span class="preprocessor">  #define __INLINE         __inline                                   </span>
<a name="l00066"></a>00066 <span class="preprocessor">#elif defined ( __ICCARM__ )</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM           __asm                                       </span>
<a name="l00068"></a>00068 <span class="preprocessor">  #define __INLINE        inline                                      </span>
<a name="l00070"></a>00070 <span class="preprocessor">#elif defined   (  __GNUC__  )</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00072"></a>00072 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00074"></a>00074 <span class="preprocessor">#elif defined   (  __TASKING__  )</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">  #define __ASM            __asm                                      </span>
<a name="l00076"></a>00076 <span class="preprocessor">  #define __INLINE         inline                                     </span>
<a name="l00078"></a>00078 <span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="preprocessor">#include &lt;stdint.h&gt;</span>                      
<a name="l00081"></a>00081 <span class="preprocessor">#include &quot;<a class="code" href="core__cm_instr_8h.html" title="CMSIS Cortex-M Core Instruction Access Header File.">core_cmInstr.h</a>&quot;</span>                
<a name="l00082"></a>00082 <span class="preprocessor">#include &quot;<a class="code" href="core__cm_func_8h.html" title="CMSIS Cortex-M Core Function Access Header File.">core_cmFunc.h</a>&quot;</span>                 
<a name="l00084"></a>00084 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span>
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="preprocessor">#ifndef __CMSIS_GENERIC</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">  #define     __I     volatile           </span>
<a name="l00095"></a>00095 <span class="preprocessor">#else</span>
<a name="l00096"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">00096</a> <span class="preprocessor"></span><span class="preprocessor">  #define     __I     volatile const     </span>
<a name="l00097"></a>00097 <span class="preprocessor">#endif</span>
<a name="l00098"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define     __O     volatile             </span>
<a name="l00099"></a><a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">00099</a> <span class="preprocessor">#define     __IO    volatile             </span>
<a name="l00101"></a>00101 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="comment">/*******************************************************************************</span>
<a name="l00106"></a>00106 <span class="comment"> *                 Register Abstraction</span>
<a name="l00107"></a>00107 <span class="comment"> ******************************************************************************/</span>
<a name="l00108"></a>00108 
<a name="l00126"></a><a class="code" href="union_a_p_s_r___type.html">00126</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00127"></a>00127 {
<a name="l00128"></a>00128   <span class="keyword">struct</span>
<a name="l00129"></a>00129   {
<a name="l00130"></a>00130 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00131"></a><a class="code" href="union_a_p_s_r___type.html#afbce95646fd514c10aa85ec0a33db728">00131</a> <span class="preprocessor"></span>    uint32_t _reserved0:27;              
<a name="l00132"></a>00132 <span class="preprocessor">#else</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>    uint32_t _reserved0:16;              
<a name="l00134"></a>00134     uint32_t GE:4;                       
<a name="l00135"></a>00135     uint32_t _reserved1:7;               
<a name="l00136"></a>00136 <span class="preprocessor">#endif</span>
<a name="l00137"></a><a class="code" href="union_a_p_s_r___type.html#a22d10913489d24ab08bd83457daa88de">00137</a> <span class="preprocessor"></span>    uint32_t Q:1;                        
<a name="l00138"></a><a class="code" href="union_a_p_s_r___type.html#a8004d224aacb78ca37774c35f9156e7e">00138</a>     uint32_t V:1;                        
<a name="l00139"></a><a class="code" href="union_a_p_s_r___type.html#a86e2c5b891ecef1ab55b1edac0da79a6">00139</a>     uint32_t C:1;                        
<a name="l00140"></a><a class="code" href="union_a_p_s_r___type.html#a3b04d58738b66a28ff13f23d8b0ba7e5">00140</a>     uint32_t Z:1;                        
<a name="l00141"></a><a class="code" href="union_a_p_s_r___type.html#a7e7bbba9b00b0bb3283dc07f1abe37e0">00141</a>     uint32_t N:1;                        
<a name="l00142"></a>00142   } b;                                   
<a name="l00143"></a><a class="code" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">00143</a>   uint32_t <a class="code" href="union_a_p_s_r___type.html#ae4c2ef8c9430d7b7bef5cbfbbaed3a94">w</a>;                            
<a name="l00144"></a>00144 } <a class="code" href="union_a_p_s_r___type.html" title="Union type to access the Application Program Status Register (APSR).">APSR_Type</a>;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 
<a name="l00149"></a><a class="code" href="union_i_p_s_r___type.html">00149</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00150"></a>00150 {
<a name="l00151"></a>00151   <span class="keyword">struct</span>
<a name="l00152"></a>00152   {
<a name="l00153"></a><a class="code" href="union_i_p_s_r___type.html#ab46e5f1b2f4d17cfb9aca4fffcbb2fa5">00153</a>     uint32_t ISR:9;                      
<a name="l00154"></a><a class="code" href="union_i_p_s_r___type.html#ad2eb0a06de4f03f58874a727716aa9aa">00154</a>     uint32_t _reserved0:23;              
<a name="l00155"></a>00155   } b;                                   
<a name="l00156"></a><a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">00156</a>   uint32_t <a class="code" href="union_i_p_s_r___type.html#a4adca999d3a0bc1ae682d73ea7cfa879">w</a>;                            
<a name="l00157"></a>00157 } <a class="code" href="union_i_p_s_r___type.html" title="Union type to access the Interrupt Program Status Register (IPSR).">IPSR_Type</a>;
<a name="l00158"></a>00158 
<a name="l00159"></a>00159 
<a name="l00162"></a><a class="code" href="unionx_p_s_r___type.html">00162</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00163"></a>00163 {
<a name="l00164"></a>00164   <span class="keyword">struct</span>
<a name="l00165"></a>00165   {
<a name="l00166"></a><a class="code" href="unionx_p_s_r___type.html#a3e9120dcf1a829fc8d2302b4d0673970">00166</a>     uint32_t ISR:9;                      
<a name="l00167"></a>00167 <span class="preprocessor">#if (__CORTEX_M != 0x04)</span>
<a name="l00168"></a><a class="code" href="unionx_p_s_r___type.html#af438e0f407357e914a70b5bd4d6a97c5">00168</a> <span class="preprocessor"></span>    uint32_t _reserved0:15;              
<a name="l00169"></a>00169 <span class="preprocessor">#else</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>    uint32_t _reserved0:7;               
<a name="l00171"></a>00171     uint32_t GE:4;                       
<a name="l00172"></a>00172     uint32_t _reserved1:4;               
<a name="l00173"></a>00173 <span class="preprocessor">#endif</span>
<a name="l00174"></a><a class="code" href="unionx_p_s_r___type.html#a7eed9fe24ae8d354cd76ae1c1110a658">00174</a> <span class="preprocessor"></span>    uint32_t T:1;                        
<a name="l00175"></a><a class="code" href="unionx_p_s_r___type.html#a3200966922a194d84425e2807a7f1328">00175</a>     uint32_t IT:2;                       
<a name="l00176"></a><a class="code" href="unionx_p_s_r___type.html#add7cbd2b0abd8954d62cd7831796ac7c">00176</a>     uint32_t Q:1;                        
<a name="l00177"></a><a class="code" href="unionx_p_s_r___type.html#af14df16ea0690070c45b95f2116b7a0a">00177</a>     uint32_t V:1;                        
<a name="l00178"></a><a class="code" href="unionx_p_s_r___type.html#a40213a6b5620410cac83b0d89564609d">00178</a>     uint32_t C:1;                        
<a name="l00179"></a><a class="code" href="unionx_p_s_r___type.html#a1e5d9801013d5146f2e02d9b7b3da562">00179</a>     uint32_t Z:1;                        
<a name="l00180"></a><a class="code" href="unionx_p_s_r___type.html#a2db9a52f6d42809627d1a7a607c5dbc5">00180</a>     uint32_t N:1;                        
<a name="l00181"></a>00181   } b;                                   
<a name="l00182"></a><a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">00182</a>   uint32_t <a class="code" href="unionx_p_s_r___type.html#a1a47176768f45f79076c4f5b1b534bc2">w</a>;                            
<a name="l00183"></a>00183 } <a class="code" href="unionx_p_s_r___type.html" title="Union type to access the Special-Purpose Program Status Registers (xPSR).">xPSR_Type</a>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 
<a name="l00188"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html">00188</a> <span class="keyword">typedef</span> <span class="keyword">union</span>
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190   <span class="keyword">struct</span>
<a name="l00191"></a>00191   {
<a name="l00192"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#a35c1732cf153b7b5c4bd321cf1de9605">00192</a>     uint32_t nPRIV:1;                    
<a name="l00193"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#a8cc085fea1c50a8bd9adea63931ee8e2">00193</a>     uint32_t SPSEL:1;                    
<a name="l00194"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#ac62cfff08e6f055e0101785bad7094cd">00194</a>     uint32_t FPCA:1;                     
<a name="l00195"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#af8c314273a1e4970a5671bd7f8184f50">00195</a>     uint32_t _reserved0:29;              
<a name="l00196"></a>00196   } b;                                   
<a name="l00197"></a><a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">00197</a>   uint32_t <a class="code" href="union_c_o_n_t_r_o_l___type.html#a6b642cca3d96da660b1198c133ca2a1f">w</a>;                            
<a name="l00198"></a>00198 } <a class="code" href="union_c_o_n_t_r_o_l___type.html" title="Union type to access the Control Registers (CONTROL).">CONTROL_Type</a>;
<a name="l00199"></a>00199 
<a name="l00211"></a><a class="code" href="struct_n_v_i_c___type.html">00211</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00212"></a>00212 {
<a name="l00213"></a><a class="code" href="struct_n_v_i_c___type.html#af90c80b7c2b48e248780b3781e0df80f">00213</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 
<a name="l00214"></a>00214        uint32_t RESERVED0[24];
<a name="l00215"></a><a class="code" href="struct_n_v_i_c___type.html#a1965a2e68b61d2e2009621f6949211a5">00215</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 
<a name="l00216"></a>00216        uint32_t RSERVED1[24];
<a name="l00217"></a><a class="code" href="struct_n_v_i_c___type.html#acf8e38fc2e97316242ddeb7ea959ab90">00217</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 
<a name="l00218"></a>00218        uint32_t RESERVED2[24];
<a name="l00219"></a><a class="code" href="struct_n_v_i_c___type.html#a46241be64208436d35c9a4f8552575c5">00219</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 
<a name="l00220"></a>00220        uint32_t RESERVED3[24];
<a name="l00221"></a><a class="code" href="struct_n_v_i_c___type.html#a33e917b381e08dabe4aa5eb2881a7c11">00221</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 
<a name="l00222"></a>00222        uint32_t RESERVED4[56];
<a name="l00223"></a><a class="code" href="struct_n_v_i_c___type.html#a6524789fedb94623822c3e0a47f3d06c">00223</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 
<a name="l00224"></a>00224        uint32_t RESERVED5[644];
<a name="l00225"></a><a class="code" href="struct_n_v_i_c___type.html#a0b0d7f3131da89c659a2580249432749">00225</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_n_v_i_c___type.html#a0b0d7f3131da89c659a2580249432749">STIR</a>;                    
<a name="l00226"></a>00226 }  <a class="code" href="struct_n_v_i_c___type.html" title="Structure type to access the Nested Vectored Interrupt Controller (NVIC).">NVIC_Type</a>;
<a name="l00227"></a>00227 
<a name="l00239"></a><a class="code" href="struct_s_c_b___type.html">00239</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00240"></a>00240 {
<a name="l00241"></a><a class="code" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">00241</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#afa7a9ee34dfa1da0b60b4525da285032">CPUID</a>;                   
<a name="l00242"></a><a class="code" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">00242</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a3e66570ab689d28aebefa7e84e85dc4a">ICSR</a>;                    
<a name="l00243"></a><a class="code" href="struct_s_c_b___type.html#a0faf96f964931cadfb71cfa54e051f6f">00243</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a0faf96f964931cadfb71cfa54e051f6f">VTOR</a>;                    
<a name="l00244"></a><a class="code" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">00244</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6ed3c9064013343ea9fd0a73a734f29d">AIRCR</a>;                   
<a name="l00245"></a><a class="code" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">00245</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#abfad14e7b4534d73d329819625d77a16">SCR</a>;                     
<a name="l00246"></a><a class="code" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">00246</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a6d273c6b90bad15c91dfbbad0f6e92d8">CCR</a>;                     
<a name="l00247"></a><a class="code" href="struct_s_c_b___type.html#af6336103f8be0cab29de51daed5a65f4">00247</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 
<a name="l00248"></a><a class="code" href="struct_s_c_b___type.html#ae9891a59abbe51b0b2067ca507ca212f">00248</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ae9891a59abbe51b0b2067ca507ca212f">SHCSR</a>;                   
<a name="l00249"></a><a class="code" href="struct_s_c_b___type.html#a2f94bf549b16fdeb172352e22309e3c4">00249</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a2f94bf549b16fdeb172352e22309e3c4">CFSR</a>;                    
<a name="l00250"></a><a class="code" href="struct_s_c_b___type.html#a7bed53391da4f66d8a2a236a839d4c3d">00250</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a7bed53391da4f66d8a2a236a839d4c3d">HFSR</a>;                    
<a name="l00251"></a><a class="code" href="struct_s_c_b___type.html#ad7d61d9525fa9162579c3da0b87bff8d">00251</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ad7d61d9525fa9162579c3da0b87bff8d">DFSR</a>;                    
<a name="l00252"></a><a class="code" href="struct_s_c_b___type.html#ac49b24b3f222508464f111772f2c44dd">00252</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#ac49b24b3f222508464f111772f2c44dd">MMFAR</a>;                   
<a name="l00253"></a><a class="code" href="struct_s_c_b___type.html#a31f79afe86c949c9862e7d5fce077c3a">00253</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#a31f79afe86c949c9862e7d5fce077c3a">BFAR</a>;                    
<a name="l00254"></a><a class="code" href="struct_s_c_b___type.html#aeb77053c84f49c261ab5b8374e8958ef">00254</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_c_b___type.html#aeb77053c84f49c261ab5b8374e8958ef">AFSR</a>;                    
<a name="l00255"></a><a class="code" href="struct_s_c_b___type.html#a3f51c43f952f3799951d0c54e76b0cb7">00255</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  
<a name="l00256"></a><a class="code" href="struct_s_c_b___type.html#a586a5225467262b378c0f231ccc77f86">00256</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#a586a5225467262b378c0f231ccc77f86">DFR</a>;                     
<a name="l00257"></a><a class="code" href="struct_s_c_b___type.html#aaedf846e435ed05c68784b40d3db2bf2">00257</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_c_b___type.html#aaedf846e435ed05c68784b40d3db2bf2">ADR</a>;                     
<a name="l00258"></a><a class="code" href="struct_s_c_b___type.html#aec2f8283d2737c6897188568a4214976">00258</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 
<a name="l00259"></a><a class="code" href="struct_s_c_b___type.html#acee8e458f054aac964268f4fe647ea4f">00259</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 
<a name="l00260"></a>00260 } <a class="code" href="struct_s_c_b___type.html" title="Structure type to access the System Control Block (SCB).">SCB_Type</a>;
<a name="l00261"></a>00261 
<a name="l00262"></a>00262 <span class="comment">/* SCB CPUID Register Definitions */</span>
<a name="l00263"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">00263</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span>
<a name="l00264"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">00264</a> <span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span>
<a name="l00266"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">00266</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span>
<a name="l00267"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">00267</a> <span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span>
<a name="l00269"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">00269</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span>
<a name="l00270"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">00270</a> <span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span>
<a name="l00272"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">00272</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span>
<a name="l00273"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">00273</a> <span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00276"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">00276</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span>
<a name="l00277"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">00277</a> <span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span>
<a name="l00279"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">00279</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span>
<a name="l00280"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">00280</a> <span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span>
<a name="l00282"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">00282</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span>
<a name="l00283"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">00283</a> <span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span>
<a name="l00285"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">00285</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span>
<a name="l00286"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">00286</a> <span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span>
<a name="l00288"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">00288</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span>
<a name="l00289"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">00289</a> <span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span>
<a name="l00291"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">00291</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span>
<a name="l00292"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">00292</a> <span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span>
<a name="l00294"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">00294</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span>
<a name="l00295"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">00295</a> <span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span>
<a name="l00297"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">00297</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span>
<a name="l00298"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">00298</a> <span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span>
<a name="l00300"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">00300</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span>
<a name="l00301"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">00301</a> <span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span>
<a name="l00303"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">00303</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span>
<a name="l00304"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">00304</a> <span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span>
<a name="l00307"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad9720a44320c053883d03b883b955751">00307</a> <span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span>
<a name="l00308"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga778dd0ba178466b2a8877a6b8aa345ee">00308</a> <span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span>
<a name="l00310"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">00310</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span>
<a name="l00311"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">00311</a> <span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span>
<a name="l00313"></a>00313 <span class="preprocessor"></span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span>
<a name="l00314"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">00314</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span>
<a name="l00315"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">00315</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span>
<a name="l00317"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">00317</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span>
<a name="l00318"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">00318</a> <span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span>
<a name="l00320"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">00320</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span>
<a name="l00321"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">00321</a> <span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span>
<a name="l00323"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">00323</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span>
<a name="l00324"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">00324</a> <span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span>
<a name="l00326"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">00326</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span>
<a name="l00327"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">00327</a> <span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span>
<a name="l00329"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">00329</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span>
<a name="l00330"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">00330</a> <span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span>
<a name="l00332"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">00332</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span>
<a name="l00333"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">00333</a> <span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span>
<a name="l00335"></a>00335 <span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span>
<a name="l00336"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">00336</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span>
<a name="l00337"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">00337</a> <span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span>
<a name="l00339"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">00339</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span>
<a name="l00340"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">00340</a> <span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span>
<a name="l00342"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">00342</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span>
<a name="l00343"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">00343</a> <span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span>
<a name="l00345"></a>00345 <span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span>
<a name="l00346"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">00346</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span>
<a name="l00347"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">00347</a> <span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span>
<a name="l00349"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">00349</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span>
<a name="l00350"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">00350</a> <span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span>
<a name="l00352"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">00352</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span>
<a name="l00353"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">00353</a> <span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span>
<a name="l00355"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">00355</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span>
<a name="l00356"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">00356</a> <span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span>
<a name="l00358"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">00358</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span>
<a name="l00359"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">00359</a> <span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span>
<a name="l00361"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">00361</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span>
<a name="l00362"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">00362</a> <span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span>
<a name="l00365"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">00365</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span>
<a name="l00366"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">00366</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span>
<a name="l00368"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">00368</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span>
<a name="l00369"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">00369</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span>
<a name="l00371"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">00371</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span>
<a name="l00372"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">00372</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span>
<a name="l00374"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">00374</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span>
<a name="l00375"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">00375</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span>
<a name="l00377"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">00377</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span>
<a name="l00378"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">00378</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span>
<a name="l00380"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">00380</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span>
<a name="l00381"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">00381</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span>
<a name="l00383"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">00383</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span>
<a name="l00384"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">00384</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span>
<a name="l00386"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">00386</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span>
<a name="l00387"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">00387</a> <span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span>
<a name="l00389"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">00389</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span>
<a name="l00390"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">00390</a> <span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span>
<a name="l00392"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">00392</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span>
<a name="l00393"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">00393</a> <span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span>
<a name="l00395"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">00395</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span>
<a name="l00396"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">00396</a> <span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span>
<a name="l00398"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">00398</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span>
<a name="l00399"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">00399</a> <span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span>
<a name="l00401"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">00401</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span>
<a name="l00402"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">00402</a> <span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span>
<a name="l00404"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">00404</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span>
<a name="l00405"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">00405</a> <span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span>
<a name="l00408"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">00408</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span>
<a name="l00409"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">00409</a> <span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span>
<a name="l00411"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">00411</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span>
<a name="l00412"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">00412</a> <span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span>
<a name="l00414"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">00414</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span>
<a name="l00415"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">00415</a> <span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span>
<a name="l00418"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">00418</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span>
<a name="l00419"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">00419</a> <span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span>
<a name="l00421"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">00421</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span>
<a name="l00422"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">00422</a> <span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span>
<a name="l00424"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">00424</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span>
<a name="l00425"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">00425</a> <span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span>
<a name="l00427"></a>00427 <span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span>
<a name="l00428"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">00428</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span>
<a name="l00429"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">00429</a> <span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span>
<a name="l00431"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">00431</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span>
<a name="l00432"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">00432</a> <span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span>
<a name="l00434"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">00434</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span>
<a name="l00435"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">00435</a> <span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span>
<a name="l00437"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">00437</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span>
<a name="l00438"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">00438</a> <span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span>
<a name="l00440"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">00440</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span>
<a name="l00441"></a><a class="code" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">00441</a> <span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span>
<a name="l00443"></a>00443 <span class="preprocessor"></span>
<a name="l00454"></a><a class="code" href="struct_sys_tick___type.html">00454</a> <span class="preprocessor">typedef struct</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>{
<a name="l00456"></a><a class="code" href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">00456</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#af2ad94ac83e5d40fc6e34884bc1bec5f">CTRL</a>;                    
<a name="l00457"></a><a class="code" href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">00457</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#ae7bc9d3eac1147f3bba8d73a8395644f">LOAD</a>;                    
<a name="l00458"></a><a class="code" href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">00458</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_sys_tick___type.html#a0997ff20f11817f8246e8f0edac6f4e4">VAL</a>;                     
<a name="l00459"></a><a class="code" href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">00459</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_sys_tick___type.html#a9c9eda0ea6f6a7c904d2d75a6963e238">CALIB</a>;                   
<a name="l00460"></a>00460 } <a class="code" href="struct_sys_tick___type.html" title="Structure type to access the System Timer (SysTick).">SysTick_Type</a>;
<a name="l00461"></a>00461 
<a name="l00462"></a>00462 <span class="comment">/* SysTick Control / Status Register Definitions */</span>
<a name="l00463"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">00463</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span>
<a name="l00464"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">00464</a> <span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span>
<a name="l00466"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">00466</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span>
<a name="l00467"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">00467</a> <span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span>
<a name="l00469"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">00469</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span>
<a name="l00470"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">00470</a> <span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span>
<a name="l00472"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">00472</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span>
<a name="l00473"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">00473</a> <span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span>
<a name="l00476"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">00476</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span>
<a name="l00477"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">00477</a> <span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span>
<a name="l00480"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">00480</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span>
<a name="l00481"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">00481</a> <span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span>
<a name="l00484"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">00484</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span>
<a name="l00485"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">00485</a> <span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span>
<a name="l00487"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">00487</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span>
<a name="l00488"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">00488</a> <span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span>
<a name="l00490"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">00490</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span>
<a name="l00491"></a><a class="code" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">00491</a> <span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>
<a name="l00504"></a><a class="code" href="struct_i_t_m___type.html">00504</a> <span class="preprocessor">typedef struct</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span>{
<a name="l00506"></a>00506   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span>
<a name="l00507"></a>00507   {
<a name="l00508"></a><a class="code" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">00508</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code" href="struct_i_t_m___type.html#abea77b06775d325e5f6f46203f582433">u8</a>;                  
<a name="l00509"></a><a class="code" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">00509</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code" href="struct_i_t_m___type.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a>;                 
<a name="l00510"></a><a class="code" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">00510</a>     <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code" href="struct_i_t_m___type.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a>;                 
<a name="l00511"></a>00511   }  PORT [32];                          
<a name="l00512"></a>00512        uint32_t RESERVED0[864];
<a name="l00513"></a><a class="code" href="struct_i_t_m___type.html#a91a040e1b162e1128ac1e852b4a0e589">00513</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a91a040e1b162e1128ac1e852b4a0e589">TER</a>;                     
<a name="l00514"></a>00514        uint32_t RESERVED1[15];
<a name="l00515"></a><a class="code" href="struct_i_t_m___type.html#a93b480aac6da620bbb611212186d47fa">00515</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a93b480aac6da620bbb611212186d47fa">TPR</a>;                     
<a name="l00516"></a>00516        uint32_t RESERVED2[15];
<a name="l00517"></a><a class="code" href="struct_i_t_m___type.html#a58f169e1aa40a9b8afb6296677c3bb45">00517</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a58f169e1aa40a9b8afb6296677c3bb45">TCR</a>;                     
<a name="l00518"></a>00518        uint32_t RESERVED3[29];
<a name="l00519"></a><a class="code" href="struct_i_t_m___type.html#af53499fc94cda629afb2fec858d2ad1c">00519</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#af53499fc94cda629afb2fec858d2ad1c">IWR</a>;                     
<a name="l00520"></a><a class="code" href="struct_i_t_m___type.html#ae43a66174b8ab182ff595e5f5da9f235">00520</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ae43a66174b8ab182ff595e5f5da9f235">IRR</a>;                     
<a name="l00521"></a><a class="code" href="struct_i_t_m___type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">00521</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#ab2e87d8bb0e3ce9b8e0e4a6a6695228a">IMCR</a>;                    
<a name="l00522"></a>00522        uint32_t RESERVED4[43];
<a name="l00523"></a><a class="code" href="struct_i_t_m___type.html#a33025af19748bd3ca5cf9d6b14150001">00523</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a33025af19748bd3ca5cf9d6b14150001">LAR</a>;                     
<a name="l00524"></a><a class="code" href="struct_i_t_m___type.html#a56f607260c4175c5f37a28e47ab3d1e5">00524</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_t_m___type.html#a56f607260c4175c5f37a28e47ab3d1e5">LSR</a>;                     
<a name="l00525"></a>00525        uint32_t RESERVED5[6];
<a name="l00526"></a><a class="code" href="struct_i_t_m___type.html#accfc7de00b0eaba0301e8f4553f70512">00526</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#accfc7de00b0eaba0301e8f4553f70512">PID4</a>;                    
<a name="l00527"></a><a class="code" href="struct_i_t_m___type.html#a9353055ceb7024e07d59248e54502cb9">00527</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a9353055ceb7024e07d59248e54502cb9">PID5</a>;                    
<a name="l00528"></a><a class="code" href="struct_i_t_m___type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">00528</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a755c0ec919e7dbb5f7ff05c8b56a3383">PID6</a>;                    
<a name="l00529"></a><a class="code" href="struct_i_t_m___type.html#aa31ca6bb4b749201321b23d0dbbe0704">00529</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#aa31ca6bb4b749201321b23d0dbbe0704">PID7</a>;                    
<a name="l00530"></a><a class="code" href="struct_i_t_m___type.html#ab69ade751350a7758affdfe396517535">00530</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ab69ade751350a7758affdfe396517535">PID0</a>;                    
<a name="l00531"></a><a class="code" href="struct_i_t_m___type.html#a30e87ec6f93ecc9fe4f135ca8b068990">00531</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a30e87ec6f93ecc9fe4f135ca8b068990">PID1</a>;                    
<a name="l00532"></a><a class="code" href="struct_i_t_m___type.html#ae139d2e588bb382573ffcce3625a88cd">00532</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#ae139d2e588bb382573ffcce3625a88cd">PID2</a>;                    
<a name="l00533"></a><a class="code" href="struct_i_t_m___type.html#af006ee26c7e61c9a3712a80ac74a6cf3">00533</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#af006ee26c7e61c9a3712a80ac74a6cf3">PID3</a>;                    
<a name="l00534"></a><a class="code" href="struct_i_t_m___type.html#a413f3bb0a15222e5f38fca4baeef14f6">00534</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a413f3bb0a15222e5f38fca4baeef14f6">CID0</a>;                    
<a name="l00535"></a><a class="code" href="struct_i_t_m___type.html#a5f7d524b71f49e444ff0d1d52b3c3565">00535</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a5f7d524b71f49e444ff0d1d52b3c3565">CID1</a>;                    
<a name="l00536"></a><a class="code" href="struct_i_t_m___type.html#adee4ccce1429db8b5db3809c4539f876">00536</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#adee4ccce1429db8b5db3809c4539f876">CID2</a>;                    
<a name="l00537"></a><a class="code" href="struct_i_t_m___type.html#a0e7aa199619cc7ac6baddff9600aa52e">00537</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_i_t_m___type.html#a0e7aa199619cc7ac6baddff9600aa52e">CID3</a>;                    
<a name="l00538"></a>00538 } <a class="code" href="struct_i_t_m___type.html" title="Structure type to access the Instrumentation Trace Macrocell Register (ITM).">ITM_Type</a>;
<a name="l00539"></a>00539 
<a name="l00540"></a>00540 <span class="comment">/* ITM Trace Privilege Register Definitions */</span>
<a name="l00541"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">00541</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span>
<a name="l00542"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">00542</a> <span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)                </span>
<a name="l00544"></a>00544 <span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span>
<a name="l00545"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">00545</a> <span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span>
<a name="l00546"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">00546</a> <span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span>
<a name="l00548"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gad5a179af7ad1f2b8958e50907186529b">00548</a> <span class="preprocessor">#define ITM_TCR_ATBID_Pos                  16                                             </span>
<a name="l00549"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga491d8bddbe6c0523ff10ef6d2846f0f2">00549</a> <span class="preprocessor">#define ITM_TCR_ATBID_Msk                  (0x7FUL &lt;&lt; ITM_TCR_ATBID_Pos)                  </span>
<a name="l00551"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">00551</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span>
<a name="l00552"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">00552</a> <span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span>
<a name="l00554"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">00554</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span>
<a name="l00555"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">00555</a> <span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span>
<a name="l00557"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">00557</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span>
<a name="l00558"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">00558</a> <span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span>
<a name="l00560"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">00560</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span>
<a name="l00561"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">00561</a> <span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span>
<a name="l00563"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">00563</a> <span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span>
<a name="l00564"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">00564</a> <span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span>
<a name="l00566"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">00566</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span>
<a name="l00567"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">00567</a> <span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                    </span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="comment">/* ITM Integration Write Register Definitions */</span>
<a name="l00570"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7">00570</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span>
<a name="l00571"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7">00571</a> <span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL &lt;&lt; ITM_IWR_ATVALIDM_Pos)                  </span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="comment">/* ITM Integration Read Register Definitions */</span>
<a name="l00574"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4">00574</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span>
<a name="l00575"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9">00575</a> <span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL &lt;&lt; ITM_IRR_ATREADYM_Pos)                  </span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span>
<a name="l00578"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755">00578</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span>
<a name="l00579"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2">00579</a> <span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL &lt;&lt; ITM_IMCR_INTEGRATION_Pos)              </span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="comment">/* ITM Lock Status Register Definitions */</span>
<a name="l00582"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">00582</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span>
<a name="l00583"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">00583</a> <span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span>
<a name="l00585"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">00585</a> <span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span>
<a name="l00586"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">00586</a> <span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span>
<a name="l00588"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">00588</a> <span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span>
<a name="l00589"></a><a class="code" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">00589</a> <span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL &lt;&lt; ITM_LSR_Present_Pos)                   </span>
<a name="l00591"></a>00591 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span>
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 
<a name="l00602"></a><a class="code" href="struct_interrupt_type___type.html">00602</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00603"></a>00603 {
<a name="l00604"></a>00604        uint32_t RESERVED0;
<a name="l00605"></a><a class="code" href="struct_interrupt_type___type.html#a2b10f6d37363a6b798ac97f4c4db1e63">00605</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_interrupt_type___type.html#a2b10f6d37363a6b798ac97f4c4db1e63">ICTR</a>;                    
<a name="l00606"></a>00606 <span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>  <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   
<a name="l00608"></a>00608 <span class="preprocessor">#else</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span>       uint32_t RESERVED1;
<a name="l00610"></a>00610 <span class="preprocessor">#endif</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>} <a class="code" href="struct_interrupt_type___type.html" title="Structure type to access the Interrupt Type Register.">InterruptType_Type</a>;
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="comment">/* Interrupt Controller Type Register Definitions */</span>
<a name="l00614"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#gac80eaf3ce321fd9fb771e0fe260468a5">00614</a> <span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Pos  0                                                   </span>
<a name="l00615"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#gaaf30c82ebbf75953fd79f7f4d3696de5">00615</a> <span class="preprocessor">#define IntType_ICTR_INTLINESNUM_Msk (0x1FUL &lt;&lt; IntType_ICTR_INTLINESNUM_Pos)             </span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span>
<a name="l00618"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#ga61853c19f3d459914636a4759a1f5306">00618</a> <span class="preprocessor">#define IntType_ACTLR_DISFOLD_Pos     2                                                   </span>
<a name="l00619"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#ga3bb958e0f68490877855c70e62d8e702">00619</a> <span class="preprocessor">#define IntType_ACTLR_DISFOLD_Msk    (1UL &lt;&lt; IntType_ACTLR_DISFOLD_Pos)                   </span>
<a name="l00621"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#ga90ae62a7e3054888c8e7d1afefe460db">00621</a> <span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   </span>
<a name="l00622"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#gac0561eea2ad495bc26e4e20f5dce4661">00622</a> <span class="preprocessor">#define IntType_ACTLR_DISDEFWBUF_Msk (1UL &lt;&lt; IntType_ACTLR_DISDEFWBUF_Pos)                </span>
<a name="l00624"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#ga9bd2979a493e068877d01e2b0e738095">00624</a> <span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Pos  0                                                   </span>
<a name="l00625"></a><a class="code" href="group___c_m_s_i_s___interrupt_type.html#ga40ea4dcfac1858ccc29b7c628658e0b8">00625</a> <span class="preprocessor">#define IntType_ACTLR_DISMCYCINT_Msk (1UL &lt;&lt; IntType_ACTLR_DISMCYCINT_Pos)                </span>
<a name="l00627"></a>00627 <span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_InterruptType */</span>
<a name="l00628"></a>00628 
<a name="l00629"></a>00629 
<a name="l00630"></a>00630 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span>
<a name="l00639"></a>00639 <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    
<a name="l00642"></a>00642   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    
<a name="l00643"></a>00643   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     
<a name="l00644"></a>00644   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    
<a name="l00645"></a>00645   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    
<a name="l00646"></a>00646   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 
<a name="l00647"></a>00647   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 
<a name="l00648"></a>00648   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 
<a name="l00649"></a>00649   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 
<a name="l00650"></a>00650   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 
<a name="l00651"></a>00651   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 
<a name="l00652"></a>00652 } MPU_Type;
<a name="l00653"></a>00653 
<a name="l00654"></a>00654 <span class="comment">/* MPU Type Register */</span>
<a name="l00655"></a>00655 <span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span>
<a name="l00656"></a>00656 <span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span>
<a name="l00658"></a>00658 <span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span>
<a name="l00659"></a>00659 <span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span>
<a name="l00661"></a>00661 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span>
<a name="l00662"></a>00662 <span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span>
<a name="l00665"></a>00665 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span>
<a name="l00666"></a>00666 <span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span>
<a name="l00668"></a>00668 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span>
<a name="l00669"></a>00669 <span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span>
<a name="l00671"></a>00671 <span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span>
<a name="l00672"></a>00672 <span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span>
<a name="l00675"></a>00675 <span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span>
<a name="l00676"></a>00676 <span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span>
<a name="l00679"></a>00679 <span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span>
<a name="l00680"></a>00680 <span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span>
<a name="l00682"></a>00682 <span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span>
<a name="l00683"></a>00683 <span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span>
<a name="l00685"></a>00685 <span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span>
<a name="l00686"></a>00686 <span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span>
<a name="l00688"></a>00688 <span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span>
<a name="l00689"></a>00689 <span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span>
<a name="l00690"></a>00690 <span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span>
<a name="l00692"></a>00692 <span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span>
<a name="l00693"></a>00693 <span class="preprocessor">#define MPU_RASR_AP_Msk                    (7UL &lt;&lt; MPU_RASR_AP_Pos)                       </span>
<a name="l00695"></a>00695 <span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span>
<a name="l00696"></a>00696 <span class="preprocessor">#define MPU_RASR_TEX_Msk                   (7UL &lt;&lt; MPU_RASR_TEX_Pos)                      </span>
<a name="l00698"></a>00698 <span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span>
<a name="l00699"></a>00699 <span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span>
<a name="l00701"></a>00701 <span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span>
<a name="l00702"></a>00702 <span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span>
<a name="l00704"></a>00704 <span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span>
<a name="l00705"></a>00705 <span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span>
<a name="l00707"></a>00707 <span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span>
<a name="l00708"></a>00708 <span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span>
<a name="l00710"></a>00710 <span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span>
<a name="l00711"></a>00711 <span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span>
<a name="l00713"></a>00713 <span class="preprocessor">#define MPU_RASR_ENA_Pos                     0                                            </span>
<a name="l00714"></a>00714 <span class="preprocessor">#define MPU_RASR_ENA_Msk                    (0x1UL &lt;&lt; MPU_RASR_ENA_Pos)                   </span>
<a name="l00716"></a>00716 <span class="preprocessor"></span>
<a name="l00717"></a>00717 <span class="preprocessor">#endif</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>
<a name="l00719"></a>00719 
<a name="l00728"></a><a class="code" href="struct_core_debug___type.html">00728</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00729"></a>00729 {
<a name="l00730"></a><a class="code" href="struct_core_debug___type.html#a25c14c022c73a725a1736e903431095d">00730</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_core_debug___type.html#a25c14c022c73a725a1736e903431095d">DHCSR</a>;                   
<a name="l00731"></a><a class="code" href="struct_core_debug___type.html#afefa84bce7497652353a1b76d405d983">00731</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_core_debug___type.html#afefa84bce7497652353a1b76d405d983">DCRSR</a>;                   
<a name="l00732"></a><a class="code" href="struct_core_debug___type.html#ab8f4bb076402b61f7be6308075a789c9">00732</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_core_debug___type.html#ab8f4bb076402b61f7be6308075a789c9">DCRDR</a>;                   
<a name="l00733"></a><a class="code" href="struct_core_debug___type.html#a5cdd51dbe3ebb7041880714430edd52d">00733</a>   <a class="code" href="group___c_m_s_i_s__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_core_debug___type.html#a5cdd51dbe3ebb7041880714430edd52d">DEMCR</a>;                   
<a name="l00734"></a>00734 } <a class="code" href="struct_core_debug___type.html" title="Structure type to access the Core Debug Register (CoreDebug).">CoreDebug_Type</a>;
<a name="l00735"></a>00735 
<a name="l00736"></a>00736 <span class="comment">/* Debug Halting Control and Status Register */</span>
<a name="l00737"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842">00737</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span>
<a name="l00738"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc">00738</a> <span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span>
<a name="l00740"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753">00740</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span>
<a name="l00741"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922">00741</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span>
<a name="l00743"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730">00743</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span>
<a name="l00744"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">00744</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span>
<a name="l00746"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e">00746</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span>
<a name="l00747"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756">00747</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span>
<a name="l00749"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb">00749</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span>
<a name="l00750"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25">00750</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span>
<a name="l00752"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772">00752</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span>
<a name="l00753"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca">00753</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span>
<a name="l00755"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d">00755</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span>
<a name="l00756"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07">00756</a> <span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span>
<a name="l00758"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d">00758</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span>
<a name="l00759"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4">00759</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span>
<a name="l00761"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3">00761</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span>
<a name="l00762"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">00762</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span>
<a name="l00764"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9">00764</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span>
<a name="l00765"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d">00765</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span>
<a name="l00767"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692">00767</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span>
<a name="l00768"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">00768</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span>
<a name="l00770"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e">00770</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span>
<a name="l00771"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b">00771</a> <span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span>
<a name="l00773"></a>00773 <span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span>
<a name="l00774"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">00774</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span>
<a name="l00775"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">00775</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span>
<a name="l00777"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b">00777</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span>
<a name="l00778"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d">00778</a> <span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span>
<a name="l00781"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39">00781</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span>
<a name="l00782"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">00782</a> <span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span>
<a name="l00784"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64">00784</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span>
<a name="l00785"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95">00785</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span>
<a name="l00787"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b">00787</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span>
<a name="l00788"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98">00788</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span>
<a name="l00790"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d">00790</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span>
<a name="l00791"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8">00791</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span>
<a name="l00793"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c">00793</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span>
<a name="l00794"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977">00794</a> <span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span>
<a name="l00796"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a">00796</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span>
<a name="l00797"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1">00797</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span>
<a name="l00799"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e">00799</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span>
<a name="l00800"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a">00800</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span>
<a name="l00802"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">00802</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span>
<a name="l00803"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">00803</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span>
<a name="l00805"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">00805</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span>
<a name="l00806"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19">00806</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span>
<a name="l00808"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50">00808</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span>
<a name="l00809"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f">00809</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span>
<a name="l00811"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8">00811</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span>
<a name="l00812"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c">00812</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span>
<a name="l00814"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41">00814</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span>
<a name="l00815"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87">00815</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span>
<a name="l00817"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a">00817</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span>
<a name="l00818"></a><a class="code" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30">00818</a> <span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span>
<a name="l00820"></a>00820 <span class="preprocessor"></span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span>
<a name="l00828"></a><a class="code" href="group___c_m_s_i_s__core__register.html#ga3c14ed93192c8d9143322bbf77ebf770">00828</a> <span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span>
<a name="l00829"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gadd76251e412a195ec0a8f47227a8359e">00829</a> <span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span>
<a name="l00830"></a><a class="code" href="group___c_m_s_i_s__core__register.html#ga680604dbcda9e9b31a1639fcffe5230b">00830</a> <span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span>
<a name="l00831"></a><a class="code" href="group___c_m_s_i_s__core__register.html#ga58effaac0b93006b756d33209e814646">00831</a> <span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span>
<a name="l00832"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gaa0288691785a5f868238e0468b39523d">00832</a> <span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span>
<a name="l00833"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">00833</a> <span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span>
<a name="l00835"></a><a class="code" href="group___c_m_s_i_s__core__register.html#ga164238adbad56f07c7dd4e912af748dd">00835</a> <span class="preprocessor">#define InterruptType       ((InterruptType_Type *) SCS_BASE)         </span>
<a name="l00836"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">00836</a> <span class="preprocessor">#define SCB                 ((SCB_Type *)           SCB_BASE)         </span>
<a name="l00837"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">00837</a> <span class="preprocessor">#define SysTick             ((SysTick_Type *)       SysTick_BASE)     </span>
<a name="l00838"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">00838</a> <span class="preprocessor">#define NVIC                ((NVIC_Type *)          NVIC_BASE)        </span>
<a name="l00839"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">00839</a> <span class="preprocessor">#define ITM                 ((ITM_Type *)           ITM_BASE)         </span>
<a name="l00840"></a><a class="code" href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">00840</a> <span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span>
<a name="l00842"></a>00842 <span class="preprocessor">#if (__MPU_PRESENT == 1)</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span>
<a name="l00844"></a>00844 <span class="preprocessor">  #define MPU               ((MPU_Type*)            MPU_BASE)         </span>
<a name="l00845"></a>00845 <span class="preprocessor">#endif</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span>
<a name="l00851"></a>00851 <span class="comment">/*******************************************************************************</span>
<a name="l00852"></a>00852 <span class="comment"> *                Hardware Abstraction Layer</span>
<a name="l00853"></a>00853 <span class="comment"> ******************************************************************************/</span>
<a name="l00864"></a>00864 <span class="comment">/* ##########################   NVIC functions  #################################### */</span>
<a name="l00882"></a>00882 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
<a name="l00883"></a>00883 {
<a name="l00884"></a>00884   uint32_t reg_value;
<a name="l00885"></a>00885   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);                         <span class="comment">/* only values 0..7 are used          */</span>
<a name="l00886"></a>00886 
<a name="l00887"></a>00887   reg_value  =  <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span>
<a name="l00888"></a>00888   reg_value &amp;= ~(<a class="code" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span>
<a name="l00889"></a>00889   reg_value  =  (reg_value                       |
<a name="l00890"></a>00890                 (0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |
<a name="l00891"></a>00891                 (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span>
<a name="l00892"></a>00892   <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;
<a name="l00893"></a>00893 }
<a name="l00894"></a>00894 
<a name="l00895"></a>00895 
<a name="l00903"></a>00903 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)
<a name="l00904"></a>00904 {
<a name="l00905"></a>00905   <span class="keywordflow">return</span> ((<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span>
<a name="l00906"></a>00906 }
<a name="l00907"></a>00907 
<a name="l00908"></a>00908 
<a name="l00916"></a>00916 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> <a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>)
<a name="l00917"></a>00917 {
<a name="l00918"></a>00918   <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span>
<a name="l00919"></a>00919 }
<a name="l00920"></a>00920 
<a name="l00921"></a>00921 
<a name="l00929"></a>00929 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00930"></a>00930 {
<a name="l00931"></a>00931   <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span>
<a name="l00932"></a>00932 }
<a name="l00933"></a>00933 
<a name="l00934"></a>00934 
<a name="l00944"></a>00944 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00945"></a>00945 {
<a name="l00946"></a>00946   <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span>
<a name="l00947"></a>00947 }
<a name="l00948"></a>00948 
<a name="l00949"></a>00949 
<a name="l00957"></a>00957 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00958"></a>00958 {
<a name="l00959"></a>00959   <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span>
<a name="l00960"></a>00960 }
<a name="l00961"></a>00961 
<a name="l00962"></a>00962 
<a name="l00970"></a>00970 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00971"></a>00971 {
<a name="l00972"></a>00972   <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="group___l_p_c17xx___system.html#ga666eb0caeb12ec0e281415592ae89083" title="IRQ interrupt source definition.">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span>
<a name="l00973"></a>00973 }
<a name="l00974"></a>00974 
<a name="l00975"></a>00975 
<a name="l00983"></a>00983 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l00984"></a>00984 {
<a name="l00985"></a>00985   <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span>
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 
<a name="l00988"></a>00988 
<a name="l01000"></a>01000 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn, uint32_t priority)
<a name="l01001"></a>01001 {
<a name="l01002"></a>01002   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01003"></a>01003     <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span>
<a name="l01004"></a>01004   <span class="keywordflow">else</span> {
<a name="l01005"></a>01005     <a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span>
<a name="l01006"></a>01006 }
<a name="l01007"></a>01007 
<a name="l01008"></a>01008 
<a name="l01021"></a>01021 <span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(<a class="code" href="group___l_p_c17xx___system.html#gac3af4a32370fb28c4ade8bf2add80251" title="IRQ interrupt source definition.">IRQn_Type</a> IRQn)
<a name="l01022"></a>01022 {
<a name="l01023"></a>01023 
<a name="l01024"></a>01024   <span class="keywordflow">if</span>(IRQn &lt; 0) {
<a name="l01025"></a>01025     <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span>
<a name="l01026"></a>01026   <span class="keywordflow">else</span> {
<a name="l01027"></a>01027     <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="group___c_m_s_i_s__core__register.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span>
<a name="l01028"></a>01028 }
<a name="l01029"></a>01029 
<a name="l01030"></a>01030 
<a name="l01045"></a>01045 <span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
<a name="l01046"></a>01046 {
<a name="l01047"></a>01047   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01048"></a>01048   uint32_t PreemptPriorityBits;
<a name="l01049"></a>01049   uint32_t SubPriorityBits;
<a name="l01050"></a>01050 
<a name="l01051"></a>01051   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;
<a name="l01052"></a>01052   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01053"></a>01053 
<a name="l01054"></a>01054   <span class="keywordflow">return</span> (
<a name="l01055"></a>01055            ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |
<a name="l01056"></a>01056            ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))
<a name="l01057"></a>01057          );
<a name="l01058"></a>01058 }
<a name="l01059"></a>01059 
<a name="l01060"></a>01060 
<a name="l01075"></a>01075 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
<a name="l01076"></a>01076 {
<a name="l01077"></a>01077   uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span>
<a name="l01078"></a>01078   uint32_t PreemptPriorityBits;
<a name="l01079"></a>01079   uint32_t SubPriorityBits;
<a name="l01080"></a>01080 
<a name="l01081"></a>01081   PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
<a name="l01082"></a>01082   SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="group___l_p_c17xx___system.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;
<a name="l01083"></a>01083 
<a name="l01084"></a>01084   *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);
<a name="l01085"></a>01085   *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);
<a name="l01086"></a>01086 }
<a name="l01087"></a>01087 
<a name="l01088"></a>01088 
<a name="l01093"></a>01093 <span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)
<a name="l01094"></a>01094 {
<a name="l01095"></a>01095   __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span>
<a name="l01096"></a>01096 <span class="comment">                                                                  buffered write are completed before reset */</span>
<a name="l01097"></a>01097   <a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |
<a name="l01098"></a>01098                  (<a class="code" href="group___c_m_s_i_s__core__register.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |
<a name="l01099"></a>01099                  <a class="code" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span>
<a name="l01100"></a>01100   __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span>
<a name="l01101"></a>01101   <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span>
<a name="l01102"></a>01102 }
<a name="l01103"></a>01103 
<a name="l01110"></a>01110 <span class="comment">/* ##################################    SysTick function  ############################################ */</span>
<a name="l01118"></a>01118 <span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span>
<a name="l01129"></a>01129 <span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)
<a name="l01130"></a>01130 {
<a name="l01131"></a>01131   <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span>
<a name="l01132"></a>01132 
<a name="l01133"></a>01133   <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span>
<a name="l01134"></a>01134   NVIC_SetPriority (<a class="code" href="group___l_p_c17xx___system.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;__NVIC_PRIO_BITS) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span>
<a name="l01135"></a>01135   <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span>
<a name="l01136"></a>01136   <a class="code" href="group___c_m_s_i_s__core__register.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |
<a name="l01137"></a>01137                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |
<a name="l01138"></a>01138                    <a class="code" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span>
<a name="l01139"></a>01139   <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span>
<a name="l01140"></a>01140 }
<a name="l01141"></a>01141 
<a name="l01142"></a>01142 <span class="preprocessor">#endif</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span>
<a name="l01148"></a>01148 <span class="comment">/* ##################################### Debug In/Output function ########################################### */</span>
<a name="l01154"></a>01154 <span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    
<a name="l01155"></a><a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">01155</a> <span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span>
<a name="l01167"></a>01167 <span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span>
<a name="l01168"></a>01168 <span class="preprocessor"></span>{
<a name="l01169"></a>01169   <span class="keywordflow">if</span> ((<a class="code" href="group___c_m_s_i_s__core__register.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>-&gt;DEMCR &amp; <a class="code" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>)  &amp;&amp;      <span class="comment">/* Trace enabled */</span>
<a name="l01170"></a>01170       (<a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span>
<a name="l01171"></a>01171       (<a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span>
<a name="l01172"></a>01172   {
<a name="l01173"></a>01173     <span class="keywordflow">while</span> (<a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);
<a name="l01174"></a>01174     <a class="code" href="group___c_m_s_i_s__core__register.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;
<a name="l01175"></a>01175   }
<a name="l01176"></a>01176   <span class="keywordflow">return</span> (ch);
<a name="l01177"></a>01177 }
<a name="l01178"></a>01178 
<a name="l01179"></a>01179 
<a name="l01189"></a>01189 <span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {
<a name="l01190"></a>01190   int32_t ch = -1;                           <span class="comment">/* no character available */</span>
<a name="l01191"></a>01191 
<a name="l01192"></a>01192   <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01193"></a>01193     ch = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;
<a name="l01194"></a>01194     ITM_RxBuffer = <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span>
<a name="l01195"></a>01195   }
<a name="l01196"></a>01196 
<a name="l01197"></a>01197   <span class="keywordflow">return</span> (ch);
<a name="l01198"></a>01198 }
<a name="l01199"></a>01199 
<a name="l01200"></a>01200 
<a name="l01209"></a>01209 <span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {
<a name="l01210"></a>01210 
<a name="l01211"></a>01211   <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {
<a name="l01212"></a>01212     <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span>
<a name="l01213"></a>01213   } <span class="keywordflow">else</span> {
<a name="l01214"></a>01214     <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span>
<a name="l01215"></a>01215   }
<a name="l01216"></a>01216 }
<a name="l01217"></a>01217 
<a name="l01223"></a>01223 <span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span>
<a name="l01224"></a>01224 
<a name="l01225"></a>01225 <span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span>
<a name="l01226"></a>01226 
<a name="l01227"></a>01227 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span>}
<a name="l01229"></a>01229 <span class="preprocessor">#endif</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>
<a name="l01231"></a>01231 <span class="comment">/*lint -restore */</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="core__cm3_8h.html">core_cm3.h</a>      </li>

    <li class="footer">Generated on Sun Feb 5 2012 18:06:00 for My Project by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
