Using config: configs/x16_base_config.json
Running GEMM tests...
Test 1: M=1024, K=12288, N=12288
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M: RB  N: A  K: CDS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1024, K:12288, N:12288
Maximum Array Tile Size: {'M': 2, 'K': 192, 'N': 1536}
get_arr_tile_stats: arr_latency=2.496e-05, capacity_utilization=0.0234375
get_tile_stats: K_reduction_latency: 5.12e-06 = 67108864 / 13107200000000.0
RB CDS ['A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12582912 = 1024 * 12288 * 1
get_tile_io_latency: data_volume=12582912, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=9.6e-07 = 12582912 / 13107200000000.0
get_tile_stats: tile_size: {'M': 1024, 'K': 12288, 'N': 1024}, arr_tile_size: {'M': 2, 'K': 192, 'N': 128}, MK_dup: 128, KN_dup:2, MN_dup:1, M_K_io_latency: 0.00012288, K_N_io_latency: 0, M_N_io_latency: 8e-08, tile_compute_latency:3.0080000000000003e-05 = 2.496e-05(arr_latency) + 5.12e-06(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M: RB  N: A  K: CDS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1024        | 1024        | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 2           | 128         | 192         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.0234375   | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.00048488             cycles|
| Total Compute Latency | 0.00036096             cycles|
| Total Array Latency  | 0.00029951999999999995 cycles|
| Total Reduction Latency| 6.144e-05              cycles|
| IO Latency           | 0.00012392000000000016 cycles|

----------- Hardware Requirements ---------------
| col_multicast        | True                  |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': False, 'B': False, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': True, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 12                     |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.0234375
GEMM 1024x12288x12288 latency: 0.00048488s
simulated latency: GEMM_1024x12288x12288 0.00048488
roofline_model_simdram: total_ops=309237645312, total_data_movement=25165824, peak_flops=687590819672131.2, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=0.0004497407999999999, memory_bound_time=1.92e-06
GEMM roofline latency: 0.0004497407999999999ms
Results written to test_gemm_x16_base_config.json_1024_12288_12288_simdram_ddr5_operandocality.csv
Test 2: M=2048, K=24576, N=24576
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M: RB  N: A  K: CDS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:2048, K:24576, N:24576
Maximum Array Tile Size: {'M': 4, 'K': 384, 'N': 3072}
get_arr_tile_stats: arr_latency=4.9536e-05, capacity_utilization=0.046875
get_tile_stats: K_reduction_latency: 5.12e-06 = 67108864 / 13107200000000.0
RB CDS ['A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
50331648 = 2048 * 24576 * 1
get_tile_io_latency: data_volume=50331648, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=3.84e-06 = 50331648 / 13107200000000.0
get_tile_stats: tile_size: {'M': 2048, 'K': 24576, 'N': 512}, arr_tile_size: {'M': 4, 'K': 384, 'N': 64}, MK_dup: 64, KN_dup:4, MN_dup:1, M_K_io_latency: 0.00024576, K_N_io_latency: 0, M_N_io_latency: 8e-08, tile_compute_latency:5.4656e-05 = 4.9536e-05(arr_latency) + 5.12e-06(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M: RB  N: A  K: CDS  Array Mapping:  R: K  C: MN
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 2048        | 512         | 24576       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 4           | 64          | 384         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.046875    | 1.0         | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 0.0028731680000000036  cycles|
| Total Compute Latency | 0.002623488000000001   cycles|
| Total Array Latency  | 0.0023777280000000013  cycles|
| Total Reduction Latency| 0.00024576000000000014 cycles|
| IO Latency           | 0.0002496800000000006  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | True                  |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': False, 'B': False, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': True, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 48                     |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 1.0
Capacity utilization: 0.046875
GEMM 2048x24576x24576 latency: 0.0028731680000000036s
simulated latency: GEMM_2048x24576x24576 0.0028731680000000036
roofline_model_simdram: total_ops=2473901162496, total_data_movement=100663296, peak_flops=687590819672131.2, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=0.0035979263999999993, memory_bound_time=7.68e-06
GEMM roofline latency: 0.0035979263999999993ms
Results written to test_gemm_x16_base_config.json_2048_24576_24576_simdram_ddr5_operandocality.csv
Test 3: M=1, K=12288, N=12288
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:12288, N:12288
Maximum Array Tile Size: {'M': 1, 'K': 192, 'N': 3}
get_arr_tile_stats: arr_latency=6.64e-07, capacity_utilization=0.00018310546875
get_tile_stats: K_reduction_latency: 6e-08 = 786432 / 13107200000000.0
 CDS ['R', 'B', 'A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
12288 = 1 * 12288 * 1
get_tile_io_latency: data_volume=393216, dup=['B', 'A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=4.8e-07 = 393216 / 819200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 12288, 'N': 12288}, arr_tile_size: {'M': 1, 'K': 192, 'N': 3}, MK_dup: 1, KN_dup:1, MN_dup:192, M_K_io_latency: 4.8e-07, K_N_io_latency: 0, M_N_io_latency: 1.7999999999999997e-07, tile_compute_latency:7.24e-07 = 6.64e-07(arr_latency) + 6e-08(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M:   N: RBA  K: CDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 12288       | 12288       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 3           | 192         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.00018310546875 | 0.75        | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 1.5639999999999998e-06 cycles|
| Total Compute Latency | 7.24e-07               cycles|
| Total Array Latency  | 6.64e-07               cycles|
| Total Reduction Latency| 6e-08                  cycles|
| IO Latency           | 8.399999999999999e-07  cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': False, 'R': True, 'B': True, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': True, 'R': False, 'B': False, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.75
Capacity utilization: 0.00018310546875
GEMM 1x12288x12288 latency: 1.5639999999999998e-06s
simulated latency: GEMM_1x12288x12288 1.5639999999999998e-06
roofline_model_simdram: total_ops=301989888, total_data_movement=24576, peak_flops=687590819672131.2, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=4.391999999999999e-07, memory_bound_time=1.875e-09
GEMM roofline latency: 4.391999999999999e-07ms
Results written to test_gemm_x16_base_config.json_1_12288_12288_simdram_ddr5_operandocality.csv
Test 4: M=1, K=24576, N=24576
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
Running mapping search...
find_simdram_mapping: Best mapping: Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M:   N: CRA  K: BDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)
Running simulation...
--- Input Matmul Size --- M:1, K:24576, N:24576
Maximum Array Tile Size: {'M': 1, 'K': 192, 'N': 12}
get_arr_tile_stats: arr_latency=1.888e-06, capacity_utilization=0.000732421875
get_tile_stats: K_reduction_latency: 2.4e-07 = 3145728 / 13107200000000.0
 BDS ['C', 'R', 'A'] {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
24576 = 1 * 24576 * 1
get_tile_io_latency: data_volume=6291456, dup=['A'], simd_utilization={'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
get_tile_io_latency: latency=4.8e-07 = 6291456 / 13107200000000.0
get_tile_stats: tile_size: {'M': 1, 'K': 24576, 'N': 24576}, arr_tile_size: {'M': 1, 'K': 192, 'N': 12}, MK_dup: 1, KN_dup:1, MN_dup:192, M_K_io_latency: 4.8e-07, K_N_io_latency: 0, M_N_io_latency: 3.5999999999999994e-07, tile_compute_latency:2.1279999999999998e-06 = 1.888e-06(arr_latency) + 2.4e-07(K_reduction_latency)
================ Strategy Summary ================
Strategy(
  Loop Order: mkn  PE Enabled: True  Broadcast: AB
  Array Multicast: False
  Column Popcount: False
  Tile Mapping:  M:   N: CRA  K: BDS  Array Mapping:  R: MN  C: K
  Weight Resident: True
  Input Resident: False
  Output Resident: False
)

---------------- Tile Sizes ----------------------
| Tile_M      | Tile_N      | Tile_K      |
|-------------|-------------|-------------|
| 1           | 24576       | 24576       |

| Arr_Tile_M  | Arr_Tile_N  | Arr_Tile_K  |
|-------------|-------------|-------------|
| 1           | 12          | 192         |

--------------- Utilization ----------------------
| Row         | Col         | Array       | Bank        | Device      | Rank        | Channel     |
|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| 0.000732421875 | 0.75        | 1           | 1           | 1           | 1           | 1           |

------------------ Latency -----------------------
| Total Latency        | 3.3279999999999997e-06 cycles|
| Total Compute Latency | 2.1279999999999998e-06 cycles|
| Total Array Latency  | 1.888e-06              cycles|
| Total Reduction Latency| 2.4e-07                cycles|
| IO Latency           | 1.2e-06                cycles|

----------- Hardware Requirements ---------------
| col_multicast        | False                 |
| col_broadcast        | False                 |
| broadcast            | {'C': True, 'R': True, 'B': False, 'A': True, 'S': False, 'D': False}|
| reduction            | {'C': False, 'R': False, 'B': True, 'A': False, 'S': True, 'D': True}|
==================================================

---------------- Debug Info -----------------------
| Remaining Tiles       |                         |
|-----------------------|-------------------------|
| M_remain              | 0                      |
| N_remain              | 0                      |
| K_remain              | 0                      |

| Fully Partitioned #Tiles |                       |
|-------------------------|-----------------------|
| M_t                   | 1                      |
| N_t                   | 1                      |
| K_t                   | 1                      |

|------------------------|------------------------|
==================================================
Tiling utilization: {'C': 1, 'R': 1, 'B': 1, 'A': 1, 'S': 1, 'D': 1}
Column utilization: 0.75
Capacity utilization: 0.000732421875
GEMM 1x24576x24576 latency: 3.3279999999999997e-06s
simulated latency: GEMM_1x24576x24576 3.3279999999999997e-06
roofline_model_simdram: total_ops=1207959552, total_data_movement=49152, peak_flops=687590819672131.2, bandwidth=13107200000000.0
roofline_model_simdram: compute_bound_time=1.7567999999999996e-06, memory_bound_time=3.75e-09
GEMM roofline latency: 1.7567999999999996e-06ms
Results written to test_gemm_x16_base_config.json_1_24576_24576_simdram_ddr5_operandocality.csv
Running LLM tests...
Testing GPT-3 175B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-175B
simulating qkv: Matmul M=1024, K=12288, N=12288
qkv latency: 0.0014546399999999999, compute latency: 0.00036096, io overhead: 0.00012392000000000016
simulating q_mul_k: Batched Matmul BS=96 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=96
BatchedMatmul latency: 3.904e-06
q_mul_k latency: 3.904e-06, compute latency: 2.3040000000000003e-06, io overhead: 1.6000000000000001e-06
simulating a_mul_v: Batched Matmul BS=96 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=96
BatchedMatmul latency: 2.24e-06
a_mul_v latency: 2.24e-06, compute latency: 9.600000000000001e-07, io overhead: 1.28e-06
simulating h_matmul0: Matmul M=1024, K=12288, N=12288
h_matmul0 latency: 0.00048488, compute latency: 0.00036096, io overhead: 0.00012392000000000016
simulating h1_matmul1: Matmul M=1024, K=12288, N=49152
h1_matmul1 latency: 0.0015615040000000005, compute latency: 0.0013117439999999999, io overhead: 0.0002497600000000006
simulating h2_matmul2: Matmul M=1024, K=49152, N=12288
h2_matmul2 latency: 0.0015585039999999992, compute latency: 0.0013117439999999999, io overhead: 0.00024675999999999946
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.005065672
matmul total latency: 0.005065672
weighted avg simd utilization: 0.9996146611940131
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
gpt3-175B 96 layers prefill latency: 0.486304512
simulated latency: gpt3-175B_prefill 0.486304512
Testing GPT-3 175B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=12288, N=12288
qkv latency: 4.691999999999999e-06, compute latency: 2.1719999999999997e-06, io overhead: 2.5199999999999996e-06, kernel launch overhead: 0
simulating q_mul_k:BatchedMatmul BS=96 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=96
BatchedMatmul latency: 4.0231768798828124e-07
q_mul_k latency: 4.0231768798828124e-07, compute latency: 3.970048828125e-07, io overhead: 5.31280517578125e-09, kernel launch overhead: 0
simulating a_mul_v: BatchedMatmul BS=96 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=96
BatchedMatmul latency: 4.0454150390625e-07
a_mul_v latency: 4.0454150390625e-07, compute latency: 4.02e-07, io overhead: 2.5415039062499997e-09, kernel launch overhead: 0
simulating h_matmul0: Matmul M=1, K=12288, N=12288
h_matmul0 latency: 1.5639999999999998e-06, compute latency: 7.24e-07, io overhead: 8.399999999999999e-07, kernel launch overhead: 0
simulating h1_matmul1: Matmul M=1, K=12288, N=49152
h1_matmul1 latency: 4.047999999999999e-06, compute latency: 2.1279999999999998e-06, io overhead: 1.92e-06, kernel launch overhead: 0
simulating h2_matmul2: Matmul M=1, K=49152, N=12288
h2_matmul2 latency: 2.968e-06, compute latency: 2.1279999999999998e-06, io overhead: 8.399999999999999e-07, kernel launch overhead: 0
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 1.407885919189453e-05
matmul total latency: 1.407885919189453e-05
weighted avg simd utilization: 0.7074652464150656
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9677730062669413, 'S': 1.0, 'D': 1.0}
transformer latency: 1.407885919189453e-05
gpt3-175B decode latency per token: 1.407885919189453e-05
gpt3-175B decode total latency for 2048 tokens: 2.7680163479999997
simulated latency: gpt3-175B_decode 2.7680163479999997
Testing GPT-3 6.7B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: gpt3-6.7B
simulating qkv: Matmul M=1024, K=4096, N=4096
qkv latency: 0.000288432, compute latency: 5.4784e-05, io overhead: 4.136e-05
simulating q_mul_k: Batched Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 3.904e-06
q_mul_k latency: 3.904e-06, compute latency: 2.3040000000000003e-06, io overhead: 1.6000000000000001e-06
simulating a_mul_v: Batched Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 2.24e-06
a_mul_v latency: 2.24e-06, compute latency: 9.600000000000001e-07, io overhead: 1.28e-06
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 9.614399999999999e-05, compute latency: 5.4784e-05, io overhead: 4.136e-05
simulating h1_matmul1: Matmul M=1024, K=4096, N=16384
h1_matmul1 latency: 0.0002584639999999999, compute latency: 0.00017510399999999996, io overhead: 8.335999999999999e-05
simulating h2_matmul2: Matmul M=1024, K=16384, N=4096
h2_matmul2 latency: 0.000257384, compute latency: 0.00017510399999999996, io overhead: 8.228000000000006e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.000906568
matmul total latency: 0.000906568
weighted avg simd utilization: 0.9978468245073727
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
gpt3-6.7B 32 layers prefill latency: 0.029010176
simulated latency: gpt3-6.7B_prefill 0.029010176
Testing GPT-3 6.7B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating qkv: Matmul M=1, K=4096, N=4096
qkv latency: 1.836e-06, compute latency: 1.2360000000000001e-06, io overhead: 6e-07, kernel launch overhead: 0
simulating q_mul_k:BatchedMatmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 4.0231768798828124e-07
q_mul_k latency: 4.0231768798828124e-07, compute latency: 3.970048828125e-07, io overhead: 5.31280517578125e-09, kernel launch overhead: 0
simulating a_mul_v: BatchedMatmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 4.0454150390625e-07
a_mul_v latency: 4.0454150390625e-07, compute latency: 4.02e-07, io overhead: 2.5415039062499997e-09, kernel launch overhead: 0
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 6.12e-07, compute latency: 4.1200000000000004e-07, io overhead: 2e-07, kernel launch overhead: 0
simulating h1_matmul1: Matmul M=1, K=4096, N=16384
h1_matmul1 latency: 1.2e-06, compute latency: 8.799999999999999e-07, io overhead: 3.2e-07, kernel launch overhead: 0
simulating h2_matmul2: Matmul M=1, K=16384, N=4096
h2_matmul2 latency: 9.68e-07, compute latency: 5.680000000000001e-07, io overhead: 4e-07, kernel launch overhead: 0
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 5.422859191894531e-06
matmul total latency: 5.422859191894531e-06
weighted avg simd utilization: 0.25859118553782084
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.916332087762122, 'S': 1.0, 'D': 1.0}
transformer latency: 5.422859191894531e-06
gpt3-6.7B decode latency per token: 5.422859191894531e-06
gpt3-6.7B decode total latency for 2048 tokens: 0.3553925
simulated latency: gpt3-6.7B_decode 0.3553925
Testing LLaMA 3.1 70B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-70B
simulating q_proj: Matmul M=1024, K=8192, N=8192
q_proj latency: 0.000257744, compute latency: 0.00017510399999999996, io overhead: 8.264e-05
simulating k_proj: Matmul M=1024, K=8192, N=1024
k_proj latency: 4.5952e-05, compute latency: 3.5072000000000006e-05, io overhead: 1.0880000000000001e-05
simulating v_proj: Matmul M=1024, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 4.5952e-05, compute latency: 3.5072000000000006e-05, io overhead: 1.0880000000000001e-05
simulating q_mul_k: Batched_Matmul BS=64 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=64
BatchedMatmul latency: 3.904e-06
q_mul_k latency: 3.904e-06, compute latency: 2.3040000000000003e-06, io overhead: 1.6000000000000001e-06
simulating a_mul_v: Batched_Matmul BS=64 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=64
BatchedMatmul latency: 2.24e-06
a_mul_v latency: 2.24e-06, compute latency: 9.600000000000001e-07, io overhead: 1.28e-06
simulating h_matmul0: Matmul M=1024, K=8192, N=8192
h_matmul0 latency: 0.000257744, compute latency: 0.00017510399999999996, io overhead: 8.264e-05
simulating h1_matmul1: Matmul M=1024, K=8192, N=28672
h1_matmul1 latency: 0.000697104, compute latency: 0.000612864, io overhead: 8.423999999999998e-05
simulating h2_matmul2: Matmul M=1024, K=28672, N=8192
h2_matmul2 latency: 0.000690856, compute latency: 0.0005468160000000001, io overhead: 0.00014404000000000012
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.002001496
matmul total latency: 0.002001496
weighted avg simd utilization: 0.9990247295023322
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B 80 layers prefill latency: 0.16011968000000001
simulated latency: Llama-3.1-70B_prefill 0.16011968000000001
Testing LLaMA 3.1 70B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=8192, N=8192
q_proj latency: 1.048e-06, compute latency: 5.680000000000001e-07, io overhead: 4.8e-07
simulating k_proj: Matmul M=1, K=8192, N=1024
k_proj latency: 4.970000000000001e-07, compute latency: 4.1200000000000004e-07, io overhead: 8.500000000000001e-08
simulating v_proj: Matmul M=1, K=8192, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 4.970000000000001e-07, compute latency: 4.1200000000000004e-07, io overhead: 8.500000000000001e-08
simulating q_mul_k: Batched_Matmul BS=64 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=64
BatchedMatmul latency: 4.0231768798828124e-07
q_mul_k latency: 4.0231768798828124e-07, compute latency: 3.970048828125e-07, io overhead: 5.31280517578125e-09
simulating a_mul_v: Batched_Matmul BS=64 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=64
BatchedMatmul latency: 4.0454150390625e-07
a_mul_v latency: 4.0454150390625e-07, compute latency: 4.02e-07, io overhead: 2.5415039062499997e-09
simulating h_matmul0: Matmul M=1, K=8192, N=8192
h_matmul0 latency: 1.048e-06, compute latency: 5.680000000000001e-07, io overhead: 4.8e-07
simulating h1_matmul1: Matmul M=1, K=8192, N=28672
h1_matmul1 latency: 2.228e-06, compute latency: 1.348e-06, io overhead: 8.8e-07
simulating h2_matmul2: Matmul M=1, K=28672, N=8192
h2_matmul2 latency: 1.72e-06, compute latency: 8.799999999999999e-07, io overhead: 8.400000000000001e-07
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 7.844859191894531e-06
matmul total latency: 7.844859191894531e-06
weighted avg simd utilization: 0.4840818037066091
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9421634861955723, 'S': 1.0, 'D': 1.0}
Llama-3.1-70B decode latency per token: 7.844859191894531e-06
Llama-3.1-70B decode total latency for 2048 tokens: 1.28530173
simulated latency: Llama-3.1-70B_decode 1.28530173
Testing LLaMA 3.1 8B model prefill
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
LLM model: Llama-3.1-8B
simulating q_proj: Matmul M=1024, K=4096, N=4096
q_proj latency: 9.614399999999999e-05, compute latency: 5.4784e-05, io overhead: 4.136e-05
simulating k_proj: Matmul M=1024, K=4096, N=1024
k_proj latency: 3.1232e-05, compute latency: 1.8432000000000002e-05, io overhead: 1.28e-05
simulating v_proj: Matmul M=1024, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 3.1232e-05, compute latency: 1.8432000000000002e-05, io overhead: 1.28e-05
simulating q_mul_k: Batched_Matmul BS=32 M=1024, K=128, N=1024
Batched Matmul: M=1024, K=128, N=1024, BS=32
BatchedMatmul latency: 3.904e-06
q_mul_k latency: 3.904e-06, compute latency: 2.3040000000000003e-06, io overhead: 1.6000000000000001e-06
simulating a_mul_v: Batched_Matmul BS=32 M=1024, K=1024, N=128
Batched Matmul: M=1024, K=1024, N=128, BS=32
BatchedMatmul latency: 2.24e-06
a_mul_v latency: 2.24e-06, compute latency: 9.600000000000001e-07, io overhead: 1.28e-06
simulating h_matmul0: Matmul M=1024, K=4096, N=4096
h_matmul0 latency: 9.614399999999999e-05, compute latency: 5.4784e-05, io overhead: 4.136e-05
simulating h1_matmul1: Matmul M=1024, K=4096, N=14336
h1_matmul1 latency: 0.00023390400000000008, compute latency: 0.000191744, io overhead: 4.215999999999999e-05
simulating h2_matmul2: Matmul M=1024, K=14336, N=4096
h2_matmul2 latency: 0.00023076000000000005, compute latency: 0.00015872, io overhead: 7.204000000000006e-05
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 0.0007255600000000001
matmul total latency: 0.0007255600000000001
weighted avg simd utilization: 0.9973096642593308
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 1.0, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B 32 layers prefill latency: 0.023217920000000003
simulated latency: Llama-3.1-8B_prefill 0.023217920000000003
Testing LLaMA 3.1 8B model decode
Simulate Running on DRAM PIM
compute module:
simdram config: 8channels x 32ranks x 16banks x 16arrays x 1subarrays x 16384subarr_rows x 1024cols x 8devices, with_PE: True
simdram logical config: 8channels x 32ranks x 16banks x 8arrays x 1subarrays x 131072subarr_rows x 256cols x 8devices, with_PE: True
simdram bw: 13107.2GB/s
simdram internal bw: 4739326.553672316GB/s
simdram ops: 687.5908196721313Tops
memory capacity: 1024.0GB
peripheral area: 830.6070382046778mm^2
dram area: 33792.0mm^2

memory module: N/A
io module: N/A
simulating q_proj: Matmul M=1, K=4096, N=4096
q_proj latency: 6.12e-07, compute latency: 4.1200000000000004e-07, io overhead: 2e-07
simulating k_proj: Matmul M=1, K=4096, N=1024
k_proj latency: 4.5450000000000005e-07, compute latency: 4.1200000000000004e-07, io overhead: 4.2500000000000003e-08
simulating v_proj: Matmul M=1, K=4096, N=1024
skipping v_proj simulation, using k_proj
v_proj latency: 4.5450000000000005e-07, compute latency: 4.1200000000000004e-07, io overhead: 4.2500000000000003e-08
simulating q_mul_k: Batched_Matmul BS=32 M=1, K=128, N=1025
Batched Matmul: M=1, K=128, N=1025, BS=32
BatchedMatmul latency: 4.0231768798828124e-07
q_mul_k latency: 4.0231768798828124e-07, compute latency: 3.970048828125e-07, io overhead: 5.31280517578125e-09
simulating a_mul_v: Batched_Matmul BS=32 M=1, K=1025, N=128
Batched Matmul: M=1, K=1025, N=128, BS=32
BatchedMatmul latency: 4.0454150390625e-07
a_mul_v latency: 4.0454150390625e-07, compute latency: 4.02e-07, io overhead: 2.5415039062499997e-09
simulating h_matmul0: Matmul M=1, K=4096, N=4096
h_matmul0 latency: 6.12e-07, compute latency: 4.1200000000000004e-07, io overhead: 2e-07
simulating h1_matmul1: Matmul M=1, K=4096, N=14336
h1_matmul1 latency: 1.1630000000000001e-06, compute latency: 5.63e-07, io overhead: 6.000000000000001e-07
simulating h2_matmul2: Matmul M=1, K=14336, N=4096
h2_matmul2 latency: 9.180000000000001e-07, compute latency: 5.680000000000001e-07, io overhead: 3.5e-07
finish matmul simulation
matmul total overhead: 0
matmul total latency w/o overhead: 5.020859191894532e-06
matmul total latency: 5.020859191894532e-06
weighted avg simd utilization: 0.26932463862354045
weighted avg tiling utilization: {'C': 1.0, 'R': 1.0, 'B': 1.0, 'A': 0.9096331345682294, 'S': 1.0, 'D': 1.0}
Llama-3.1-8B decode latency per token: 5.020859191894532e-06
Llama-3.1-8B decode total latency for 2048 tokens: 0.3290470280000001
simulated latency: Llama-3.1-8B_decode 0.3290470280000001
/home/siyuan/LLMCompass/exp_scripts/ablation_accumulative
