// Seed: 3182104841
module module_0;
  assign id_1 = 1'h0 == 1;
endmodule
module module_1 (
    input uwire id_0
    , id_7,
    input uwire id_1,
    output supply0 id_2,
    output wire id_3,
    output wand id_4,
    output tri0 id_5
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8;
  assign id_7 = id_0;
endmodule
module module_2 (
    input uwire   id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_6;
  supply0 id_7 = 1;
  wire id_8;
  tri0 id_9 = 1 || id_7 || id_7;
  tri id_10;
  wire id_11;
  wand id_12;
  always @(*) begin : LABEL_0
    disable id_13;
    id_12 = 1 >= id_3;
  end
  id_14(
      "" == id_12, 1'b0, 1 == id_7
  );
  wire id_15;
  wire id_16;
  id_17(
      id_9, 1, 1
  );
  module_0 modCall_1 ();
  assign id_10 = 1;
endmodule
