Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 7dba19d0163546519ad1ff64ac764f2e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_communication_behav xil_defaultlib.tb_uart_communication xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.stimulate
Compiling module xil_defaultlib.load_file
Compiling module xil_defaultlib.UART_TX
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.save_file
Compiling module xil_defaultlib.tb_uart_communication
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_communication_behav
