
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036935                       # Number of seconds simulated
sim_ticks                                 36935213718                       # Number of ticks simulated
final_tick                               566499593655                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266056                       # Simulator instruction rate (inst/s)
host_op_rate                                   335996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2225593                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927388                       # Number of bytes of host memory used
host_seconds                                 16595.68                       # Real time elapsed on the host
sim_insts                                  4415372953                       # Number of instructions simulated
sim_ops                                    5576075232                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2349952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2487424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       685440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1250048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6779392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2273536                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2273536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18359                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19433                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5355                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9766                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52964                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17762                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17762                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63623620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67345597                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        48517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18557900                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45052                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33844342                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               183548200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38121                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        48517                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45052                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             176742                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          61554700                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               61554700                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          61554700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38121                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63623620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67345597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        48517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18557900                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33844342                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              245102900                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88573655                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31001627                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25431212                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015175                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12952288                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12083991                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3155822                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86886                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32012198                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170264917                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31001627                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15239813                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36585978                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10799091                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8180513                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15656193                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       802195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85530502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.446686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48944524     57.22%     57.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3654289      4.27%     61.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196182      3.74%     65.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3433905      4.01%     69.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3007716      3.52%     72.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1566823      1.83%     74.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024943      1.20%     75.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2713715      3.17%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17988405     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85530502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350010                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.922298                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33674623                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7758479                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34802324                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       549701                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8745366                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077782                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6570                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201967295                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51009                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8745366                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35345873                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3944970                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1094185                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646803                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2753297                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195118499                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9358                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1729279                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748769                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271025341                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909790791                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909790791                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102766077                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34195                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18149                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7282374                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19233273                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241016                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3019250                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183929548                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147749266                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       286935                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61068049                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186606152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85530502                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.727445                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31332145     36.63%     36.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17908553     20.94%     57.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11885953     13.90%     71.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7620289      8.91%     80.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7564132      8.84%     89.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4426146      5.17%     94.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389492      3.96%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       746606      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657186      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85530502                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083645     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            44      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203817     13.17%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260272     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121542404     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015456      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15723960     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8451424      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147749266                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.668095                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547778                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010476                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382863743                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245032785                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143602403                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149297044                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       259393                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7021144                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          470                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287193                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8745366                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3187263                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162056                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183963700                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       298563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19233273                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028866                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18130                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115836                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6700                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361343                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145159556                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14775297                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589706                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22980784                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582277                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8205487                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.638857                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143747242                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143602403                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93673871                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261732158                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.621277                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357900                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61545512                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040092                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76785136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.594344                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162532                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31466693     40.98%     40.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460187     26.65%     67.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8387786     10.92%     78.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294909      5.59%     84.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3676494      4.79%     88.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1802616      2.35%     91.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991246      2.59%     93.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006738      1.31%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3698467      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76785136                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3698467                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257054101                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376688509                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3043153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.885737                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.885737                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.129004                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.129004                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655373835                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196969904                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189386291                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88573273                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30547586                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24827422                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2084569                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12915558                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11921687                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3223979                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88372                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30670454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169478306                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30547586                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15145666                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37268472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11200529                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7580425                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15018635                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       893831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84588559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.474995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47320087     55.94%     55.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3275961      3.87%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2642229      3.12%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6433638      7.61%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1738176      2.05%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2242086      2.65%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1624256      1.92%     77.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          910791      1.08%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18401335     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84588559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.344885                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.913425                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32081795                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7394733                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35841302                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243211                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9027509                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5217371                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41991                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202614316                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83128                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9027509                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34430260                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1516796                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2403520                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33680138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3530328                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195477383                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32475                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1466380                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1094691                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1698                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273684587                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912599640                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912599640                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167746715                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105937685                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40347                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22904                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9673947                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18222100                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9290141                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146934                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3283928                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184845439                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146822041                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       288161                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63859905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195112773                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84588559                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.735720                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.882504                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30116936     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17919157     21.18%     56.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11897734     14.07%     70.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8696919     10.28%     81.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7445413      8.80%     89.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3876089      4.58%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3306237      3.91%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623452      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       706622      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84588559                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         858620     71.25%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174163     14.45%     85.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172332     14.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122347221     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2090242      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16248      0.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14578644      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7789686      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146822041                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.657634                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1205122                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008208                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379725924                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248744949                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143089071                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148027163                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       552412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7182143                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2943                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          645                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2385753                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9027509                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         654399                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81449                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184884402                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       402889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18222100                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9290141                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22713                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          645                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2418952                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144494220                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13678471                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2327821                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21269811                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20382951                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7591340                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.631352                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143184296                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143089071                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93257517                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263289331                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.615488                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354202                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98272166                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120687762                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64197520                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32496                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2089264                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75561050                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.597222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.130850                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30126837     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20592332     27.25%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8375109     11.08%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4712268      6.24%     84.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3858103      5.11%     89.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1572336      2.08%     91.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1871692      2.48%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       934820      1.24%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3517553      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75561050                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98272166                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120687762                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17944328                       # Number of memory references committed
system.switch_cpus1.commit.loads             11039943                       # Number of loads committed
system.switch_cpus1.commit.membars              16248                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17340588                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108744006                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2457018                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3517553                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256928779                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378804002                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3984714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98272166                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120687762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98272166                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.901306                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.901306                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.109501                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.109501                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650043200                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197786167                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186956780                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32496                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88573655                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32343344                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26365926                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2158197                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13720585                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12649405                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3486434                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95924                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32354599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177633903                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32343344                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16135839                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39467159                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11471214                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5446624                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15970972                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1045261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86554771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543261                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.293945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47087612     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2612556      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4885144      5.64%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4861333      5.62%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3021654      3.49%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2399395      2.77%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1501349      1.73%     76.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1412978      1.63%     78.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18772750     21.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86554771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365158                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005494                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33734919                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5386221                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37914514                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       232984                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9286126                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5474597                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213133466                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9286126                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36183293                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1031414                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1000625                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35652233                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3401074                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205523741                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1414338                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1041736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    288571834                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    958833808                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    958833808                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178552132                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110019701                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36669                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17582                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9470284                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19013078                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9712629                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       122062                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3428998                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         193777804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35163                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154379812                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       303311                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65493637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200373729                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     86554771                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783608                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29555943     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18823396     21.75%     55.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12494867     14.44%     70.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8153719      9.42%     79.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8587315      9.92%     89.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4152517      4.80%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3278273      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       745886      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       762855      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86554771                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         962483     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        182404     13.75%     86.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181370     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129129705     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2074247      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17580      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14939446      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8218834      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154379812                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742954                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1326257                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008591                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    396943963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259306966                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    150844289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     155706069                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       481556                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7373292                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2338973                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9286126                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         526698                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92258                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    193812970                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       386825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19013078                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9712629                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17582                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72200                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1350415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1197978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2548393                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152334586                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14253552                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2045226                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22279560                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21603031                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8026008                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719863                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             150891761                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            150844289                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96147006                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        275911559                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.703038                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348470                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103988263                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128039822                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65773708                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35163                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2184330                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77268645                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657073                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149781                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29216417     37.81%     37.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21691697     28.07%     65.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9010469     11.66%     77.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4494514      5.82%     83.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4483626      5.80%     89.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1816314      2.35%     91.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1821621      2.36%     93.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       974051      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3759936      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77268645                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103988263                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128039822                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19013442                       # Number of memory references committed
system.switch_cpus2.commit.loads             11639786                       # Number of loads committed
system.switch_cpus2.commit.membars              17581                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18481224                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115353969                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2640787                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3759936                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           267322239                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          396919158                       # The number of ROB writes
system.switch_cpus2.timesIdled                  33142                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2018884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103988263                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128039822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103988263                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851766                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851766                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174032                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174032                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       684306916                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      209534813                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      195785267                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35164                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                88573655                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31623062                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25735191                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2112391                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13490879                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12469074                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3260003                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93332                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34960176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172709800                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31623062                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15729077                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36301627                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10835706                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6046524                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17090295                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       849915                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     85995319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.473730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294262                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        49693692     57.79%     57.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1964249      2.28%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2558372      2.98%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3848496      4.48%     67.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3733708      4.34%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2839151      3.30%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1682107      1.96%     77.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2524886      2.94%     80.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17150658     19.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     85995319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357026                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.949900                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36113929                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5925157                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34996925                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       272588                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8686719                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5355765                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     206657885                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8686719                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38029286                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1021329                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2118988                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33309318                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2829673                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     200647489                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          776                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1220839                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       889110                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    279598939                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    934463965                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    934463965                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173947250                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       105651639                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42596                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24126                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7991131                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18595766                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9858601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       191925                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3124364                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         186497151                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150256501                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       277553                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60573025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184276453                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6601                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     85995319                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747264                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896948                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30209585     35.13%     35.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18792838     21.85%     56.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12107226     14.08%     71.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8284483      9.63%     80.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7754834      9.02%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4130511      4.80%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3045544      3.54%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       911777      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       758521      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85995319                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         738639     69.18%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        151804     14.22%     83.39% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177329     16.61%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125030819     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2122865      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16980      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14825808      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8260029      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150256501                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.696402                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1067780                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007106                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    387853653                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247111560                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146045503                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151324281                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       511203                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7117471                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2218                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          866                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2501616                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          601                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8686719                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         594942                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99084                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    186537717                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1282787                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18595766                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9858601                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23581                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75288                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          866                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1293681                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1188901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2482582                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147387512                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13959740                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2868988                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22035191                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20643835                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8075451                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.664011                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146084114                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146045503                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93836362                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        263521997                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.648859                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101871353                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125204022                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61333945                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2147328                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77308600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.619535                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.150614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30097949     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22069721     28.55%     67.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8136881     10.53%     78.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4660746      6.03%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3883588      5.02%     89.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1899910      2.46%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1909743      2.47%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       814555      1.05%     95.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3835507      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77308600                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101871353                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125204022                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18835274                       # Number of memory references committed
system.switch_cpus3.commit.loads             11478292                       # Number of loads committed
system.switch_cpus3.commit.membars              16980                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17957286                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112854283                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2554652                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3835507                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           260011060                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          381767282                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32693                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2578336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101871353                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125204022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101871353                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.869466                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.869466                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.150132                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.150132                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       663250814                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      201720691                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190847816                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33960                       # number of misc regfile writes
system.l20.replacements                         18370                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          684315                       # Total number of references to valid blocks.
system.l20.sampled_refs                         26562                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.762932                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.379527                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.027949                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5433.873216                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2745.719308                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001023                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000492                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.663315                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.335171                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        77639                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  77639                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17872                       # number of Writeback hits
system.l20.Writeback_hits::total                17872                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        77639                       # number of demand (read+write) hits
system.l20.demand_hits::total                   77639                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        77639                       # number of overall hits
system.l20.overall_hits::total                  77639                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18359                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18370                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18359                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18370                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18359                       # number of overall misses
system.l20.overall_misses::total                18370                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1088885                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3118172853                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3119261738                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1088885                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3118172853                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3119261738                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1088885                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3118172853                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3119261738                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95998                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96009                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17872                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95998                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96009                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95998                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96009                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.191244                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.191336                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.191244                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.191336                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.191244                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.191336                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 169844.373495                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 169801.945455                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 169844.373495                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 169801.945455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98989.545455                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 169844.373495                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 169801.945455                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4269                       # number of writebacks
system.l20.writebacks::total                     4269                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18359                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18370                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18359                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18370                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18359                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18370                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       964255                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2909034363                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2909998618                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       964255                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2909034363                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2909998618                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       964255                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2909034363                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2909998618                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.191244                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.191336                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.191244                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.191336                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.191244                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.191336                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 158452.767743                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 158410.376592                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 158452.767743                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 158410.376592                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 87659.545455                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 158452.767743                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 158410.376592                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         19447                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          738388                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27639                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.715438                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          204.509546                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.396279                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3462.817065                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4517.277110                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024965                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000903                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.422707                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.551425                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        52012                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  52012                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19433                       # number of Writeback hits
system.l21.Writeback_hits::total                19433                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        52012                       # number of demand (read+write) hits
system.l21.demand_hits::total                   52012                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        52012                       # number of overall hits
system.l21.overall_hits::total                  52012                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        19434                       # number of ReadReq misses
system.l21.ReadReq_misses::total                19447                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        19434                       # number of demand (read+write) misses
system.l21.demand_misses::total                 19447                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        19434                       # number of overall misses
system.l21.overall_misses::total                19447                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1482583                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3255273332                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3256755915                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1482583                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3255273332                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3256755915                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1482583                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3255273332                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3256755915                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71446                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71459                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19433                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19433                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71446                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71459                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71446                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71459                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272010                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.272142                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272010                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.272142                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272010                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.272142                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 167504.030668                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 167468.294081                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 167504.030668                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 167468.294081                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 114044.846154                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 167504.030668                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 167468.294081                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3516                       # number of writebacks
system.l21.writebacks::total                     3516                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        19434                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           19447                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        19434                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            19447                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        19434                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           19447                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3029377723                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3030704811                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3029377723                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3030704811                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1327088                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3029377723                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3030704811                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272010                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.272142                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272010                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.272142                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272010                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.272142                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155880.298600                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155844.336453                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155880.298600                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155844.336453                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102083.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155880.298600                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155844.336453                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          5370                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          361528                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13562                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.657425                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          267.783322                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    11.843477                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2569.241226                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5343.131975                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001446                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.313628                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.652238                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        35150                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  35150                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10684                       # number of Writeback hits
system.l22.Writeback_hits::total                10684                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        35150                       # number of demand (read+write) hits
system.l22.demand_hits::total                   35150                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        35150                       # number of overall hits
system.l22.overall_hits::total                  35150                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         5355                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 5369                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         5355                       # number of demand (read+write) misses
system.l22.demand_misses::total                  5369                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         5355                       # number of overall misses
system.l22.overall_misses::total                 5369                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1807536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    886615748                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      888423284                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1807536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    886615748                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       888423284                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1807536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    886615748                       # number of overall miss cycles
system.l22.overall_miss_latency::total      888423284                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40505                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40519                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10684                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10684                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40505                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40519                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40505                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40519                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.132206                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.132506                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.132206                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.132506                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.132206                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.132506                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 165567.833427                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 165472.766623                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 165567.833427                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 165472.766623                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 129109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 165567.833427                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 165472.766623                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3569                       # number of writebacks
system.l22.writebacks::total                     3569                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         5355                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            5369                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         5355                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             5369                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         5355                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            5369                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    825568002                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    827216918                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    825568002                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    827216918                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1648916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    825568002                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    827216918                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.132206                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.132506                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.132206                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.132506                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.132206                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.132506                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 154167.694118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 154072.810207                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 154167.694118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 154072.810207                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 154167.694118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 154072.810207                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          9780                       # number of replacements
system.l23.tagsinuse                      8191.987617                       # Cycle average of tags in use
system.l23.total_refs                          560375                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17972                       # Sample count of references to valid blocks.
system.l23.avg_refs                         31.180447                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          358.566981                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.815703                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  4035.083620                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3790.521313                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.043770                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000954                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.492564                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.462710                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        43383                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  43383                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           25668                       # number of Writeback hits
system.l23.Writeback_hits::total                25668                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        43383                       # number of demand (read+write) hits
system.l23.demand_hits::total                   43383                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        43383                       # number of overall hits
system.l23.overall_hits::total                  43383                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         9764                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 9777                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         9766                       # number of demand (read+write) misses
system.l23.demand_misses::total                  9779                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         9766                       # number of overall misses
system.l23.overall_misses::total                 9779                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3349672                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1429427930                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1432777602                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       319376                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       319376                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3349672                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1429747306                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1433096978                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3349672                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1429747306                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1433096978                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53147                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53160                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        25668                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            25668                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53149                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53162                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53149                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53162                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.183717                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.183916                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.183748                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.183947                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.183748                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.183947                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146397.780623                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146545.729979                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       159688                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       159688                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146400.502355                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146548.417834                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257667.076923                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146400.502355                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146548.417834                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                6408                       # number of writebacks
system.l23.writebacks::total                     6408                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         9764                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            9777                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         9766                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             9779                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         9766                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            9779                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1317975757                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1321177481                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       296130                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       296130                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1318271887                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1321473611                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3201724                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1318271887                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1321473611                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.183717                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.183916                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.183748                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.183947                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.183748                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.183947                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134983.178718                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135131.173264                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       148065                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       148065                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 134985.857772                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135133.818489                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246286.461538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 134985.857772                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135133.818489                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996371                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015663843                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843310.059891                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996371                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017622                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15656182                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15656182                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15656182                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15656182                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15656182                       # number of overall hits
system.cpu0.icache.overall_hits::total       15656182                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1140255                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1140255                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1140255                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1140255                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15656193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15656193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15656193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15656193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15656193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15656193                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 103659.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 103659.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 103659.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1099885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1099885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1099885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99989.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99989.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95998                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191875500                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96254                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1993.428845                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482669                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517331                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915948                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084052                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11611074                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11611074                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709400                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709400                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17182                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17182                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19320474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19320474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19320474                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19320474                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360389                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360389                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          125                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360514                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360514                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18024765452                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18024765452                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10381005                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10381005                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18035146457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18035146457                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18035146457                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18035146457                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11971463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11971463                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19680988                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19680988                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19680988                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19680988                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030104                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018318                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018318                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018318                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018318                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 50014.749207                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50014.749207                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83048.040000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83048.040000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 50026.202747                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50026.202747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 50026.202747                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50026.202747                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17872                       # number of writebacks
system.cpu0.dcache.writebacks::total            17872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264391                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264391                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          125                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       264516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       264516                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       264516                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       264516                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95998                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95998                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95998                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95998                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95998                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3783080934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3783080934                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3783080934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3783080934                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3783080934                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3783080934                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008019                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004878                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004878                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004878                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004878                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39407.914061                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39407.914061                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 39407.914061                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 39407.914061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 39407.914061                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39407.914061                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996651                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020099372                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056651.959677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996651                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15018617                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15018617                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15018617                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15018617                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15018617                       # number of overall hits
system.cpu1.icache.overall_hits::total       15018617                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2049316                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2049316                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2049316                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2049316                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15018635                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15018635                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15018635                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15018635                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15018635                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15018635                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 113850.888889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 113850.888889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 113850.888889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1495583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1495583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1495583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 115044.846154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 115044.846154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71445                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181029171                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71701                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2524.778887                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.701824                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.298176                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901179                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098821                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10385108                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10385108                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6871889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6871889                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22366                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22366                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16248                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16248                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17256997                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17256997                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17256997                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17256997                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       156428                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       156428                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       156428                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        156428                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       156428                       # number of overall misses
system.cpu1.dcache.overall_misses::total       156428                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10701669369                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10701669369                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10701669369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10701669369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10701669369                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10701669369                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10541536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10541536                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6871889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6871889                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22366                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16248                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16248                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17413425                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17413425                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17413425                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17413425                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014839                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014839                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008983                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008983                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008983                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008983                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 68412.748159                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68412.748159                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 68412.748159                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68412.748159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 68412.748159                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68412.748159                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19433                       # number of writebacks
system.cpu1.dcache.writebacks::total            19433                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84982                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84982                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84982                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84982                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84982                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84982                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71446                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71446                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71446                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71446                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71446                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3667353161                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3667353161                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3667353161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3667353161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3667353161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3667353161                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51330.419632                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 51330.419632                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 51330.419632                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51330.419632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 51330.419632                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51330.419632                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997778                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018930829                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200714.533477                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997778                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15970955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15970955                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15970955                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15970955                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15970955                       # number of overall hits
system.cpu2.icache.overall_hits::total       15970955                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2426190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2426190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2426190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2426190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15970972                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15970972                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15970972                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15970972                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15970972                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15970972                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 142717.058824                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 142717.058824                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 142717.058824                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1827206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1827206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1827206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 130514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 130514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40505                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170351086                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40761                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4179.266603                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.894509                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.105491                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905838                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094162                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10877086                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10877086                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7339072                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7339072                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17582                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17582                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17582                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17582                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18216158                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18216158                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18216158                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18216158                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104619                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104619                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104619                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104619                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104619                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104619                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5788260244                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5788260244                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5788260244                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5788260244                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5788260244                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5788260244                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10981705                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10981705                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7339072                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7339072                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17582                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17582                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18320777                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18320777                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18320777                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18320777                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009527                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005710                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005710                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005710                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005710                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55327.046177                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55327.046177                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55327.046177                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55327.046177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55327.046177                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55327.046177                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10684                       # number of writebacks
system.cpu2.dcache.writebacks::total            10684                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64114                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64114                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64114                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64114                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64114                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40505                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40505                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40505                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40505                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1118348714                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1118348714                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1118348714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1118348714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1118348714                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1118348714                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27610.139835                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27610.139835                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27610.139835                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27610.139835                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27610.139835                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27610.139835                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996876                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020313698                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057084.068548                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17090277                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17090277                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17090277                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17090277                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17090277                       # number of overall hits
system.cpu3.icache.overall_hits::total       17090277                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4692779                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4692779                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4692779                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4692779                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17090295                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17090295                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17090295                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17090295                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17090295                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17090295                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 260709.944444                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 260709.944444                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 260709.944444                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3363148                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3363148                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3363148                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 258703.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 258703.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53149                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174439581                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53405                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3266.352982                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.232305                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.767695                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911064                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088936                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10617512                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10617512                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7317965                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7317965                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17963                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17963                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16980                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16980                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17935477                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17935477                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17935477                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17935477                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134348                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134348                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         4032                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4032                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138380                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138380                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138380                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138380                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7544403061                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7544403061                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    534482437                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    534482437                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8078885498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8078885498                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8078885498                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8078885498                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10751860                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10751860                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7321997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7321997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16980                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18073857                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18073857                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18073857                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18073857                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012495                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012495                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000551                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000551                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007656                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007656                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007656                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007656                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 56155.678246                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 56155.678246                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 132560.128224                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 132560.128224                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58381.886819                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58381.886819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58381.886819                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58381.886819                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2741380                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             27                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 101532.592593                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        25668                       # number of writebacks
system.cpu3.dcache.writebacks::total            25668                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81201                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81201                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         4030                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         4030                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85231                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85231                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85231                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85231                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53147                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53147                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53149                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53149                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53149                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53149                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1793882303                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1793882303                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       321376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       321376                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1794203679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1794203679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1794203679                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1794203679                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004943                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002941                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002941                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33753.218488                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33753.218488                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       160688                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       160688                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33757.995052                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33757.995052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33757.995052                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33757.995052                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
