
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/7SEG.sv ../design/Conv-BCD.sv ../design/DivisorClock.sv ../design/mult_control.sv ../design/mult_datapath.sv ../design/Numero.sv ../design/Sync-Kb.sv ../design/Teclado.sv ../design/TopMod.sv ; synth_gowin -top MainModule -json PruebaTeclado.json' --

1. Executing Verilog-2005 frontend: ../design/7SEG.sv
Parsing SystemVerilog input from `../design/7SEG.sv' to AST representation.
Generating RTLIL representation for module `\display'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/Conv-BCD.sv
Parsing SystemVerilog input from `../design/Conv-BCD.sv' to AST representation.
Generating RTLIL representation for module `\bin_decimal'.
Note: Assuming pure combinatorial block at ../design/Conv-BCD.sv:7.5-18.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/DivisorClock.sv
Parsing SystemVerilog input from `../design/DivisorClock.sv' to AST representation.
Generating RTLIL representation for module `\FrecDivider'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/mult_control.sv
Parsing SystemVerilog input from `../design/mult_control.sv' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/mult_datapath.sv
Parsing SystemVerilog input from `../design/mult_datapath.sv' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/Numero.sv
Parsing SystemVerilog input from `../design/Numero.sv' to AST representation.
Generating RTLIL representation for module `\Numeros'.
Note: Assuming pure combinatorial block at ../design/Numero.sv:29.5-160.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/Sync-Kb.sv
Parsing SystemVerilog input from `../design/Sync-Kb.sv' to AST representation.
Generating RTLIL representation for module `\Sincronizador'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/Teclado.sv
Parsing SystemVerilog input from `../design/Teclado.sv' to AST representation.
Generating RTLIL representation for module `\Teclado'.
Note: Assuming pure combinatorial block at ../design/Teclado.sv:16.5-36.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/Teclado.sv:47.5-126.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/TopMod.sv
Parsing SystemVerilog input from `../design/TopMod.sv' to AST representation.
Generating RTLIL representation for module `\MainModule'.
Successfully finished Verilog frontend.

10. Executing SYNTH_GOWIN pass.

10.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \MainModule
Used module:     \display
Used module:     \bin_decimal
Used module:     \mult_with_no_fsm
Used module:     \control
Used module:     \Numeros
Used module:     \Teclado
Used module:     \Sincronizador
Used module:     \FrecDivider
Parameter \N = 8

10.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_with_no_fsm'.
Parameter \N = 8
Generating RTLIL representation for module `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000'.
Parameter \n = 8

10.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\control'.
Parameter \n = 8
Generating RTLIL representation for module `$paramod\control\n=s32'00000000000000000000000000001000'.

10.2.4. Analyzing design hierarchy..
Top module:  \MainModule
Used module:     \display
Used module:     \bin_decimal
Used module:     $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000
Used module:     $paramod\control\n=s32'00000000000000000000000000001000
Used module:     \Numeros
Used module:     \Teclado
Used module:     \Sincronizador
Used module:     \FrecDivider

10.2.5. Analyzing design hierarchy..
Top module:  \MainModule
Used module:     \display
Used module:     \bin_decimal
Used module:     $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000
Used module:     $paramod\control\n=s32'00000000000000000000000000001000
Used module:     \Numeros
Used module:     \Teclado
Used module:     \Sincronizador
Used module:     \FrecDivider
Removing unused module `\mult_with_no_fsm'.
Removing unused module `\control'.
Removed 2 unused modules.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$404'.
Cleaned up 1 empty switch.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$400 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$398 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$396 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$394 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$392 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$390 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$388 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$386 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$380 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$378 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$376 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$374 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$372 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$370 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$368 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$366 in module DFFS.
Marked 7 switch rules as full_case in process $proc$../design/Teclado.sv:47$168 in module Teclado.
Marked 1 switch rules as full_case in process $proc$../design/Teclado.sv:38$167 in module Teclado.
Marked 1 switch rules as full_case in process $proc$../design/Teclado.sv:16$166 in module Teclado.
Marked 1 switch rules as full_case in process $proc$../design/Sync-Kb.sv:10$165 in module Sincronizador.
Marked 21 switch rules as full_case in process $proc$../design/Numero.sv:29$147 in module Numeros.
Marked 1 switch rules as full_case in process $proc$../design/Numero.sv:20$146 in module Numeros.
Marked 7 switch rules as full_case in process $proc$../design/mult_control.sv:0$457 in module $paramod\control\n=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/mult_control.sv:22$456 in module $paramod\control\n=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$../design/mult_datapath.sv:50$454 in module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/mult_datapath.sv:0$450 in module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/mult_datapath.sv:26$448 in module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$../design/DivisorClock.sv:9$126 in module FrecDivider.
Marked 60 switch rules as full_case in process $proc$../design/Conv-BCD.sv:7$5 in module bin_decimal.
Marked 1 switch rules as full_case in process $proc$../design/7SEG.sv:0$3 in module display.
Marked 1 switch rules as full_case in process $proc$../design/7SEG.sv:0$2 in module display.
Removed a total of 0 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 14 redundant assignments.
Promoted 61 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
  Set init value: \Q = 1'0
Found init rule in `\FrecDivider.$proc$../design/DivisorClock.sv:6$131'.
  Set init value: \cont = 28'0000000000000000000000000000

10.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$400'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$398'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$396'.
Found async reset \PRESET in `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$394'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$380'.
Found async reset \CLEAR in `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$378'.
Found async reset \PRESET in `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$376'.
Found async reset \PRESET in `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$374'.
Found async reset \rst in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:50$454'.
Found async reset \rst in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:26$448'.

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~125 debug messages>

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$404'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$400'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Creating decoders for process `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$398'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Creating decoders for process `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$396'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Creating decoders for process `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$394'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Creating decoders for process `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$392'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Creating decoders for process `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$390'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Creating decoders for process `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$388'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Creating decoders for process `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$386'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Creating decoders for process `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$384'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Creating decoders for process `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$382'.
Creating decoders for process `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Creating decoders for process `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$380'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Creating decoders for process `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$378'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Creating decoders for process `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$376'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Creating decoders for process `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$374'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Creating decoders for process `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$372'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Creating decoders for process `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$370'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Creating decoders for process `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$368'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Creating decoders for process `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$366'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Creating decoders for process `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$364'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Creating decoders for process `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$362'.
Creating decoders for process `\MainModule.$proc$../design/TopMod.sv:0$175'.
Creating decoders for process `\Teclado.$proc$../design/Teclado.sv:47$168'.
     1/13: $7\next_state[5:0]
     2/13: $6\next_state[5:0]
     3/13: $5\load_num[0:0]
     4/13: $5\next_state[5:0]
     5/13: $4\load_num[0:0]
     6/13: $4\next_state[5:0]
     7/13: $3\load_num[0:0]
     8/13: $3\next_state[5:0]
     9/13: $2\load_num[0:0]
    10/13: $2\next_state[5:0]
    11/13: $1\next_state[5:0]
    12/13: $1\load_num[0:0]
    13/13: $1\col[3:0]
Creating decoders for process `\Teclado.$proc$../design/Teclado.sv:38$167'.
     1/1: $0\state[5:0]
Creating decoders for process `\Teclado.$proc$../design/Teclado.sv:16$166'.
     1/1: $1\num[3:0]
Creating decoders for process `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
     1/2: $0\sync_row[3:0]
     2/2: $0\val[3:0]
Creating decoders for process `\Numeros.$proc$../design/Numero.sv:29$147'.
     1/78: $21\next_state[2:0]
     2/78: $9\signal_num[0:0]
     3/78: $20\next_state[2:0]
     4/78: $8\signal_num[0:0]
     5/78: $19\next_state[2:0]
     6/78: $19\num_parcial[7:0]
     7/78: $19\num_o[7:0]
     8/78: $18\next_state[2:0]
     9/78: $7\signal_num[0:0]
    10/78: $5\num_B[7:0]
    11/78: $18\num_parcial[7:0]
    12/78: $18\num_o[7:0]
    13/78: $17\num_parcial[7:0]
    14/78: $4\num_B[7:0]
    15/78: $17\num_o[7:0]
    16/78: $17\next_state[2:0]
    17/78: $6\signal_num[0:0]
    18/78: $16\next_state[2:0]
    19/78: $16\num_parcial[7:0]
    20/78: $16\num_o[7:0]
    21/78: $15\next_state[2:0]
    22/78: $5\signal_num[0:0]
    23/78: $3\num_B[7:0]
    24/78: $15\num_parcial[7:0]
    25/78: $15\num_o[7:0]
    26/78: $14\num_parcial[7:0]
    27/78: $2\num_B[7:0]
    28/78: $14\num_o[7:0]
    29/78: $14\next_state[2:0]
    30/78: $4\signal_num[0:0]
    31/78: $13\next_state[2:0]
    32/78: $13\num_parcial[7:0]
    33/78: $13\num_o[7:0]
    34/78: $12\next_state[2:0]
    35/78: $3\signal_num[0:0]
    36/78: $12\num_parcial[7:0]
    37/78: $12\num_o[7:0]
    38/78: $11\num_parcial[7:0]
    39/78: $11\num_o[7:0]
    40/78: $11\next_state[2:0]
    41/78: $2\signal_num[0:0]
    42/78: $10\next_state[2:0]
    43/78: $10\num_parcial[7:0]
    44/78: $10\num_o[7:0]
    45/78: $9\next_state[2:0]
    46/78: $5\num_A[7:0]
    47/78: $9\num_parcial[7:0]
    48/78: $9\num_o[7:0]
    49/78: $8\num_parcial[7:0]
    50/78: $4\num_A[7:0]
    51/78: $8\num_o[7:0]
    52/78: $8\next_state[2:0]
    53/78: $7\next_state[2:0]
    54/78: $7\num_parcial[7:0]
    55/78: $7\num_o[7:0]
    56/78: $6\next_state[2:0]
    57/78: $3\num_A[7:0]
    58/78: $6\num_parcial[7:0]
    59/78: $6\num_o[7:0]
    60/78: $5\num_parcial[7:0]
    61/78: $2\num_A[7:0]
    62/78: $5\num_o[7:0]
    63/78: $5\next_state[2:0]
    64/78: $4\next_state[2:0]
    65/78: $4\num_parcial[7:0]
    66/78: $4\num_o[7:0]
    67/78: $3\next_state[2:0]
    68/78: $3\num_parcial[7:0]
    69/78: $3\num_o[7:0]
    70/78: $2\num_parcial[7:0]
    71/78: $2\num_o[7:0]
    72/78: $2\next_state[2:0]
    73/78: $1\num_parcial[7:0]
    74/78: $1\num_o[7:0]
    75/78: $1\next_state[2:0]
    76/78: $1\signal_num[0:0]
    77/78: $1\num_B[7:0]
    78/78: $1\num_A[7:0]
Creating decoders for process `\Numeros.$proc$../design/Numero.sv:20$146'.
     1/1: $0\state[2:0]
Creating decoders for process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
     1/14: $6\next_state[6:0]
     2/14: $2\z[1:0]
     3/14: $5\next_state[6:0]
     4/14: $4\next_state[6:0]
     5/14: $3\next_state[6:0]
     6/14: $2\next_state[6:0]
     7/14: $1\next_state[6:0]
     8/14: $1\z[1:0]
     9/14: $1\add_sub[0:0]
    10/14: $1\shift_HQ_LQ_Q_1[0:0]
    11/14: $1\load_add[0:0]
    12/14: $1\load_B[0:0]
    13/14: $1\load_A[0:0]
    14/14: $2\cont[2:0]
Creating decoders for process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:22$456'.
     1/2: $0\state[6:0]
     2/2: $0\cont[2:0]
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:50$454'.
     1/3: $0\shift[16:0] [16:9]
     2/3: $0\shift[16:0] [8:1]
     3/3: $0\shift[16:0] [0]
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$450'.
     1/1: $1\adder_sub_out[7:0]
Creating decoders for process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:26$448'.
     1/1: $0\M[7:0]
Creating decoders for process `\FrecDivider.$proc$../design/DivisorClock.sv:6$131'.
Creating decoders for process `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
     1/1: $0\cont[27:0]
Creating decoders for process `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
     1/60: $60\bcd[15:12]
     2/60: $59\bcd[11:8]
     3/60: $58\bcd[7:4]
     4/60: $57\bcd[3:0]
     5/60: $56\bcd[15:12]
     6/60: $55\bcd[11:8]
     7/60: $54\bcd[7:4]
     8/60: $53\bcd[3:0]
     9/60: $52\bcd[15:12]
    10/60: $51\bcd[11:8]
    11/60: $50\bcd[7:4]
    12/60: $49\bcd[3:0]
    13/60: $48\bcd[15:12]
    14/60: $47\bcd[11:8]
    15/60: $46\bcd[7:4]
    16/60: $45\bcd[3:0]
    17/60: $44\bcd[15:12]
    18/60: $43\bcd[11:8]
    19/60: $42\bcd[7:4]
    20/60: $41\bcd[3:0]
    21/60: $40\bcd[15:12]
    22/60: $39\bcd[11:8]
    23/60: $38\bcd[7:4]
    24/60: $37\bcd[3:0]
    25/60: $36\bcd[15:12]
    26/60: $35\bcd[11:8]
    27/60: $34\bcd[7:4]
    28/60: $33\bcd[3:0]
    29/60: $32\bcd[15:12]
    30/60: $31\bcd[11:8]
    31/60: $30\bcd[7:4]
    32/60: $29\bcd[3:0]
    33/60: $28\bcd[15:12]
    34/60: $27\bcd[11:8]
    35/60: $26\bcd[7:4]
    36/60: $25\bcd[3:0]
    37/60: $24\bcd[15:12]
    38/60: $23\bcd[11:8]
    39/60: $22\bcd[7:4]
    40/60: $21\bcd[3:0]
    41/60: $20\bcd[15:12]
    42/60: $19\bcd[11:8]
    43/60: $18\bcd[7:4]
    44/60: $17\bcd[3:0]
    45/60: $16\bcd[15:12]
    46/60: $15\bcd[11:8]
    47/60: $14\bcd[7:4]
    48/60: $13\bcd[3:0]
    49/60: $12\bcd[15:12]
    50/60: $11\bcd[11:8]
    51/60: $10\bcd[7:4]
    52/60: $9\bcd[3:0]
    53/60: $8\bcd[15:12]
    54/60: $7\bcd[11:8]
    55/60: $6\bcd[7:4]
    56/60: $5\bcd[3:0]
    57/60: $4\bcd[15:12]
    58/60: $3\bcd[11:8]
    59/60: $2\bcd[7:4]
    60/60: $1\bcd[3:0]
Creating decoders for process `\display.$proc$../design/7SEG.sv:0$3'.
     1/1: $1\segmentos[6:0]
Creating decoders for process `\display.$proc$../design/7SEG.sv:0$2'.
     1/3: $1\next_digito[3:0]
     2/3: $1\next_select[2:0]
     3/3: $1\anodos[4:0]
Creating decoders for process `\display.$proc$../design/7SEG.sv:14$1'.

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\MainModule.\num_display' from process `\MainModule.$proc$../design/TopMod.sv:0$175'.
No latch inferred for signal `\Teclado.\load_num' from process `\Teclado.$proc$../design/Teclado.sv:47$168'.
No latch inferred for signal `\Teclado.\next_state' from process `\Teclado.$proc$../design/Teclado.sv:47$168'.
No latch inferred for signal `\Teclado.\col' from process `\Teclado.$proc$../design/Teclado.sv:47$168'.
No latch inferred for signal `\Teclado.\sum_row' from process `\Teclado.$proc$../design/Teclado.sv:47$168'.
No latch inferred for signal `\Teclado.\num' from process `\Teclado.$proc$../design/Teclado.sv:16$166'.
No latch inferred for signal `\Numeros.\signal_num' from process `\Numeros.$proc$../design/Numero.sv:29$147'.
No latch inferred for signal `\Numeros.\next_state' from process `\Numeros.$proc$../design/Numero.sv:29$147'.
No latch inferred for signal `\Numeros.\num_o' from process `\Numeros.$proc$../design/Numero.sv:29$147'.
No latch inferred for signal `\Numeros.\num_A' from process `\Numeros.$proc$../design/Numero.sv:29$147'.
No latch inferred for signal `\Numeros.\num_B' from process `\Numeros.$proc$../design/Numero.sv:29$147'.
No latch inferred for signal `\Numeros.\num_parcial' from process `\Numeros.$proc$../design/Numero.sv:29$147'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\cont' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\load_A' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\load_B' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\load_add' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\shift_HQ_LQ_Q_1' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\add_sub' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\next_state' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\control\n=s32'00000000000000000000000000001000.\z' from process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\Y' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\Q_LSB' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\HQ' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\LQ' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\Q_1' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
No latch inferred for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\adder_sub_out' from process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$450'.
No latch inferred for signal `\bin_decimal.\bcd' from process `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
No latch inferred for signal `\bin_decimal.\i' from process `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
No latch inferred for signal `\display.\segmentos' from process `\display.$proc$../design/7SEG.sv:0$3'.
No latch inferred for signal `\display.\anodos' from process `\display.$proc$../design/7SEG.sv:0$2'.
No latch inferred for signal `\display.\next_select' from process `\display.$proc$../design/7SEG.sv:0$2'.
No latch inferred for signal `\display.\next_digito' from process `\display.$proc$../design/7SEG.sv:0$2'.

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$404'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$404'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$400'.
  created $adff cell `$procdff$1869' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$398'.
  created $adff cell `$procdff$1870' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$396'.
  created $adff cell `$procdff$1871' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$394'.
  created $adff cell `$procdff$1872' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$392'.
  created $dff cell `$procdff$1873' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$390'.
  created $dff cell `$procdff$1874' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$388'.
  created $dff cell `$procdff$1875' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$386'.
  created $dff cell `$procdff$1876' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$384'.
  created $dff cell `$procdff$1877' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$382'.
  created $dff cell `$procdff$1878' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$380'.
  created $adff cell `$procdff$1879' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$378'.
  created $adff cell `$procdff$1880' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$376'.
  created $adff cell `$procdff$1881' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$374'.
  created $adff cell `$procdff$1882' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$372'.
  created $dff cell `$procdff$1883' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$370'.
  created $dff cell `$procdff$1884' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$368'.
  created $dff cell `$procdff$1885' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$366'.
  created $dff cell `$procdff$1886' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$364'.
  created $dff cell `$procdff$1887' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$362'.
  created $dff cell `$procdff$1888' with positive edge clock.
Creating register for signal `\Teclado.\state' using process `\Teclado.$proc$../design/Teclado.sv:38$167'.
  created $dff cell `$procdff$1889' with positive edge clock.
Creating register for signal `\Sincronizador.\sync_row' using process `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
  created $dff cell `$procdff$1890' with positive edge clock.
Creating register for signal `\Sincronizador.\val' using process `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
  created $dff cell `$procdff$1891' with positive edge clock.
Creating register for signal `\Numeros.\state' using process `\Numeros.$proc$../design/Numero.sv:20$146'.
  created $dff cell `$procdff$1892' with positive edge clock.
Creating register for signal `$paramod\control\n=s32'00000000000000000000000000001000.\cont' using process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:22$456'.
  created $dff cell `$procdff$1893' with positive edge clock.
Creating register for signal `$paramod\control\n=s32'00000000000000000000000000001000.\state' using process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:22$456'.
  created $dff cell `$procdff$1894' with positive edge clock.
Creating register for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\shift' using process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:50$454'.
  created $adff cell `$procdff$1895' with positive edge clock and positive level reset.
Creating register for signal `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.\M' using process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:26$448'.
  created $adff cell `$procdff$1896' with positive edge clock and positive level reset.
Creating register for signal `\FrecDivider.\cont' using process `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
  created $dff cell `$procdff$1897' with positive edge clock.
Creating register for signal `\display.\select' using process `\display.$proc$../design/7SEG.sv:14$1'.
  created $dff cell `$procdff$1898' with positive edge clock.
Creating register for signal `\display.\digito' using process `\display.$proc$../design/7SEG.sv:14$1'.
  created $dff cell `$procdff$1899' with positive edge clock.

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$404'.
Removing empty process `DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$401'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$400'.
Removing empty process `DFFNCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$400'.
Removing empty process `DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$399'.
Removing empty process `DFFNC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$398'.
Removing empty process `DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$397'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$396'.
Removing empty process `DFFNPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$396'.
Removing empty process `DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$395'.
Removing empty process `DFFNP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$394'.
Removing empty process `DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$393'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$392'.
Removing empty process `DFFNRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$392'.
Removing empty process `DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$391'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$390'.
Removing empty process `DFFNR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$390'.
Removing empty process `DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$389'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$388'.
Removing empty process `DFFNSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$388'.
Removing empty process `DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$387'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$386'.
Removing empty process `DFFNS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$386'.
Removing empty process `DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$385'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$384'.
Removing empty process `DFFNE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$384'.
Removing empty process `DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$383'.
Removing empty process `DFFN.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$382'.
Removing empty process `DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$381'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$380'.
Removing empty process `DFFCE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$380'.
Removing empty process `DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$379'.
Removing empty process `DFFC.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$378'.
Removing empty process `DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$377'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$376'.
Removing empty process `DFFPE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$376'.
Removing empty process `DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$375'.
Removing empty process `DFFP.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$374'.
Removing empty process `DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$373'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$372'.
Removing empty process `DFFRE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$372'.
Removing empty process `DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$371'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$370'.
Removing empty process `DFFR.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$370'.
Removing empty process `DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$369'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$368'.
Removing empty process `DFFSE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$368'.
Removing empty process `DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$367'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$366'.
Removing empty process `DFFS.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$366'.
Removing empty process `DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$365'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$364'.
Removing empty process `DFFE.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$364'.
Removing empty process `DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$363'.
Removing empty process `DFF.$proc$C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$362'.
Removing empty process `MainModule.$proc$../design/TopMod.sv:0$175'.
Found and cleaned up 7 empty switches in `\Teclado.$proc$../design/Teclado.sv:47$168'.
Removing empty process `Teclado.$proc$../design/Teclado.sv:47$168'.
Found and cleaned up 1 empty switch in `\Teclado.$proc$../design/Teclado.sv:38$167'.
Removing empty process `Teclado.$proc$../design/Teclado.sv:38$167'.
Found and cleaned up 1 empty switch in `\Teclado.$proc$../design/Teclado.sv:16$166'.
Removing empty process `Teclado.$proc$../design/Teclado.sv:16$166'.
Found and cleaned up 1 empty switch in `\Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
Removing empty process `Sincronizador.$proc$../design/Sync-Kb.sv:10$165'.
Found and cleaned up 21 empty switches in `\Numeros.$proc$../design/Numero.sv:29$147'.
Removing empty process `Numeros.$proc$../design/Numero.sv:29$147'.
Found and cleaned up 2 empty switches in `\Numeros.$proc$../design/Numero.sv:20$146'.
Removing empty process `Numeros.$proc$../design/Numero.sv:20$146'.
Found and cleaned up 7 empty switches in `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
Removing empty process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:0$457'.
Found and cleaned up 1 empty switch in `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:22$456'.
Removing empty process `$paramod\control\n=s32'00000000000000000000000000001000.$proc$../design/mult_control.sv:22$456'.
Found and cleaned up 3 empty switches in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:50$454'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:50$454'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$453'.
Found and cleaned up 1 empty switch in `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$450'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:0$450'.
Removing empty process `$paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.$proc$../design/mult_datapath.sv:26$448'.
Removing empty process `FrecDivider.$proc$../design/DivisorClock.sv:6$131'.
Found and cleaned up 1 empty switch in `\FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
Removing empty process `FrecDivider.$proc$../design/DivisorClock.sv:9$126'.
Found and cleaned up 60 empty switches in `\bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
Removing empty process `bin_decimal.$proc$../design/Conv-BCD.sv:7$5'.
Found and cleaned up 1 empty switch in `\display.$proc$../design/7SEG.sv:0$3'.
Removing empty process `display.$proc$../design/7SEG.sv:0$3'.
Found and cleaned up 1 empty switch in `\display.$proc$../design/7SEG.sv:0$2'.
Removing empty process `display.$proc$../design/7SEG.sv:0$2'.
Removing empty process `display.$proc$../design/7SEG.sv:14$1'.
Cleaned up 126 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~2 debug messages>
Optimizing module Teclado.
<suppressed ~5 debug messages>
Optimizing module Sincronizador.
Optimizing module Numeros.
<suppressed ~14 debug messages>
Optimizing module $paramod\control\n=s32'00000000000000000000000000001000.
<suppressed ~6 debug messages>
Optimizing module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module FrecDivider.
Optimizing module bin_decimal.
<suppressed ~30 debug messages>
Optimizing module display.
<suppressed ~2 debug messages>

10.4. Executing FLATTEN pass (flatten design).
Deleting now unused module Teclado.
Deleting now unused module Sincronizador.
Deleting now unused module Numeros.
Deleting now unused module $paramod\control\n=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\mult_with_no_fsm\N=s32'00000000000000000000000000001000.
Deleting now unused module FrecDivider.
Deleting now unused module bin_decimal.
Deleting now unused module display.
<suppressed ~8 debug messages>

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing SYNTH pass.

10.7.1. Executing PROC pass (convert processes to netlists).

10.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.7.1.4. Executing PROC_INIT pass (extract init attributes).

10.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

10.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~2 debug messages>

10.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 91 unused cells and 596 unused wires.
<suppressed ~101 debug messages>

10.7.4. Executing CHECK pass (checking for obvious problems).
Checking module MainModule...
Found and reported 0 problems.

10.7.5. Executing OPT pass (performing simple optimizations).

10.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~354 debug messages>
Removed a total of 118 cells.

10.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$514.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$521.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$528.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$536.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$544.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$553.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$562.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$572.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$582.
    dead port 2/2 on $mux $flatten\Keypad.$procmux$593.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1014.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1016.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1034.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1041.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1043.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1052.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1064.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1066.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1068.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1094.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1096.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1098.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1109.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1111.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1121.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1123.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1147.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1149.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1169.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1179.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1187.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1189.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1202.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1204.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1206.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1236.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1238.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1240.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1252.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1254.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1265.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1267.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1293.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1295.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1317.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1328.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1337.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1339.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1353.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1355.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1357.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$1389.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1391.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1393.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1406.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1408.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1436.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1438.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1462.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1472.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$1474.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$644.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$646.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$652.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$654.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$658.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$660.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$666.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$675.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$677.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$679.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$699.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$701.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$703.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$711.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$713.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$721.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$723.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$730.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$732.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$750.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$752.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$766.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$773.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$778.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$780.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$787.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$797.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$799.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$801.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$825.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$827.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$829.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$838.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$840.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$849.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$851.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$859.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$861.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$881.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$883.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$899.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$907.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$913.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$915.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$923.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$934.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$936.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$938.
    dead port 1/2 on $mux $flatten\Multiplicandos.$procmux$964.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$966.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$968.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$978.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$980.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$990.
    dead port 2/2 on $mux $flatten\Multiplicandos.$procmux$992.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1531.
    dead port 1/2 on $mux $flatten\ctrl.$procmux$1549.
    dead port 1/2 on $mux $flatten\ctrl.$procmux$1552.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1554.
    dead port 1/2 on $mux $flatten\ctrl.$procmux$1565.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1567.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1577.
    dead port 2/2 on $mux $flatten\ctrl.$procmux$1589.
Removed 124 multiplexer ports.
<suppressed ~67 debug messages>

10.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1487: { $flatten\Multiplicandos.$procmux$1358_CMP $flatten\Multiplicandos.$procmux$1207_CMP $flatten\Multiplicandos.$procmux$1017_CMP $flatten\Multiplicandos.$procmux$1489_CMP $flatten\Multiplicandos.$procmux$1488_CMP }
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1495: { $flatten\Multiplicandos.$procmux$1358_CMP $flatten\Multiplicandos.$procmux$1207_CMP $flatten\Multiplicandos.$procmux$1069_CMP $flatten\Multiplicandos.$procmux$1017_CMP $flatten\Multiplicandos.$procmux$1489_CMP $flatten\Multiplicandos.$procmux$1488_CMP }
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1592: { $flatten\ctrl.$procmux$1590_CMP $flatten\ctrl.$procmux$1555_CMP $auto$opt_reduce.cc:134:opt_pmux$1903 $flatten\ctrl.$procmux$1594_CMP $auto$opt_reduce.cc:134:opt_pmux$1901 }
    New ctrl vector for $pmux cell $flatten\ctrl.$procmux$1620: $auto$opt_reduce.cc:134:opt_pmux$1905
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1487: { $flatten\Multiplicandos.$procmux$1358_CMP $flatten\Multiplicandos.$procmux$1207_CMP $flatten\Multiplicandos.$procmux$1017_CMP $flatten\Multiplicandos.$procmux$1489_CMP }
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1504: { $flatten\Multiplicandos.$procmux$1017_CMP $flatten\Multiplicandos.$procmux$1489_CMP $flatten\Multiplicandos.$procmux$1488_CMP }
  Optimizing cells in module \MainModule.
Performed a total of 17 changes.

10.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

10.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 269 unused wires.
<suppressed ~2 debug messages>

10.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

10.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    New ctrl vector for $pmux cell $flatten\Keypad.$procmux$605: $auto$opt_reduce.cc:134:opt_pmux$1907
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1487: $auto$opt_reduce.cc:134:opt_pmux$1909
    New ctrl vector for $pmux cell $flatten\Multiplicandos.$procmux$1504: $auto$opt_reduce.cc:134:opt_pmux$1911
  Optimizing cells in module \MainModule.
Performed a total of 3 changes.

10.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.5.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~66 debug messages>

10.7.5.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.5.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.5.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.5.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.5.23. Finished OPT passes. (There is nothing left to do.)

10.7.6. Executing FSM pass (extract and optimize FSM).

10.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register MainModule.Keypad.state.
Not marking MainModule.Multiplicador.M as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register MainModule.Multiplicandos.state.
Not marking MainModule.Segmentos7.select as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register MainModule.ctrl.state.

10.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\Keypad.state' from module `\MainModule'.
  found $dff cell for state register: $flatten\Keypad.$procdff$1889
  root of input selection tree: $flatten\Keypad.$0\state[5:0]
  found reset state: 6'000001 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\Keypad.$procmux$515_CMP
  found ctrl input: $flatten\Keypad.$procmux$522_CMP
  found ctrl input: $flatten\Keypad.$procmux$537_CMP
  found ctrl input: $flatten\Keypad.$procmux$554_CMP
  found ctrl input: $flatten\Keypad.$procmux$573_CMP
  found ctrl input: $flatten\Keypad.$procmux$594_CMP
  found state code: 6'000001
  found ctrl input: $flatten\Keypad.$eq$../design/Teclado.sv:116$174_Y
  found state code: 6'000010
  found ctrl input: $flatten\Keypad.$ne$../design/Teclado.sv:104$173_Y
  found state code: 6'100000
  found state code: 6'010000
  found state code: 6'001000
  found state code: 6'000100
  found ctrl input: \Keypad.sum_row
  found ctrl output: $flatten\Keypad.$procmux$594_CMP
  found ctrl output: $flatten\Keypad.$procmux$573_CMP
  found ctrl output: $flatten\Keypad.$procmux$554_CMP
  found ctrl output: $flatten\Keypad.$procmux$537_CMP
  found ctrl output: $flatten\Keypad.$procmux$522_CMP
  found ctrl output: $flatten\Keypad.$procmux$515_CMP
  ctrl inputs: { \Keypad.sum_row $flatten\Keypad.$ne$../design/Teclado.sv:104$173_Y $flatten\Keypad.$eq$../design/Teclado.sv:116$174_Y \rst }
  ctrl outputs: { $flatten\Keypad.$0\state[5:0] $flatten\Keypad.$procmux$515_CMP $flatten\Keypad.$procmux$522_CMP $flatten\Keypad.$procmux$537_CMP $flatten\Keypad.$procmux$554_CMP $flatten\Keypad.$procmux$573_CMP $flatten\Keypad.$procmux$594_CMP }
  transition:   6'100000 4'--00 ->   6'000010 12'000010100000
  transition:   6'100000 4'--10 ->   6'000001 12'000001100000
  transition:   6'100000 4'---1 ->   6'000001 12'000001100000
  transition:   6'010000 4'-0-0 ->   6'000001 12'000001010000
  transition:   6'010000 4'-1-0 ->   6'100000 12'100000010000
  transition:   6'010000 4'---1 ->   6'000001 12'000001010000
  transition:   6'001000 4'-0-0 ->   6'010000 12'010000001000
  transition:   6'001000 4'-1-0 ->   6'100000 12'100000001000
  transition:   6'001000 4'---1 ->   6'000001 12'000001001000
  transition:   6'000100 4'-0-0 ->   6'001000 12'001000000100
  transition:   6'000100 4'-1-0 ->   6'100000 12'100000000100
  transition:   6'000100 4'---1 ->   6'000001 12'000001000100
  transition:   6'000010 4'-0-0 ->   6'000100 12'000100000010
  transition:   6'000010 4'-1-0 ->   6'100000 12'100000000010
  transition:   6'000010 4'---1 ->   6'000001 12'000001000010
  transition:   6'000001 4'0--0 ->   6'000001 12'000001000001
  transition:   6'000001 4'1--0 ->   6'000010 12'000010000001
  transition:   6'000001 4'---1 ->   6'000001 12'000001000001
Extracting FSM `\Multiplicandos.state' from module `\MainModule'.
  found $dff cell for state register: $flatten\Multiplicandos.$procdff$1892
  root of input selection tree: $flatten\Multiplicandos.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: \Keypad.load_num
  found ctrl input: $flatten\Multiplicandos.$procmux$1488_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1489_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1017_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1069_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1207_CMP
  found ctrl input: $flatten\Multiplicandos.$procmux$1358_CMP
  found state code: 3'000
  found ctrl input: $flatten\Multiplicandos.$eq$../design/Numero.sv:108$158_Y
  found ctrl input: $flatten\Multiplicandos.$eq$../design/Numero.sv:113$159_Y
  found state code: 3'100
  found state code: 3'110
  found state code: 3'101
  found state code: 3'011
  found state code: 3'001
  found state code: 3'010
  found ctrl output: $flatten\Multiplicandos.$procmux$1489_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1488_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1358_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1207_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1069_CMP
  found ctrl output: $flatten\Multiplicandos.$procmux$1017_CMP
  ctrl inputs: { $flatten\Multiplicandos.$eq$../design/Numero.sv:108$158_Y $flatten\Multiplicandos.$eq$../design/Numero.sv:113$159_Y \Keypad.load_num \rst }
  ctrl outputs: { $flatten\Multiplicandos.$0\state[2:0] $flatten\Multiplicandos.$procmux$1017_CMP $flatten\Multiplicandos.$procmux$1069_CMP $flatten\Multiplicandos.$procmux$1207_CMP $flatten\Multiplicandos.$procmux$1358_CMP $flatten\Multiplicandos.$procmux$1488_CMP $flatten\Multiplicandos.$procmux$1489_CMP }
  transition:      3'000 4'--00 ->      3'000 9'000000100
  transition:      3'000 4'0010 ->      3'001 9'001000100
  transition:      3'000 4'0110 ->      3'000 9'000000100
  transition:      3'000 4'1-10 ->      3'011 9'011000100
  transition:      3'000 4'---1 ->      3'000 9'000000100
  transition:      3'100 4'--00 ->      3'100 9'100000001
  transition:      3'100 4'0010 ->      3'101 9'101000001
  transition:      3'100 4'0110 ->      3'011 9'011000001
  transition:      3'100 4'1-10 ->      3'110 9'110000001
  transition:      3'100 4'---1 ->      3'000 9'000000001
  transition:      3'010 4'--00 ->      3'010 9'010010000
  transition:      3'010 4'0010 ->      3'000 9'000010000
  transition:      3'010 4'0110 ->      3'001 9'001010000
  transition:      3'010 4'1-10 ->      3'011 9'011010000
  transition:      3'010 4'---1 ->      3'000 9'000010000
  transition:      3'110 4'--00 ->      3'110 9'110000000
  transition:      3'110 4'--10 ->      3'000 9'000000000
  transition:      3'110 4'---1 ->      3'000 9'000000000
  transition:      3'001 4'--00 ->      3'001 9'001001000
  transition:      3'001 4'0010 ->      3'010 9'010001000
  transition:      3'001 4'0110 ->      3'000 9'000001000
  transition:      3'001 4'1-10 ->      3'011 9'011001000
  transition:      3'001 4'---1 ->      3'000 9'000001000
  transition:      3'101 4'--00 ->      3'101 9'101000010
  transition:      3'101 4'0010 ->      3'000 9'000000010
  transition:      3'101 4'0110 ->      3'100 9'100000010
  transition:      3'101 4'1-10 ->      3'110 9'110000010
  transition:      3'101 4'---1 ->      3'000 9'000000010
  transition:      3'011 4'--00 ->      3'011 9'011100000
  transition:      3'011 4'0010 ->      3'100 9'100100000
  transition:      3'011 4'0110 ->      3'011 9'011100000
  transition:      3'011 4'1-10 ->      3'110 9'110100000
  transition:      3'011 4'---1 ->      3'000 9'000100000
Extracting FSM `\ctrl.state' from module `\MainModule'.
  found $dff cell for state register: $flatten\ctrl.$procdff$1894
  root of input selection tree: $flatten\ctrl.$0\state[6:0]
  found reset state: 7'0000001 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1901
  found ctrl input: $flatten\ctrl.$procmux$1594_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1903
  found ctrl input: $flatten\ctrl.$procmux$1555_CMP
  found ctrl input: $flatten\ctrl.$procmux$1590_CMP
  found state code: 7'0000001
  found state code: 7'0000100
  found state code: 7'1000000
  found state code: 7'0100000
  found ctrl input: $flatten\ctrl.$eq$../design/mult_control.sv:68$458_Y
  found ctrl input: \Multiplicador.shift [0]
  found ctrl input: \Multiplicador.shift [1]
  found state code: 7'0010000
  found state code: 7'0001000
  found ctrl input: \signal_num
  found state code: 7'0000010
  found ctrl output: $flatten\ctrl.$procmux$1598_CMP
  found ctrl output: $flatten\ctrl.$procmux$1596_CMP
  found ctrl output: $flatten\ctrl.$procmux$1595_CMP
  found ctrl output: $flatten\ctrl.$procmux$1594_CMP
  found ctrl output: $flatten\ctrl.$procmux$1590_CMP
  found ctrl output: $flatten\ctrl.$procmux$1555_CMP
  found ctrl output: $flatten\ctrl.$procmux$1532_CMP
  ctrl inputs: { \Multiplicador.shift [1:0] $flatten\ctrl.$eq$../design/mult_control.sv:68$458_Y $auto$opt_reduce.cc:134:opt_pmux$1903 $auto$opt_reduce.cc:134:opt_pmux$1901 \signal_num \rst }
  ctrl outputs: { $flatten\ctrl.$0\state[6:0] $flatten\ctrl.$procmux$1532_CMP $flatten\ctrl.$procmux$1555_CMP $flatten\ctrl.$procmux$1590_CMP $flatten\ctrl.$procmux$1594_CMP $flatten\ctrl.$procmux$1595_CMP $flatten\ctrl.$procmux$1596_CMP $flatten\ctrl.$procmux$1598_CMP }
  transition:  7'1000000 7'---0--0 ->  7'0000100 14'00001001000000
  transition:  7'1000000 7'------1 ->  7'0000001 14'00000011000000
  transition:  7'0100000 7'------0 ->  7'1000000 14'10000000001000
  transition:  7'0100000 7'------1 ->  7'0000001 14'00000010001000
  transition:  7'0010000 7'------0 ->  7'0100000 14'01000000000100
  transition:  7'0010000 7'------1 ->  7'0000001 14'00000010000100
  transition:  7'0001000 7'------0 ->  7'0100000 14'01000000000010
  transition:  7'0001000 7'------1 ->  7'0000001 14'00000010000010
  transition:  7'0000100 7'000---0 ->  7'0000100 14'00001000100000
  transition:  7'0000100 7'100---0 ->  7'0010000 14'00100000100000
  transition:  7'0000100 7'-10---0 ->  7'0001000 14'00010000100000
  transition:  7'0000100 7'--1---0 ->  7'0100000 14'01000000100000
  transition:  7'0000100 7'------1 ->  7'0000001 14'00000010100000
  transition:  7'0000010 7'---0--0 ->  7'0000100 14'00001000000001
  transition:  7'0000010 7'------1 ->  7'0000001 14'00000010000001
  transition:  7'0000001 7'-----00 ->  7'0000001 14'00000010010000
  transition:  7'0000001 7'-----10 ->  7'0000010 14'00000100010000
  transition:  7'0000001 7'------1 ->  7'0000001 14'00000010010000

10.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ctrl.state$1928' from module `\MainModule'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$1901.
Optimizing FSM `$fsm$\Multiplicandos.state$1920' from module `\MainModule'.
Optimizing FSM `$fsm$\Keypad.state$1912' from module `\MainModule'.

10.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 52 unused cells and 52 unused wires.
<suppressed ~56 debug messages>

10.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\Keypad.state$1912' from module `\MainModule'.
  Removing unused output signal $flatten\Keypad.$procmux$594_CMP.
  Removing unused output signal $flatten\Keypad.$procmux$515_CMP.
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [0].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [1].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [2].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [3].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [4].
  Removing unused output signal $flatten\Keypad.$0\state[5:0] [5].
Optimizing FSM `$fsm$\Multiplicandos.state$1920' from module `\MainModule'.
  Removing unused output signal $flatten\Multiplicandos.$procmux$1069_CMP.
  Removing unused output signal $flatten\Multiplicandos.$0\state[2:0] [0].
  Removing unused output signal $flatten\Multiplicandos.$0\state[2:0] [1].
  Removing unused output signal $flatten\Multiplicandos.$0\state[2:0] [2].
Optimizing FSM `$fsm$\ctrl.state$1928' from module `\MainModule'.
  Removing unused output signal $flatten\ctrl.$procmux$1594_CMP.
  Removing unused output signal $flatten\ctrl.$procmux$1590_CMP.
  Removing unused output signal $flatten\ctrl.$procmux$1532_CMP.
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [0].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [1].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [2].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [3].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [4].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [5].
  Removing unused output signal $flatten\ctrl.$0\state[6:0] [6].

10.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\Keypad.state$1912' from module `\MainModule' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  100000 -> ----1-
  010000 -> ---1--
  001000 -> --1---
  000100 -> -1----
  000010 -> 1-----
  000001 -> -----1
Recoding FSM `$fsm$\Multiplicandos.state$1920' from module `\MainModule' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\ctrl.state$1928' from module `\MainModule' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  1000000 -> -----1-
  0100000 -> ----1--
  0010000 -> ---1---
  0001000 -> --1----
  0000100 -> -1-----
  0000010 -> 1------
  0000001 -> ------1

10.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\Keypad.state$1912' from module `MainModule':
-------------------------------------

  Information on FSM $fsm$\Keypad.state$1912 (\Keypad.state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       6

  Input signals:
    0: \rst
    1: $flatten\Keypad.$eq$../design/Teclado.sv:116$174_Y
    2: $flatten\Keypad.$ne$../design/Teclado.sv:104$173_Y
    3: \Keypad.sum_row

  Output signals:
    0: $flatten\Keypad.$procmux$573_CMP
    1: $flatten\Keypad.$procmux$554_CMP
    2: $flatten\Keypad.$procmux$537_CMP
    3: $flatten\Keypad.$procmux$522_CMP

  State encoding:
    0:   6'----1-
    1:   6'---1--
    2:   6'--1---
    3:   6'-1----
    4:   6'1-----
    5:   6'-----1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     4 4'0000
      1:     0 4'--10   ->     5 4'0000
      2:     0 4'---1   ->     5 4'0000
      3:     1 4'-1-0   ->     0 4'1000
      4:     1 4'-0-0   ->     5 4'1000
      5:     1 4'---1   ->     5 4'1000
      6:     2 4'-1-0   ->     0 4'0100
      7:     2 4'-0-0   ->     1 4'0100
      8:     2 4'---1   ->     5 4'0100
      9:     3 4'-1-0   ->     0 4'0010
     10:     3 4'-0-0   ->     2 4'0010
     11:     3 4'---1   ->     5 4'0010
     12:     4 4'-1-0   ->     0 4'0001
     13:     4 4'-0-0   ->     3 4'0001
     14:     4 4'---1   ->     5 4'0001
     15:     5 4'1--0   ->     4 4'0000
     16:     5 4'0--0   ->     5 4'0000
     17:     5 4'---1   ->     5 4'0000

-------------------------------------

FSM `$fsm$\Multiplicandos.state$1920' from module `MainModule':
-------------------------------------

  Information on FSM $fsm$\Multiplicandos.state$1920 (\Multiplicandos.state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       7

  Input signals:
    0: \rst
    1: \Keypad.load_num
    2: $flatten\Multiplicandos.$eq$../design/Numero.sv:113$159_Y
    3: $flatten\Multiplicandos.$eq$../design/Numero.sv:108$158_Y

  Output signals:
    0: $flatten\Multiplicandos.$procmux$1489_CMP
    1: $flatten\Multiplicandos.$procmux$1488_CMP
    2: $flatten\Multiplicandos.$procmux$1358_CMP
    3: $flatten\Multiplicandos.$procmux$1207_CMP
    4: $flatten\Multiplicandos.$procmux$1017_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'--00   ->     0 5'00100
      1:     0 4'0110   ->     0 5'00100
      2:     0 4'---1   ->     0 5'00100
      3:     0 4'0010   ->     4 5'00100
      4:     0 4'1-10   ->     6 5'00100
      5:     1 4'---1   ->     0 5'00001
      6:     1 4'--00   ->     1 5'00001
      7:     1 4'1-10   ->     3 5'00001
      8:     1 4'0010   ->     5 5'00001
      9:     1 4'0110   ->     6 5'00001
     10:     2 4'0010   ->     0 5'00000
     11:     2 4'---1   ->     0 5'00000
     12:     2 4'--00   ->     2 5'00000
     13:     2 4'0110   ->     4 5'00000
     14:     2 4'1-10   ->     6 5'00000
     15:     3 4'--10   ->     0 5'00000
     16:     3 4'---1   ->     0 5'00000
     17:     3 4'--00   ->     3 5'00000
     18:     4 4'0110   ->     0 5'01000
     19:     4 4'---1   ->     0 5'01000
     20:     4 4'0010   ->     2 5'01000
     21:     4 4'--00   ->     4 5'01000
     22:     4 4'1-10   ->     6 5'01000
     23:     5 4'0010   ->     0 5'00010
     24:     5 4'---1   ->     0 5'00010
     25:     5 4'0110   ->     1 5'00010
     26:     5 4'1-10   ->     3 5'00010
     27:     5 4'--00   ->     5 5'00010
     28:     6 4'---1   ->     0 5'10000
     29:     6 4'0010   ->     1 5'10000
     30:     6 4'1-10   ->     3 5'10000
     31:     6 4'--00   ->     6 5'10000
     32:     6 4'0110   ->     6 5'10000

-------------------------------------

FSM `$fsm$\ctrl.state$1928' from module `MainModule':
-------------------------------------

  Information on FSM $fsm$\ctrl.state$1928 (\ctrl.state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       7

  Input signals:
    0: \rst
    1: \signal_num
    2: $auto$opt_reduce.cc:134:opt_pmux$1903
    3: $flatten\ctrl.$eq$../design/mult_control.sv:68$458_Y
    4: \Multiplicador.shift [0]
    5: \Multiplicador.shift [1]

  Output signals:
    0: $flatten\ctrl.$procmux$1598_CMP
    1: $flatten\ctrl.$procmux$1596_CMP
    2: $flatten\ctrl.$procmux$1595_CMP
    3: $flatten\ctrl.$procmux$1555_CMP

  State encoding:
    0:  7'-----1-
    1:  7'----1--
    2:  7'---1---
    3:  7'--1----
    4:  7'-1-----
    5:  7'1------
    6:  7'------1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'---0-0   ->     4 4'0000
      1:     0 6'-----1   ->     6 4'0000
      2:     1 6'-----0   ->     0 4'0000
      3:     1 6'-----1   ->     6 4'0000
      4:     2 6'-----0   ->     1 4'0100
      5:     2 6'-----1   ->     6 4'0100
      6:     3 6'-----0   ->     1 4'0010
      7:     3 6'-----1   ->     6 4'0010
      8:     4 6'--1--0   ->     1 4'1000
      9:     4 6'100--0   ->     2 4'1000
     10:     4 6'-10--0   ->     3 4'1000
     11:     4 6'000--0   ->     4 4'1000
     12:     4 6'-----1   ->     6 4'1000
     13:     5 6'---0-0   ->     4 4'0001
     14:     5 6'-----1   ->     6 4'0001
     15:     6 6'----10   ->     5 4'0000
     16:     6 6'----00   ->     6 4'0000
     17:     6 6'-----1   ->     6 4'0000

-------------------------------------

10.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\Keypad.state$1912' from module `\MainModule'.
Mapping FSM `$fsm$\Multiplicandos.state$1920' from module `\MainModule'.
Mapping FSM `$fsm$\ctrl.state$1928' from module `\MainModule'.

10.7.7. Executing OPT pass (performing simple optimizations).

10.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~21 debug messages>

10.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

10.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

10.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\Multiplicador.$procdff$1896 ($adff) from module MainModule (D = 8'00000000, Q = \Multiplicador.M).
Adding EN signal on $flatten\Multiplicador.$procdff$1895 ($adff) from module MainModule (D = \Multiplicador.adder_sub_out [7], Q = \Multiplicador.shift [16]).
Adding EN signal on $flatten\Multiplicador.$procdff$1895 ($adff) from module MainModule (D = \Multiplicador.shift [1], Q = \Multiplicador.shift [0]).
Adding EN signal on $flatten\Multiplicador.$procdff$1895 ($adff) from module MainModule (D = $flatten\Multiplicador.$0\shift[16:0] [15:9], Q = \Multiplicador.shift [15:9]).
Adding EN signal on $flatten\Multiplicador.$procdff$1895 ($adff) from module MainModule (D = $flatten\Multiplicador.$0\shift[16:0] [8:1], Q = \Multiplicador.shift [8:1]).
Adding SRST signal on $flatten\Frec.$procdff$1897 ($dff) from module MainModule (D = $flatten\Frec.$add$../design/DivisorClock.sv:11$128_Y, Q = \Frec.cont, rval = 28'0000000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$2131 ($adffe) from module MainModule.

10.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 3 unused cells and 54 unused wires.
<suppressed ~4 debug messages>

10.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~3 debug messages>

10.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2138 ($adffe) from module MainModule (D = $flatten\Multiplicador.$0\shift[16:0] [15:9], Q = \Multiplicador.shift [15:9]).

10.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.7.23. Rerunning OPT passes. (Maybe there is more to do..)

10.7.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

10.7.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.7.27. Executing OPT_DFF pass (perform DFF optimizations).

10.7.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.7.30. Finished OPT passes. (There is nothing left to do.)

10.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port MainModule.$flatten\Segmentos7.$auto$mem.cc:319:emit$465 ($flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463).
Removed top 13 bits (of 28) from port B of cell MainModule.$flatten\Frec.$ge$../design/DivisorClock.sv:10$127 ($ge).
Removed top 18 bits (of 32) from port B of cell MainModule.$flatten\Frec.$lt$../design/DivisorClock.sv:14$129 ($lt).
Removed top 27 bits (of 28) from port B of cell MainModule.$flatten\Frec.$add$../design/DivisorClock.sv:11$128 ($add).
Removed top 3 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$633_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$632_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$631_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$630_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$629_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$628_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$627_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$626_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$625_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$624_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell MainModule.$flatten\Keypad.$procmux$623_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell MainModule.$auto$fsm_map.cc:77:implement_pattern_cache$2061 ($eq).
Removed top 1 bits (of 4) from port B of cell MainModule.$auto$fsm_map.cc:77:implement_pattern_cache$2070 ($eq).
Removed top 4 bits (of 8) from mux cell MainModule.$flatten\Multiplicandos.$procmux$1233 ($mux).
Removed top 1 bits (of 8) from mux cell MainModule.$flatten\Multiplicador.$procmux$1652 ($mux).
Removed top 1 bits (of 8) from mux cell MainModule.$flatten\Multiplicador.$procmux$1649 ($mux).
Removed top 7 bits (of 8) from port A of cell MainModule.$flatten\Multiplicador.$sub$../design/mult_datapath.sv:38$452 ($sub).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1753 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1741 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1729 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1717 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1705 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1693 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1681 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1669 ($mux).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$124 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$122 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$120 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$118 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$116 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$114 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$112 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$110 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$108 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$106 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$104 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$102 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$100 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$98 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$96 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$94 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$92 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$90 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$88 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$86 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$84 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$82 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$80 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$78 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$76 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$74 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$72 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$70 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$68 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$66 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$64 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$62 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$60 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$58 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$56 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$54 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$52 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$50 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$48 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$46 ($ge).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$42 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$40 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$38 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1765 ($mux).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$32 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$30 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1777 ($mux).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24 ($ge).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23 ($add).
Removed top 28 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23 ($add).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$22 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1804 ($mux).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
Removed top 30 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
Removed top 29 bits (of 32) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
Removed top 3 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14 ($ge).
Removed top 29 bits (of 32) from port B of cell MainModule.$flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14 ($ge).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1789 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1834 ($mux).
Removed top 1 bits (of 4) from mux cell MainModule.$flatten\Bin_BCD.$procmux$1819 ($mux).
Removed top 2 bits (of 3) from port B of cell MainModule.$flatten\Segmentos7.$procmux$1854_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell MainModule.$flatten\Segmentos7.$procmux$1853_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell MainModule.$flatten\Segmentos7.$procmux$1852_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
Removed top 1 bits (of 4) from port Y of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 1 bits (of 4) from port A of cell MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$10\bcd[7:4].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$15\bcd[11:8].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$20\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$24\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$28\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$32\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$36\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$40\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$44\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$48\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$52\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$56\bcd[15:12].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$5\bcd[3:0].
Removed top 1 bits (of 4) from wire MainModule.$flatten\Bin_BCD.$60\bcd[15:12].
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103_Y.
Removed top 29 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39_Y.
Removed top 28 bits (of 32) from wire MainModule.$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55_Y.
Removed top 4 bits (of 8) from wire MainModule.$flatten\Multiplicandos.$13\num_o[7:0].

10.7.9. Executing PEEPOPT pass (run peephole optimizers).

10.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

10.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module MainModule:
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85 ($add).
  creating $macc model for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93 ($add).
  creating $macc model for $flatten\Frec.$add$../design/DivisorClock.sv:11$128 ($add).
  creating $macc model for $flatten\Multiplicador.$sub$../design/mult_datapath.sv:38$452 ($sub).
  creating $alu model for $macc $flatten\Multiplicador.$sub$../design/mult_datapath.sv:38$452.
  creating $alu model for $macc $flatten\Frec.$add$../design/DivisorClock.sv:11$128.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111.
  creating $alu model for $macc $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103.
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$102 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$110 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$118 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$22 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$30 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$38 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$46 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$54 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$62 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$70 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$78 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$86 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$94 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$104 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$112 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$120 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$32 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$40 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$48 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$56 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$64 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$72 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$80 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$88 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$96 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$106 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$114 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$122 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34 ($ge): merged with $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24.
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$42 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$50 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$58 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$66 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$74 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$82 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$90 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$98 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$100 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$108 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$116 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$124 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44 ($ge): merged with $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24.
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$52 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$60 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$68 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$76 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$84 ($ge): new $alu
  creating $alu model for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$92 ($ge): new $alu
  creating $alu model for $flatten\Frec.$ge$../design/DivisorClock.sv:10$127 ($ge): new $alu
  creating $alu model for $flatten\Frec.$lt$../design/DivisorClock.sv:14$129 ($lt): new $alu
  creating $alu cell for $flatten\Frec.$lt$../design/DivisorClock.sv:14$129: $auto$alumacc.cc:485:replace_alu$2221
  creating $alu cell for $flatten\Frec.$ge$../design/DivisorClock.sv:10$127: $auto$alumacc.cc:485:replace_alu$2232
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$92: $auto$alumacc.cc:485:replace_alu$2241
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$84: $auto$alumacc.cc:485:replace_alu$2250
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$76: $auto$alumacc.cc:485:replace_alu$2259
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$68: $auto$alumacc.cc:485:replace_alu$2268
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$60: $auto$alumacc.cc:485:replace_alu$2277
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$52: $auto$alumacc.cc:485:replace_alu$2286
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$124: $auto$alumacc.cc:485:replace_alu$2295
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$116: $auto$alumacc.cc:485:replace_alu$2304
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$108: $auto$alumacc.cc:485:replace_alu$2313
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$100: $auto$alumacc.cc:485:replace_alu$2322
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$98: $auto$alumacc.cc:485:replace_alu$2331
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$90: $auto$alumacc.cc:485:replace_alu$2340
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$82: $auto$alumacc.cc:485:replace_alu$2349
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$74: $auto$alumacc.cc:485:replace_alu$2358
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$66: $auto$alumacc.cc:485:replace_alu$2367
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$58: $auto$alumacc.cc:485:replace_alu$2376
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$50: $auto$alumacc.cc:485:replace_alu$2385
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$42: $auto$alumacc.cc:485:replace_alu$2394
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$122: $auto$alumacc.cc:485:replace_alu$2403
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$114: $auto$alumacc.cc:485:replace_alu$2412
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$106: $auto$alumacc.cc:485:replace_alu$2421
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$96: $auto$alumacc.cc:485:replace_alu$2430
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$88: $auto$alumacc.cc:485:replace_alu$2439
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$80: $auto$alumacc.cc:485:replace_alu$2448
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$72: $auto$alumacc.cc:485:replace_alu$2457
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$64: $auto$alumacc.cc:485:replace_alu$2466
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$56: $auto$alumacc.cc:485:replace_alu$2475
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$48: $auto$alumacc.cc:485:replace_alu$2484
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$40: $auto$alumacc.cc:485:replace_alu$2493
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$32: $auto$alumacc.cc:485:replace_alu$2502
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$24, $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:13$34, $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:14$44: $auto$alumacc.cc:485:replace_alu$2511
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$120: $auto$alumacc.cc:485:replace_alu$2528
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$112: $auto$alumacc.cc:485:replace_alu$2537
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:12$104: $auto$alumacc.cc:485:replace_alu$2546
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$94: $auto$alumacc.cc:485:replace_alu$2555
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$86: $auto$alumacc.cc:485:replace_alu$2564
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$78: $auto$alumacc.cc:485:replace_alu$2573
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$70: $auto$alumacc.cc:485:replace_alu$2582
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$62: $auto$alumacc.cc:485:replace_alu$2591
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$54: $auto$alumacc.cc:485:replace_alu$2600
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$46: $auto$alumacc.cc:485:replace_alu$2609
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$38: $auto$alumacc.cc:485:replace_alu$2618
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$30: $auto$alumacc.cc:485:replace_alu$2627
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$22: $auto$alumacc.cc:485:replace_alu$2636
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$14: $auto$alumacc.cc:485:replace_alu$2645
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$118: $auto$alumacc.cc:485:replace_alu$2658
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$110: $auto$alumacc.cc:485:replace_alu$2667
  creating $alu cell for $flatten\Bin_BCD.$ge$../design/Conv-BCD.sv:11$102: $auto$alumacc.cc:485:replace_alu$2676
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$103: $auto$alumacc.cc:485:replace_alu$2685
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$111: $auto$alumacc.cc:485:replace_alu$2688
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$119: $auto$alumacc.cc:485:replace_alu$2691
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$15: $auto$alumacc.cc:485:replace_alu$2694
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$23: $auto$alumacc.cc:485:replace_alu$2697
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$31: $auto$alumacc.cc:485:replace_alu$2700
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$39: $auto$alumacc.cc:485:replace_alu$2703
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$47: $auto$alumacc.cc:485:replace_alu$2706
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$55: $auto$alumacc.cc:485:replace_alu$2709
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$63: $auto$alumacc.cc:485:replace_alu$2712
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$71: $auto$alumacc.cc:485:replace_alu$2715
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$79: $auto$alumacc.cc:485:replace_alu$2718
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$87: $auto$alumacc.cc:485:replace_alu$2721
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:11$95: $auto$alumacc.cc:485:replace_alu$2724
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$105: $auto$alumacc.cc:485:replace_alu$2727
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$113: $auto$alumacc.cc:485:replace_alu$2730
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$121: $auto$alumacc.cc:485:replace_alu$2733
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$33: $auto$alumacc.cc:485:replace_alu$2736
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41: $auto$alumacc.cc:485:replace_alu$2739
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$49: $auto$alumacc.cc:485:replace_alu$2742
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$57: $auto$alumacc.cc:485:replace_alu$2745
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$65: $auto$alumacc.cc:485:replace_alu$2748
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$73: $auto$alumacc.cc:485:replace_alu$2751
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$81: $auto$alumacc.cc:485:replace_alu$2754
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$89: $auto$alumacc.cc:485:replace_alu$2757
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$97: $auto$alumacc.cc:485:replace_alu$2760
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$107: $auto$alumacc.cc:485:replace_alu$2763
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$115: $auto$alumacc.cc:485:replace_alu$2766
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$123: $auto$alumacc.cc:485:replace_alu$2769
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$43: $auto$alumacc.cc:485:replace_alu$2772
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$51: $auto$alumacc.cc:485:replace_alu$2775
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59: $auto$alumacc.cc:485:replace_alu$2778
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67: $auto$alumacc.cc:485:replace_alu$2781
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$75: $auto$alumacc.cc:485:replace_alu$2784
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$83: $auto$alumacc.cc:485:replace_alu$2787
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$91: $auto$alumacc.cc:485:replace_alu$2790
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$99: $auto$alumacc.cc:485:replace_alu$2793
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$101: $auto$alumacc.cc:485:replace_alu$2796
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$109: $auto$alumacc.cc:485:replace_alu$2799
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$117: $auto$alumacc.cc:485:replace_alu$2802
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$125: $auto$alumacc.cc:485:replace_alu$2805
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$25: $auto$alumacc.cc:485:replace_alu$2808
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$35: $auto$alumacc.cc:485:replace_alu$2811
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$45: $auto$alumacc.cc:485:replace_alu$2814
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$53: $auto$alumacc.cc:485:replace_alu$2817
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$61: $auto$alumacc.cc:485:replace_alu$2820
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$69: $auto$alumacc.cc:485:replace_alu$2823
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$77: $auto$alumacc.cc:485:replace_alu$2826
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$85: $auto$alumacc.cc:485:replace_alu$2829
  creating $alu cell for $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:14$93: $auto$alumacc.cc:485:replace_alu$2832
  creating $alu cell for $flatten\Frec.$add$../design/DivisorClock.sv:11$128: $auto$alumacc.cc:485:replace_alu$2835
  creating $alu cell for $flatten\Multiplicador.$sub$../design/mult_datapath.sv:38$452: $auto$alumacc.cc:485:replace_alu$2838
  created 102 $alu and 0 $macc cells.

10.7.12. Executing SHARE pass (SAT-based resource sharing).

10.7.13. Executing OPT pass (performing simple optimizations).

10.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~12 debug messages>

10.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\Frec.$ternary$../design/DivisorClock.sv:14$130.
    dead port 2/2 on $mux $flatten\Frec.$ternary$../design/DivisorClock.sv:14$130.
Removed 2 multiplexer ports.
<suppressed ~60 debug messages>

10.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

10.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2132 ($adffe) from module MainModule (D = $flatten\Multiplicador.$sub$../design/mult_datapath.sv:38$452_Y [7], Q = \Multiplicador.shift [16]).

10.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 71 unused wires.
<suppressed ~7 debug messages>

10.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

10.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

10.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2845: { \Multiplicador.load_add $auto$rtlil.cc:2399:Not$2134 $auto$rtlil.cc:2399:Not$2843 }
  Optimizing cells in module \MainModule.
Performed a total of 1 changes.

10.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.13.16. Rerunning OPT passes. (Maybe there is more to do..)

10.7.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~57 debug messages>

10.7.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.7.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.7.13.20. Executing OPT_DFF pass (perform DFF optimizations).

10.7.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.7.13.23. Finished OPT passes. (There is nothing left to do.)

10.7.14. Executing MEMORY pass.

10.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463'[0] in module `\MainModule': no output FF found.
Checking read port address `$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463'[0] in module `\MainModule': merged address FF to cell.

10.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

10.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory MainModule.$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463
<suppressed ~6 debug messages>

10.9. Executing TECHMAP pass (map to technology primitives).

10.9.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

10.9.2. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

10.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~196 debug messages>

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.10.3. Executing OPT_DFF pass (perform DFF optimizations).

10.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 51 unused cells and 162 unused wires.
<suppressed ~52 debug messages>

10.10.5. Finished fast OPT passes.

10.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463 in module \MainModule:
  created 16 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of MainModule.$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463: $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~4 debug messages>

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][3][2]$3258:
      Old ports: A=7'1100110, B=7'1101101, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244
      New ports: A=2'10, B=2'01, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244 [1:0]
      New connections: $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244 [6:2] = { 3'110 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][3][1]$3255:
      Old ports: A=7'1011011, B=7'1001111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [2] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [1:0] } = 5'10111
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][3][0]$3252:
      Old ports: A=7'0111111, B=7'0000110, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241
      New ports: A=1'1, B=1'0, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0]
      New connections: $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [6:1] = { 1'0 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][3][4]$3264:
      Old ports: A=7'1111111, B=7'1101111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$a$3247
      New ports: A=1'1, B=1'0, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$a$3247 [4]
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$a$3247 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$a$3247 [3:0] } = 6'111111
    Consolidated identical input bits for $mux cell $flatten\Bin_BCD.$procmux$1768:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$2386 [0] $auto$alumacc.cc:501:replace_alu$2377 [0] }, B={ 1'0 $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$2269 [0] $flatten\Bin_BCD.$27\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$2386 [0] $auto$alumacc.cc:501:replace_alu$2377 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$59_Y [2:0], Y=$flatten\Bin_BCD.$27\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$2269 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\Bin_BCD.$procmux$1795:
      Old ports: A={ 2'00 $auto$alumacc.cc:501:replace_alu$2503 [0] $auto$alumacc.cc:501:replace_alu$2494 [0] }, B={ 1'0 $flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41_Y [2:0] }, Y={ $auto$alumacc.cc:501:replace_alu$2386 [0] $flatten\Bin_BCD.$18\bcd[7:4] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$2503 [0] $auto$alumacc.cc:501:replace_alu$2494 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:12$41_Y [2:0], Y=$flatten\Bin_BCD.$18\bcd[7:4] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$2386 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\Multiplicandos.$procmux$1291:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$2170 [3:0] }, B=8'00000000, Y=$flatten\Multiplicandos.$12\num_o[7:0]
      New ports: A=$auto$wreduce.cc:455:run$2170 [3:0], B=4'0000, Y=$flatten\Multiplicandos.$12\num_o[7:0] [3:0]
      New connections: $flatten\Multiplicandos.$12\num_o[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][3][3]$3261:
      Old ports: A=7'1111101, B=7'0000111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [1] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [6:4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [2] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [0] } = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] 2'11 }
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$3246:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$a$3247, B=7'1111111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$a$3238
      New ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][2]$a$3247 [4], B=1'1, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$a$3238 [4]
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$a$3238 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$a$3238 [3:0] } = 6'111111
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$3243:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244, B=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236
      New ports: A={ 2'10 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$a$3244 [1:0] }, B={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][1]$b$3245 [1] 1'1 }, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236 [5:3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236 [1:0] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236 [6] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236 [2] } = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236 [5] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$3240:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241, B=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235
      New ports: A={ 1'0 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0] 1'1 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$a$3241 [0] }, B={ 2'10 $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [2] 1'1 }, Y={ $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235 [6:4] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235 [2] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235 [0] }
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235 [1] } = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$a$3235 [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\Multiplicandos.$procmux$1326:
      Old ports: A=8'00000000, B=$flatten\Multiplicandos.$12\num_o[7:0], Y=$flatten\Multiplicandos.$11\num_o[7:0]
      New ports: A=4'0000, B=$flatten\Multiplicandos.$12\num_o[7:0] [3:0], Y=$flatten\Multiplicandos.$11\num_o[7:0] [3:0]
      New connections: $flatten\Multiplicandos.$11\num_o[7:0] [7:4] = 4'0000
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$3237:
      Old ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$a$3238, B=7'1111111, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$b$3233
      New ports: A=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][1]$a$3238 [4], B=1'1, Y=$memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$b$3233 [4]
      New connections: { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$b$3233 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$b$3233 [3:0] } = 6'111111
    Consolidated identical input bits for $mux cell $flatten\Multiplicandos.$procmux$1487:
      Old ports: A=8'00000000, B=$flatten\Multiplicandos.$11\num_o[7:0], Y=\Multiplicandos.num_o
      New ports: A=4'0000, B=$flatten\Multiplicandos.$11\num_o[7:0] [3:0], Y=\Multiplicandos.num_o [3:0]
      New connections: \Multiplicandos.num_o [7:4] = 4'0000
  Optimizing cells in module \MainModule.
Performed a total of 14 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~14 debug messages>
Removed a total of 4 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~33 debug messages>

10.12.9. Rerunning OPT passes. (Maybe there is more to do..)

10.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~47 debug messages>

10.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
    Consolidated identical input bits for $mux cell $flatten\Bin_BCD.$procmux$1756:
      Old ports: A={ $flatten\Bin_BCD.$27\bcd[11:8] [2:0] $auto$alumacc.cc:501:replace_alu$2368 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67_Y [3:0], Y={ $auto$alumacc.cc:501:replace_alu$2260 [0] $flatten\Bin_BCD.$31\bcd[11:8] [2:0] }
      New ports: A={ 1'0 $auto$alumacc.cc:501:replace_alu$2377 [0] $auto$alumacc.cc:501:replace_alu$2368 [0] }, B=$flatten\Bin_BCD.$add$../design/Conv-BCD.sv:13$67_Y [2:0], Y=$flatten\Bin_BCD.$31\bcd[11:8] [2:0]
      New connections: $auto$alumacc.cc:501:replace_alu$2260 [0] = 1'0
  Optimizing cells in module \MainModule.
Performed a total of 1 changes.

10.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdreg[0] ($dff) from module MainModule (D = $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][2][0]$b$3242 [2], Q = \segmentos [2], rval = 1'1).
Adding SRST signal on $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdreg[0] ($dff) from module MainModule (D = $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][1][0]$b$3236 [1], Q = \segmentos [1], rval = 1'1).
Adding SRST signal on $$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdreg[0] ($dff) from module MainModule (D = { $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$a$3232 [6:5] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$a$3232 [3] $memory$flatten\Segmentos7.$auto$proc_rom.cc:150:do_switch$463$rdmux[0][0][0]$a$3232 [0] }, Q = { \segmentos [6:5] \segmentos [3] \segmentos [0] }, rval = 4'1111).

10.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 2 unused cells and 27 unused wires.
<suppressed ~3 debug messages>

10.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~17 debug messages>

10.12.16. Rerunning OPT passes. (Maybe there is more to do..)

10.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

10.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.20. Executing OPT_DFF pass (perform DFF optimizations).

10.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 1 unused cells and 15 unused wires.
<suppressed ~2 debug messages>

10.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.12.23. Rerunning OPT passes. (Maybe there is more to do..)

10.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \MainModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~48 debug messages>

10.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \MainModule.
Performed a total of 0 changes.

10.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
Removed a total of 0 cells.

10.12.27. Executing OPT_DFF pass (perform DFF optimizations).

10.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..

10.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.

10.12.30. Finished OPT passes. (There is nothing left to do.)

10.13. Executing TECHMAP pass (map to technology primitives).

10.13.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.13.2. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

10.13.3. Continuing TECHMAP pass.
Using template $paramod$c657c1eb9c0f6eda588928844c2cceb60a079ad1\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$1898f562910b1a95b1df10dbe7204af73891130f\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_gw1n_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$79fc7abbb3333dbd5736999d565fd903198fb1eb\_80_gw1n_alu for cells of type $alu.
Using template $paramod$b3c20b05d9b1fc2c940ef2f6c917486aead042e8\_80_gw1n_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$200b9977acfd333433396bc8e744688584077592\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_gw1n_alu for cells of type $alu.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1484 debug messages>

10.14. Executing OPT pass (performing simple optimizations).

10.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~1095 debug messages>

10.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\MainModule'.
<suppressed ~414 debug messages>
Removed a total of 138 cells.

10.14.3. Executing OPT_DFF pass (perform DFF optimizations).

10.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 102 unused cells and 2014 unused wires.
<suppressed ~103 debug messages>

10.14.5. Finished fast OPT passes.

10.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port MainModule.anodos using OBUF.
Mapping port MainModule.clk using IBUF.
Mapping port MainModule.col using OBUF.
Mapping port MainModule.row using IBUF.
Mapping port MainModule.rst using IBUF.
Mapping port MainModule.segmentos using OBUF.

10.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \MainModule..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.18. Executing TECHMAP pass (map to technology primitives).

10.18.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.18.2. Continuing TECHMAP pass.
Using template \$_DFFE_NP0P_ for cells of type $_DFFE_NP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~98 debug messages>

10.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module MainModule.
<suppressed ~8 debug messages>

10.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.21. Executing ABC pass (technology mapping using ABC).

10.21.1. Extracting gate netlist of module `\MainModule' to `<abc-temp-dir>/input.blif'..
Extracted 726 gates and 980 wires to a netlist network with 252 inputs and 182 outputs.

10.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

10.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      273
ABC RESULTS:        internal signals:      546
ABC RESULTS:           input signals:      252
ABC RESULTS:          output signals:      182
Removing temp directory.
Removed 0 unused cells and 1144 unused wires.

10.22. Executing TECHMAP pass (map to technology primitives).

10.22.1. Executing Verilog-2005 frontend: C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\denni\ESCRIT~1\DL\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.22.2. Continuing TECHMAP pass.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$cef9b9f60770bd437227488d02cb5fa249c7fb5d\$lut for cells of type $lut.
Using template $paramod$548a528b748c13051e6beeb3b524f491250fe2c7\$lut for cells of type $lut.
Using template $paramod$65647fa5b928b769b016361977dbac0e71820c56\$lut for cells of type $lut.
Using template $paramod$b2a335c8aeb04dca1f2c9fe838fae62aef9b7313\$lut for cells of type $lut.
Using template $paramod$890aa4bf43da5c1aa2675735a695df30d4242c49\$lut for cells of type $lut.
Using template $paramod$3ddb6b5fd891ce962b48a4f676df08f9907ce51e\$lut for cells of type $lut.
Using template $paramod$e7971887a13e5a5f9afbd748be4f328546ffd47a\$lut for cells of type $lut.
Using template $paramod$e6c52ae3774cbd8351bef720bedd498d3f1980ee\$lut for cells of type $lut.
Using template $paramod$1b372cbc15b79410cf4fdcc168c8c694e66f0db0\$lut for cells of type $lut.
Using template $paramod$a4404e742e43b8bf8bde71df8b64cbe0c6ba02bd\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$2cd9fe6a958425f3e0bd2e16de48a6c48bef365e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$fe532deed8fa171d62b38a89d8e34324d6af7578\$lut for cells of type $lut.
Using template $paramod$d0d9d2191fa65e67d2bbb2da14e29343210c5dc3\$lut for cells of type $lut.
Using template $paramod$05efeda20a334027d28eb157281546a68d031903\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$072264ac08b18c58d91366fc87d7a2a32dcfe64b\$lut for cells of type $lut.
Using template $paramod$2f2f1e963f61d70a89469cd2ff680dfc82c85dfc\$lut for cells of type $lut.
Using template $paramod$30a8f747cba2b9de4fc782cb95c941eddebf2219\$lut for cells of type $lut.
Using template $paramod$316dd2259807358ba507092bc66a1dd44f16a937\$lut for cells of type $lut.
Using template $paramod$c449d0026151fe9745692319c39173c04e314d5a\$lut for cells of type $lut.
Using template $paramod$436da1ed4df9e383f770e19f097123d7f09097ba\$lut for cells of type $lut.
Using template $paramod$df0e01b69498569aea4ae5dc9ce3ee9b57026865\$lut for cells of type $lut.
Using template $paramod$89ad8e405130ef2164cb20ef208b5730649c6360\$lut for cells of type $lut.
Using template $paramod$54051743e7ad19555c019c649033245e3c5bd4c1\$lut for cells of type $lut.
Using template $paramod$780bc12ca66e4958b20832b73eda9e9daf0119cf\$lut for cells of type $lut.
Using template $paramod$cb96e8fd4febd392253b01b881bb01d14652ecf0\$lut for cells of type $lut.
Using template $paramod$14bcc1ee5561636d3bcf2bd33fc7a94e401420a9\$lut for cells of type $lut.
Using template $paramod$896a75ec71ac8fe44c58ae77d75aaa3c413b4acd\$lut for cells of type $lut.
Using template $paramod$5d57b6c421f360a8efdbef1338493ad39cdd9a11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$e6a4aac14b366f7770f6afc50867b3b8176ebb96\$lut for cells of type $lut.
Using template $paramod$87ea81fb209b403c666824629c126e5fc81a1acd\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$126a0d2392c585059570b54a8e128caca8a62725\$lut for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$92180df0c45e1640317b55950ed3bee5689db566\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$45bdda1403da31e5e4995d1ca9754255f823581e\$lut for cells of type $lut.
Using template $paramod$4415ad8ba714160aa7da3d445a5b458a6b3bf7d6\$lut for cells of type $lut.
Using template $paramod$fbc447d63a0369cac9f71e5181712c3cc631d9e3\$lut for cells of type $lut.
Using template $paramod$4cf29cdc9e97336e44754cee146dd64c4fc0cddc\$lut for cells of type $lut.
Using template $paramod$66cd289664d55f7a503ee93aa59c6910fdb2f821\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$b4e458a3e549c59c44f69f14749913462f873fbc\$lut for cells of type $lut.
Using template $paramod$09f6e6357628d0206a8a4c6721aa1a8b0c4eb080\$lut for cells of type $lut.
Using template $paramod$d6f40c3794c90b2092d37d01cdc7d71ce40453a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$e0f969446d95d6f14b73c1212a6dc3e24598e5f5\$lut for cells of type $lut.
Using template $paramod$baa9bd463aa45ac478516c9422dd1eeb7a7ea985\$lut for cells of type $lut.
Using template $paramod$c01a6922dc6c5f520a0a5b6a063803aee2289dd2\$lut for cells of type $lut.
Using template $paramod$54c6f8b3a5b82b76f2da3617e0d057fefb096b49\$lut for cells of type $lut.
Using template $paramod$27e055a7872816fe163e4d34b0c5cc10c654c47d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$8c2c1e59c8876a3c2b20cc33cb8585da498e9286\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$0fb20edab072b1f5ea1047c6c77b91c66b8a367e\$lut for cells of type $lut.
Using template $paramod$f7a0bb1974c16bd3189a1b7eed818ae621ada6d8\$lut for cells of type $lut.
Using template $paramod$f795e832a275d5dbfc1cb20d462f5c213ef3a66f\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$ba4daaf37ee1b50804d2d5231f11c4d25c39bc4a\$lut for cells of type $lut.
Using template $paramod$6240a0bbc4ec6ae8c18bc0d076498f3fc7c41a21\$lut for cells of type $lut.
Using template $paramod$93b5f6e7db8efb1537b79dfc1f663f0f74aa48c7\$lut for cells of type $lut.
Using template $paramod$fc2b5519b242fc4878a114aaab3e1ba68f7448bc\$lut for cells of type $lut.
Using template $paramod$9867346ec1454fd82f72c1b215880e2b0b459190\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$d062e4f0d96c4f2eeba04fe7c109e2a936524446\$lut for cells of type $lut.
Using template $paramod$8fe1172215970c5cfaa06557ac89463d76ef7f31\$lut for cells of type $lut.
Using template $paramod$dfd57607b12cbcfa0282cd45553eece614a60bf8\$lut for cells of type $lut.
Using template $paramod$e9665c5efadaba6f958762b7b0914e6e34ad07f9\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$6bbd7bd519bdf810bc739079888abc149eff6551\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$4a51920a2887f4947223183cbf7e992517cd463a\$lut for cells of type $lut.
Using template $paramod$62a13cf862c5a41622ac53b969d09acfb3da2813\$lut for cells of type $lut.
Using template $paramod$6a1e3d64de0a1c4cfd5af160f16d2e238098ed59\$lut for cells of type $lut.
Using template $paramod$ae9c39f181d371c0d68375d124266e333f94559e\$lut for cells of type $lut.
Using template $paramod$3459c1eb83cb3528734e95e5cf48674d95b83e09\$lut for cells of type $lut.
Using template $paramod$b6f9cb1c9fddc015cfe3e4eaf30744db84517e06\$lut for cells of type $lut.
Using template $paramod$eff9795925ec591ce914a59d20427bf5ca6c4bfa\$lut for cells of type $lut.
Using template $paramod$3bc160ce48b4fc221f0dca6cbade890130dede25\$lut for cells of type $lut.
Using template $paramod$e8cce0c841777a1694093901225263e231d721df\$lut for cells of type $lut.
Using template $paramod$de78dfab5faeb3b19c8c4475b9473a96175ad8b4\$lut for cells of type $lut.
Using template $paramod$6b866d7dd68398b38813873e4274c39b671c1e72\$lut for cells of type $lut.
Using template $paramod$7a6e467e48c8857166c62b3c3b2fef2da43d34cb\$lut for cells of type $lut.
Using template $paramod$977c5ee8c31ad4c143d364a7ceb895d42ff5a8a6\$lut for cells of type $lut.
Using template $paramod$609e5885ea60a39b5435e9a0b9279380a4141328\$lut for cells of type $lut.
Using template $paramod$8ac2ac990707283e11e9211166f4ce3292fdc641\$lut for cells of type $lut.
Using template $paramod$3249f01416e2a7faaa45f0ddd193f028d587eab7\$lut for cells of type $lut.
Using template $paramod$2d500daf33f796466fc9f76f0c2fe8e20df5aac5\$lut for cells of type $lut.
Using template $paramod$551bbfda4067dfbcd47039a11f4f34f97ee41406\$lut for cells of type $lut.
Using template $paramod$ad18725890a69c754dcb5f40913d0326fa50d7cd\$lut for cells of type $lut.
Using template $paramod$195eaf0ab5191949dbb0f5f7c63fdd30a96bb400\$lut for cells of type $lut.
Using template $paramod$bd37f918ad560b8c87afe4a2c5ddf52f5f464cb0\$lut for cells of type $lut.
Using template $paramod$7486ffe51b25e3bb79f13b605cf9877f51fe269c\$lut for cells of type $lut.
Using template $paramod$87112c7d511269df645aa80f0e41752d7498bc47\$lut for cells of type $lut.
Using template $paramod$dd36dd92a9754daf319b2823a15176320acc5f91\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$ecc8f136f6aed415e047a0ef706f98ca5d1ce334\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$d25727babb2a012b39f3dbe41638b3490e1013c8\$lut for cells of type $lut.
Using template $paramod$3594ac645613e1c6b5a489dee9c8ca317760cde9\$lut for cells of type $lut.
Using template $paramod$c561bbf987f656c39f7bea78e8422d357cc29b2b\$lut for cells of type $lut.
Using template $paramod$75eda58f62284d9b1f70c43ea12a946492d039b2\$lut for cells of type $lut.
Using template $paramod$d624e388f055d8e895781c5abb710c30aa24cd6e\$lut for cells of type $lut.
Using template $paramod$185f464b7b5e69bac15d3465024b26bb431a570a\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$d7c6131663aeb4a1a1720dc8508694169bc0fe4a\$lut for cells of type $lut.
Using template $paramod$d536a8c142ae983cb20af10cfebaf51a1b83165b\$lut for cells of type $lut.
Using template $paramod$ff3b04fc04a5df84a70499147f6a962e56652ac9\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$7c3d4af6dd20a6d54d98d6cd39426f3561a97c91\$lut for cells of type $lut.
Using template $paramod$8383d291062d61b17e5bd2f15faa3abd209eebbb\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$a95aeb58822b83840ad0d33221e28b316b409b83\$lut for cells of type $lut.
Using template $paramod$6f32b880c9dd6d42706c7b27b53f93933f1b0c8e\$lut for cells of type $lut.
Using template $paramod$ff069cdf0b0cbcddc2b9e629b404843f9b375153\$lut for cells of type $lut.
Using template $paramod$62b10256145614519a107613336c12ff4a78856c\$lut for cells of type $lut.
Using template $paramod$d2512ebe6663c31cb470ffd68fddd80f54bf203a\$lut for cells of type $lut.
Using template $paramod$6a93b353e04c0915979ea2df2408d7cc55f0537b\$lut for cells of type $lut.
Using template $paramod$9f00ab1aedcdee1b64016e81b7771c7ca483d585\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$489b8c36d1195b79c48c8cc1164a5639fa8e9bbb\$lut for cells of type $lut.
Using template $paramod$34e531dc93cdec6b88bf30bc052a85f014ce6b53\$lut for cells of type $lut.
Using template $paramod$ada43dda3e74741ef0deaeadd061966d964067b7\$lut for cells of type $lut.
Using template $paramod$ea14b6ce0ef2ed22570ae88ec4fb3b3d536ef4a5\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$95109a62fea23d1738324748c3fbb67f85edd1de\$lut for cells of type $lut.
Using template $paramod$1b019fb2691c89746677f175fc508aec5b1beaab\$lut for cells of type $lut.
Using template $paramod$7a304f4cc33557f2483dc5919be108a1249ae1f1\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$b19846ef51b9964dadba1ada32fb04c74dad7903\$lut for cells of type $lut.
Using template $paramod$7457fd683cd80ccef04477f68b670c0896db3f8e\$lut for cells of type $lut.
Using template $paramod$a6486c959d4248a95ea4a68b28e721d2c1eb7c23\$lut for cells of type $lut.
Using template $paramod$c0bf24b778487013bd8e0c2cb789cf7dc6626706\$lut for cells of type $lut.
Using template $paramod$5d6216ad32792decbe84d5581d8d9d0dc6097461\$lut for cells of type $lut.
Using template $paramod$409c4097513d24698dea0a41adaef88fb5763b1b\$lut for cells of type $lut.
Using template $paramod$c35f1a48371d24f258e7f9d0539656fd2e06b622\$lut for cells of type $lut.
Using template $paramod$933a0a89718835bbc269438ba9d0821ad4106e2b\$lut for cells of type $lut.
Using template $paramod$c45576938a9b58d891a9ccf0c10041ea33e86e1d\$lut for cells of type $lut.
Using template $paramod$a964f8ed466638f11766930007624f9261481a37\$lut for cells of type $lut.
Using template $paramod$6ac63e260ac9358393ce55a25a74c7e990c673c3\$lut for cells of type $lut.
Using template $paramod$33b8c09e62faceb5a5bfa3a5a0eb8d71391e0ebe\$lut for cells of type $lut.
Using template $paramod$fd65618cfe724b012d4cd9dc0432493a46328fd0\$lut for cells of type $lut.
Using template $paramod$66a6dcc10725e4ac1083ccf27e0d8f49e2c645ce\$lut for cells of type $lut.
Using template $paramod$41830bd53c6ed5b0cde14be5b7e6874ea2d99b98\$lut for cells of type $lut.
Using template $paramod$f6e38361e06f879961f5a6215fa3730a4bf62c2c\$lut for cells of type $lut.
Using template $paramod$293844410263aba65a1bd6585913bafbb05212f4\$lut for cells of type $lut.
Using template $paramod$556105b1004b4b644d4b015d87f80f6e78049f18\$lut for cells of type $lut.
Using template $paramod$87f463b6a2b969f61ba41a329d99b50cca2c32c6\$lut for cells of type $lut.
Using template $paramod$e894218c812d611fb11e02373e450bd0d86d2e01\$lut for cells of type $lut.
Using template $paramod$b51db9de0af7a19650e121288d70e2f90476dcac\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$dd005dbbf9677582c84cd53ff4b2fa3f2e4e090c\$lut for cells of type $lut.
Using template $paramod$fece39435bc7bc52a4729f3997cd5ba9c4a0dabb\$lut for cells of type $lut.
Using template $paramod$76a8ef4801e4adce8b30f917406a4936e15b0782\$lut for cells of type $lut.
Using template $paramod$c9a6e0b6d014125350c508ac59e8520e6c27ccf1\$lut for cells of type $lut.
Using template $paramod$9a72434367750a64c9520e7103d707a40253f257\$lut for cells of type $lut.
Using template $paramod$4ed3c50ccac785d0eeafe6d358cb147c6aa06ffe\$lut for cells of type $lut.
Using template $paramod$0b72ed9354606aa696f8aeb31940da5721b1eab7\$lut for cells of type $lut.
Using template $paramod$a1fb261c4791e5f2263e51595a298951c27d694e\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$882cbe7d6315d9010455da05d483de0d678a30e0\$lut for cells of type $lut.
Using template $paramod$7deb0b6654fd79b22afd8f76adc5d17cc4bbc502\$lut for cells of type $lut.
Using template $paramod$82ff6a29af9c62178ae37f321e6f59ae905f1f2c\$lut for cells of type $lut.
Using template $paramod$ea7517a6dd2493e4ff477ae5bb0dac05e97540a7\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$9d7b7b647bdfb84c8d2e249b3daf583559e1695e\$lut for cells of type $lut.
Using template $paramod$dfab7ec4fa3269e5b84c22db32f57fdfa6361ce0\$lut for cells of type $lut.
Using template $paramod$881eed760b45f809ec24810434189e4731562d58\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$d5704f4493d38b8f4e498edb8e1fdbc20dfc8125\$lut for cells of type $lut.
Using template $paramod$877e183d8b33024c4b982153564a222948bd8e93\$lut for cells of type $lut.
Using template $paramod$91155ba6fe8dd64ab08026ed7c7af7fd09871b70\$lut for cells of type $lut.
Using template $paramod$693b2706ca522f5849d7240532881f8f08ca2f8d\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$71d6d3d7653dd35f0f0d8d3740edf95dfe9e8e8e\$lut for cells of type $lut.
Using template $paramod$0b85318774852620c0ec5114584faa89f1276fcf\$lut for cells of type $lut.
Using template $paramod$8b2122b6432b98b11bd6aa038af92699addad7f2\$lut for cells of type $lut.
Using template $paramod$ec1130a2634ac21da3b7c72622755a8ec3ce6bd4\$lut for cells of type $lut.
Using template $paramod$ef7f1e65df746b0baa248bc34b422614333608b7\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$444b7b7c35e4af2d15a9bd1fd16584ea74a290cc\$lut for cells of type $lut.
Using template $paramod$a60af7037061c1907b254cb4a9d0ea9780a5770f\$lut for cells of type $lut.
Using template $paramod$276082fc154c041363616334fabfb35863499558\$lut for cells of type $lut.
Using template $paramod$9c83190cb7e48bb3a6ae53b261370c80c7b95001\$lut for cells of type $lut.
Using template $paramod$dadff75c617cf87bb5b8cfe47ca6c69fb6925370\$lut for cells of type $lut.
Using template $paramod$56641f235d6d6a5ce81e97a057c5205b001dbfcb\$lut for cells of type $lut.
Using template $paramod$f6aa725215a1450c05e9668c72bfbe2e6267dfc7\$lut for cells of type $lut.
Using template $paramod$0ab0332f37dd6d56ac18c9416b58b77561ef3e27\$lut for cells of type $lut.
Using template $paramod$0ddae235558469db4501b7c7d8454c21c81e275d\$lut for cells of type $lut.
Using template $paramod$c53232beda7fef56b39ae80d6ee86dcca58b5c4e\$lut for cells of type $lut.
Using template $paramod$2bb217f690913fd1998e1dd880c0eb89e6e297e6\$lut for cells of type $lut.
Using template $paramod$d6081c171ace6a826c41f92b242c99752477caa3\$lut for cells of type $lut.
Using template $paramod$ef8eaae9a26525d2b96ce6148e511b7a9ae09e99\$lut for cells of type $lut.
Using template $paramod$0648a9971338eb5e0ed691e2a77f7ac35ca33a48\$lut for cells of type $lut.
Using template $paramod$556b09ba407690ff0e77600ca6a9ea128d7226f2\$lut for cells of type $lut.
Using template $paramod$09a001b35ae5c43dbf4f7bff57e62a336258d0e0\$lut for cells of type $lut.
Using template $paramod$7d747fdc6cc67d89e68f008e3c4dc736e21dd2b9\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$01f6e836b70c0df99a24bbb2f2fd201f96dac8e1\$lut for cells of type $lut.
Using template $paramod$63ee312084de28cf6d80157600fb7679de0b774c\$lut for cells of type $lut.
Using template $paramod$d8ce67cd4489b02c4ed7256c47f4a3db429cd3eb\$lut for cells of type $lut.
Using template $paramod$4ffc9c1b861b4422389f7152c45020a8aff79770\$lut for cells of type $lut.
Using template $paramod$cb9389d3bcc7824cbc8eb11c8ac4986b2acbae18\$lut for cells of type $lut.
Using template $paramod$a0cf25a462775f827a095ab1cfae41bffe2a7b04\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4598 debug messages>

10.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in MainModule.
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6607.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6493.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6428.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6434.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6537.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6628.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6638.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6419.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6415.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6632.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6431.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6480.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6472.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6477.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6459.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6500.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6476.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6631.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6573.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6481.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6592.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6608.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6612.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6498.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6666.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$6412$auto$blifparse.cc:525:parse_blif$6430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)

10.24. Executing SETUNDEF pass (replace undef values with defined constants).

10.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 2782 unused wires.

10.26. Executing AUTONAME pass.
Renamed 108106 objects in module MainModule (216 iterations).
<suppressed ~3248 debug messages>

10.27. Executing HIERARCHY pass (managing design hierarchy).

10.27.1. Analyzing design hierarchy..
Top module:  \MainModule

10.27.2. Analyzing design hierarchy..
Top module:  \MainModule
Removed 0 unused modules.

10.28. Printing statistics.

=== MainModule ===

   Number of wires:               1518
   Number of wire bits:           3130
   Number of public wires:        1518
   Number of public wire bits:    3130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1792
     ALU                           329
     DFF                            17
     DFFN                            7
     DFFNCE                         17
     DFFR                           28
     DFFS                            6
     GND                             1
     IBUF                            6
     LUT1                          476
     LUT2                           79
     LUT3                           81
     LUT4                          182
     MUX2_LUT5                     341
     MUX2_LUT6                     157
     MUX2_LUT7                      40
     MUX2_LUT8                       8
     OBUF                           16
     VCC                             1

10.29. Executing CHECK pass (checking for obvious problems).
Checking module MainModule...
Found and reported 0 problems.

10.30. Executing JSON backend.

End of script. Logfile hash: 1c34f0918b
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 26x opt_expr (0 sec), 1% 24x opt_clean (0 sec), ...
