module top (input logic clk, reset,
				output logic [31:0] WriteData, DataAdr, //Testebench libro
				output logic MemWrite,
				output [7:0] VGA_R,VGA_G,VGA_B,
				output VGA_Clock, 
				output VGA_SYNC_N, VGA_BLANK_N, VGA_HS, VGA_VS);
	
	logic [31:0] PC, Instr, ReadData;
	logic enableMemory, enablePointer, enableDog, enableDuck;
	logic [31:0] pointerPosX,pointerPosY, dogPosX,dogPosY, duckPosX,duckPosY;
	//logic [31:0] WriteData, DataAdr;
	//logic MemWrite,clokMotion;
	
	
	ARMStruct arm(clk, reset, Instr, ReadData, PC, DataAdr, WriteData, MemWrite);
	
	instructionMem imem(PC, clk, Instr);
	
	addressingDecoder addrDeco(DataAdr,enableMemory, enablePointer, enableDog, enableDuck);
	
	dataMem deme(DataAdr, WriteData, enableMemory, MemWrite, clk, ReadData);

endmodule