# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab2project_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ramanarv/Desktop/EE271/lab1a {C:/Users/ramanarv/Desktop/EE271/lab1a/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:40 on Oct 11,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ramanarv/Desktop/EE271/lab1a" C:/Users/ramanarv/Desktop/EE271/lab1a/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 18:09:40 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ramanarv/Desktop/EE271/lab1a {C:/Users/ramanarv/Desktop/EE271/lab1a/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:40 on Oct 11,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ramanarv/Desktop/EE271/lab1a" C:/Users/ramanarv/Desktop/EE271/lab1a/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 18:09:40 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
