#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 29 15:54:38 2022
# Process ID: 11404
# Current directory: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7036 E:\WorkSpace\FPGA_Workspace\Mic_Array\GCC_TDOA\GCC_TDOA.xpr
# Log file: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/vivado.log
# Journal file: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/GCC_TDOA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
write_hw_platform -fixed -force  -include_bit -file E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/WorkSpace/FPGA_Workspace/Mic_Array/GCC_TDOA/pl_top.xsa
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 29 16:01:45 2022...
