/*****************************************************************************
 *
 * Copyright (C) 2020 Atmel Corporation, a wholly owned subsidiary of Microchip Technology Inc.
 * All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 *
 * Modified 2020 by Matti Eiden
 * Changes: Modified to JS parseable format
 ****************************************************************************/

const literals = [
  ['AC_ENABLE_bm', '0x01', 'Enable bit mask.'],
  ['AC_ENABLE_bp', '0', 'Enable bit position.'],
  ['AC_HYSMODE_gm', '0x06', 'Hysteresis Mode group mask.'],
  ['AC_HYSMODE_gp', '1', 'Hysteresis Mode group position.'],
  ['AC_HYSMODE0_bm', '(1<<1)', 'Hysteresis Mode bit 0 mask.'],
  ['AC_HYSMODE0_bp', '1', 'Hysteresis Mode bit 0 position.'],
  ['AC_HYSMODE1_bm', '(1<<2)', 'Hysteresis Mode bit 1 mask.'],
  ['AC_HYSMODE1_bp', '2', 'Hysteresis Mode bit 1 position.'],
  ['AC_LPMODE_bm', '0x08', 'Low Power Mode bit mask.'],
  ['AC_LPMODE_bp', '3', 'Low Power Mode bit position.'],
  ['AC_INTMODE_gm', '0x30', 'Interrupt Mode group mask.'],
  ['AC_INTMODE_gp', '4', 'Interrupt Mode group position.'],
  ['AC_INTMODE0_bm', '(1<<4)', 'Interrupt Mode bit 0 mask.'],
  ['AC_INTMODE0_bp', '4', 'Interrupt Mode bit 0 position.'],
  ['AC_INTMODE1_bm', '(1<<5)', 'Interrupt Mode bit 1 mask.'],
  ['AC_INTMODE1_bp', '5', 'Interrupt Mode bit 1 position.'],
  ['AC_OUTEN_bm', '0x40', 'Output Buffer Enable bit mask.'],
  ['AC_OUTEN_bp', '6', 'Output Buffer Enable bit position.'],
  ['AC_RUNSTDBY_bm', '0x80', 'Run in Standby Mode bit mask.'],
  ['AC_RUNSTDBY_bp', '7', 'Run in Standby Mode bit position.'],
  ['AC_MUXNEG_gm', '0x03', 'Negative Input MUX Selection group mask.'],
  ['AC_MUXNEG_gp', '0', 'Negative Input MUX Selection group position.'],
  ['AC_MUXNEG0_bm', '(1<<0)', 'Negative Input MUX Selection bit 0 mask.'],
  ['AC_MUXNEG0_bp', '0', 'Negative Input MUX Selection bit 0 position.'],
  ['AC_MUXNEG1_bm', '(1<<1)', 'Negative Input MUX Selection bit 1 mask.'],
  ['AC_MUXNEG1_bp', '1', 'Negative Input MUX Selection bit 1 position.'],
  ['AC_MUXPOS_bm', '0x08', 'Positive Input MUX Selection bit mask.'],
  ['AC_MUXPOS_bp', '3', 'Positive Input MUX Selection bit position.'],
  ['AC_INVERT_bm', '0x80', 'Invert AC Output bit mask.'],
  ['AC_INVERT_bp', '7', 'Invert AC Output bit position.'],
  ['AC_CMP_bm', '0x01', 'Analog Comparator 0 Interrupt Enable bit mask.'],
  ['AC_CMP_bp', '0', 'Analog Comparator 0 Interrupt Enable bit position.'],
  ['AC_STATE_bm', '0x10', 'Analog Comparator State bit mask.'],
  ['AC_STATE_bp', '4', 'Analog Comparator State bit position.'],
  ['ADC_ENABLE_bm', '0x01', 'ADC Enable bit mask.'],
  ['ADC_ENABLE_bp', '0', 'ADC Enable bit position.'],
  ['ADC_FREERUN_bm', '0x02', 'ADC Freerun mode bit mask.'],
  ['ADC_FREERUN_bp', '1', 'ADC Freerun mode bit position.'],
  ['ADC_RESSEL_bm', '0x04', 'ADC Resolution bit mask.'],
  ['ADC_RESSEL_bp', '2', 'ADC Resolution bit position.'],
  ['ADC_RUNSTBY_bm', '0x80', 'Run standby mode bit mask.'],
  ['ADC_RUNSTBY_bp', '7', 'Run standby mode bit position.'],
  ['ADC_SAMPNUM_gm', '0x07', 'Accumulation Samples group mask.'],
  ['ADC_SAMPNUM_gp', '0', 'Accumulation Samples group position.'],
  ['ADC_SAMPNUM0_bm', '(1<<0)', 'Accumulation Samples bit 0 mask.'],
  ['ADC_SAMPNUM0_bp', '0', 'Accumulation Samples bit 0 position.'],
  ['ADC_SAMPNUM1_bm', '(1<<1)', 'Accumulation Samples bit 1 mask.'],
  ['ADC_SAMPNUM1_bp', '1', 'Accumulation Samples bit 1 position.'],
  ['ADC_SAMPNUM2_bm', '(1<<2)', 'Accumulation Samples bit 2 mask.'],
  ['ADC_SAMPNUM2_bp', '2', 'Accumulation Samples bit 2 position.'],
  ['ADC_PRESC_gm', '0x07', 'Clock Pre-scaler group mask.'],
  ['ADC_PRESC_gp', '0', 'Clock Pre-scaler group position.'],
  ['ADC_PRESC0_bm', '(1<<0)', 'Clock Pre-scaler bit 0 mask.'],
  ['ADC_PRESC0_bp', '0', 'Clock Pre-scaler bit 0 position.'],
  ['ADC_PRESC1_bm', '(1<<1)', 'Clock Pre-scaler bit 1 mask.'],
  ['ADC_PRESC1_bp', '1', 'Clock Pre-scaler bit 1 position.'],
  ['ADC_PRESC2_bm', '(1<<2)', 'Clock Pre-scaler bit 2 mask.'],
  ['ADC_PRESC2_bp', '2', 'Clock Pre-scaler bit 2 position.'],
  ['ADC_REFSEL_gm', '0x30', 'Reference Selection group mask.'],
  ['ADC_REFSEL_gp', '4', 'Reference Selection group position.'],
  ['ADC_REFSEL0_bm', '(1<<4)', 'Reference Selection bit 0 mask.'],
  ['ADC_REFSEL0_bp', '4', 'Reference Selection bit 0 position.'],
  ['ADC_REFSEL1_bm', '(1<<5)', 'Reference Selection bit 1 mask.'],
  ['ADC_REFSEL1_bp', '5', 'Reference Selection bit 1 position.'],
  ['ADC_SAMPCAP_bm', '0x40', 'Sample Capacitance Selection bit mask.'],
  ['ADC_SAMPCAP_bp', '6', 'Sample Capacitance Selection bit position.'],
  ['ADC_SAMPDLY_gm', '0x0F', 'Sampling Delay Selection group mask.'],
  ['ADC_SAMPDLY_gp', '0', 'Sampling Delay Selection group position.'],
  ['ADC_SAMPDLY0_bm', '(1<<0)', 'Sampling Delay Selection bit 0 mask.'],
  ['ADC_SAMPDLY0_bp', '0', 'Sampling Delay Selection bit 0 position.'],
  ['ADC_SAMPDLY1_bm', '(1<<1)', 'Sampling Delay Selection bit 1 mask.'],
  ['ADC_SAMPDLY1_bp', '1', 'Sampling Delay Selection bit 1 position.'],
  ['ADC_SAMPDLY2_bm', '(1<<2)', 'Sampling Delay Selection bit 2 mask.'],
  ['ADC_SAMPDLY2_bp', '2', 'Sampling Delay Selection bit 2 position.'],
  ['ADC_SAMPDLY3_bm', '(1<<3)', 'Sampling Delay Selection bit 3 mask.'],
  ['ADC_SAMPDLY3_bp', '3', 'Sampling Delay Selection bit 3 position.'],
  ['ADC_ASDV_bm', '0x10', 'Automatic Sampling Delay Variation bit mask.'],
  ['ADC_ASDV_bp', '4', 'Automatic Sampling Delay Variation bit position.'],
  ['ADC_INITDLY_gm', '0xE0', 'Initial Delay Selection group mask.'],
  ['ADC_INITDLY_gp', '5', 'Initial Delay Selection group position.'],
  ['ADC_INITDLY0_bm', '(1<<5)', 'Initial Delay Selection bit 0 mask.'],
  ['ADC_INITDLY0_bp', '5', 'Initial Delay Selection bit 0 position.'],
  ['ADC_INITDLY1_bm', '(1<<6)', 'Initial Delay Selection bit 1 mask.'],
  ['ADC_INITDLY1_bp', '6', 'Initial Delay Selection bit 1 position.'],
  ['ADC_INITDLY2_bm', '(1<<7)', 'Initial Delay Selection bit 2 mask.'],
  ['ADC_INITDLY2_bp', '7', 'Initial Delay Selection bit 2 position.'],
  ['ADC_WINCM_gm', '0x07', 'Window Comparator Mode group mask.'],
  ['ADC_WINCM_gp', '0', 'Window Comparator Mode group position.'],
  ['ADC_WINCM0_bm', '(1<<0)', 'Window Comparator Mode bit 0 mask.'],
  ['ADC_WINCM0_bp', '0', 'Window Comparator Mode bit 0 position.'],
  ['ADC_WINCM1_bm', '(1<<1)', 'Window Comparator Mode bit 1 mask.'],
  ['ADC_WINCM1_bp', '1', 'Window Comparator Mode bit 1 position.'],
  ['ADC_WINCM2_bm', '(1<<2)', 'Window Comparator Mode bit 2 mask.'],
  ['ADC_WINCM2_bp', '2', 'Window Comparator Mode bit 2 position.'],
  ['ADC_SAMPLEN_gm', '0x1F', 'Sample lenght group mask.'],
  ['ADC_SAMPLEN_gp', '0', 'Sample lenght group position.'],
  ['ADC_SAMPLEN0_bm', '(1<<0)', 'Sample lenght bit 0 mask.'],
  ['ADC_SAMPLEN0_bp', '0', 'Sample lenght bit 0 position.'],
  ['ADC_SAMPLEN1_bm', '(1<<1)', 'Sample lenght bit 1 mask.'],
  ['ADC_SAMPLEN1_bp', '1', 'Sample lenght bit 1 position.'],
  ['ADC_SAMPLEN2_bm', '(1<<2)', 'Sample lenght bit 2 mask.'],
  ['ADC_SAMPLEN2_bp', '2', 'Sample lenght bit 2 position.'],
  ['ADC_SAMPLEN3_bm', '(1<<3)', 'Sample lenght bit 3 mask.'],
  ['ADC_SAMPLEN3_bp', '3', 'Sample lenght bit 3 position.'],
  ['ADC_SAMPLEN4_bm', '(1<<4)', 'Sample lenght bit 4 mask.'],
  ['ADC_SAMPLEN4_bp', '4', 'Sample lenght bit 4 position.'],
  ['ADC_MUXPOS_gm', '0x1F', 'Analog Channel Selection Bits group mask.'],
  ['ADC_MUXPOS_gp', '0', 'Analog Channel Selection Bits group position.'],
  ['ADC_MUXPOS0_bm', '(1<<0)', 'Analog Channel Selection Bits bit 0 mask.'],
  ['ADC_MUXPOS0_bp', '0', 'Analog Channel Selection Bits bit 0 position.'],
  ['ADC_MUXPOS1_bm', '(1<<1)', 'Analog Channel Selection Bits bit 1 mask.'],
  ['ADC_MUXPOS1_bp', '1', 'Analog Channel Selection Bits bit 1 position.'],
  ['ADC_MUXPOS2_bm', '(1<<2)', 'Analog Channel Selection Bits bit 2 mask.'],
  ['ADC_MUXPOS2_bp', '2', 'Analog Channel Selection Bits bit 2 position.'],
  ['ADC_MUXPOS3_bm', '(1<<3)', 'Analog Channel Selection Bits bit 3 mask.'],
  ['ADC_MUXPOS3_bp', '3', 'Analog Channel Selection Bits bit 3 position.'],
  ['ADC_MUXPOS4_bm', '(1<<4)', 'Analog Channel Selection Bits bit 4 mask.'],
  ['ADC_MUXPOS4_bp', '4', 'Analog Channel Selection Bits bit 4 position.'],
  ['ADC_STCONV_bm', '0x01', 'Start Conversion Operation bit mask.'],
  ['ADC_STCONV_bp', '0', 'Start Conversion Operation bit position.'],
  ['ADC_STARTEI_bm', '0x01', 'Start Event Input Enable bit mask.'],
  ['ADC_STARTEI_bp', '0', 'Start Event Input Enable bit position.'],
  ['ADC_RESRDY_bm', '0x01', 'Result Ready Interrupt Enable bit mask.'],
  ['ADC_RESRDY_bp', '0', 'Result Ready Interrupt Enable bit position.'],
  ['ADC_WCMP_bm', '0x02', 'Window Comparator Interrupt Enable bit mask.'],
  ['ADC_WCMP_bp', '1', 'Window Comparator Interrupt Enable bit position.'],
  ['ADC_DBGRUN_bm', '0x01', 'Debug run bit mask.'],
  ['ADC_DBGRUN_bp', '0', 'Debug run bit position.'],
  ['ADC_TEMP_gm', '0xFF', 'Temporary group mask.'],
  ['ADC_TEMP_gp', '0', 'Temporary group position.'],
  ['ADC_TEMP0_bm', '(1<<0)', 'Temporary bit 0 mask.'],
  ['ADC_TEMP0_bp', '0', 'Temporary bit 0 position.'],
  ['ADC_TEMP1_bm', '(1<<1)', 'Temporary bit 1 mask.'],
  ['ADC_TEMP1_bp', '1', 'Temporary bit 1 position.'],
  ['ADC_TEMP2_bm', '(1<<2)', 'Temporary bit 2 mask.'],
  ['ADC_TEMP2_bp', '2', 'Temporary bit 2 position.'],
  ['ADC_TEMP3_bm', '(1<<3)', 'Temporary bit 3 mask.'],
  ['ADC_TEMP3_bp', '3', 'Temporary bit 3 position.'],
  ['ADC_TEMP4_bm', '(1<<4)', 'Temporary bit 4 mask.'],
  ['ADC_TEMP4_bp', '4', 'Temporary bit 4 position.'],
  ['ADC_TEMP5_bm', '(1<<5)', 'Temporary bit 5 mask.'],
  ['ADC_TEMP5_bp', '5', 'Temporary bit 5 position.'],
  ['ADC_TEMP6_bm', '(1<<6)', 'Temporary bit 6 mask.'],
  ['ADC_TEMP6_bp', '6', 'Temporary bit 6 position.'],
  ['ADC_TEMP7_bm', '(1<<7)', 'Temporary bit 7 mask.'],
  ['ADC_TEMP7_bp', '7', 'Temporary bit 7 position.'],
  ['ADC_DUTYCYC_bm', '0x01', 'Duty Cycle bit mask.'],
  ['ADC_DUTYCYC_bp', '0', 'Duty Cycle bit position.'],
  ['BOD_SLEEP_gm', '0x03', 'Operation in sleep mode group mask.'],
  ['BOD_SLEEP_gp', '0', 'Operation in sleep mode group position.'],
  ['BOD_SLEEP0_bm', '(1<<0)', 'Operation in sleep mode bit 0 mask.'],
  ['BOD_SLEEP0_bp', '0', 'Operation in sleep mode bit 0 position.'],
  ['BOD_SLEEP1_bm', '(1<<1)', 'Operation in sleep mode bit 1 mask.'],
  ['BOD_SLEEP1_bp', '1', 'Operation in sleep mode bit 1 position.'],
  ['BOD_ACTIVE_gm', '0x0C', 'Operation in active mode group mask.'],
  ['BOD_ACTIVE_gp', '2', 'Operation in active mode group position.'],
  ['BOD_ACTIVE0_bm', '(1<<2)', 'Operation in active mode bit 0 mask.'],
  ['BOD_ACTIVE0_bp', '2', 'Operation in active mode bit 0 position.'],
  ['BOD_ACTIVE1_bm', '(1<<3)', 'Operation in active mode bit 1 mask.'],
  ['BOD_ACTIVE1_bp', '3', 'Operation in active mode bit 1 position.'],
  ['BOD_SAMPFREQ_bm', '0x10', 'Sample frequency bit mask.'],
  ['BOD_SAMPFREQ_bp', '4', 'Sample frequency bit position.'],
  ['BOD_LVL_gm', '0x07', 'Bod level group mask.'],
  ['BOD_LVL_gp', '0', 'Bod level group position.'],
  ['BOD_LVL0_bm', '(1<<0)', 'Bod level bit 0 mask.'],
  ['BOD_LVL0_bp', '0', 'Bod level bit 0 position.'],
  ['BOD_LVL1_bm', '(1<<1)', 'Bod level bit 1 mask.'],
  ['BOD_LVL1_bp', '1', 'Bod level bit 1 position.'],
  ['BOD_LVL2_bm', '(1<<2)', 'Bod level bit 2 mask.'],
  ['BOD_LVL2_bp', '2', 'Bod level bit 2 position.'],
  ['BOD_VLMLVL_gm', '0x03', 'voltage level monitor level group mask.'],
  ['BOD_VLMLVL_gp', '0', 'voltage level monitor level group position.'],
  ['BOD_VLMLVL0_bm', '(1<<0)', 'voltage level monitor level bit 0 mask.'],
  ['BOD_VLMLVL0_bp', '0', 'voltage level monitor level bit 0 position.'],
  ['BOD_VLMLVL1_bm', '(1<<1)', 'voltage level monitor level bit 1 mask.'],
  ['BOD_VLMLVL1_bp', '1', 'voltage level monitor level bit 1 position.'],
  ['BOD_VLMIE_bm', '0x01', 'voltage level monitor interrrupt enable bit mask.'],
  ['BOD_VLMIE_bp', '0', 'voltage level monitor interrrupt enable bit position.'],
  ['BOD_VLMCFG_gm', '0x06', 'Configuration group mask.'],
  ['BOD_VLMCFG_gp', '1', 'Configuration group position.'],
  ['BOD_VLMCFG0_bm', '(1<<1)', 'Configuration bit 0 mask.'],
  ['BOD_VLMCFG0_bp', '1', 'Configuration bit 0 position.'],
  ['BOD_VLMCFG1_bm', '(1<<2)', 'Configuration bit 1 mask.'],
  ['BOD_VLMCFG1_bp', '2', 'Configuration bit 1 position.'],
  ['BOD_VLMIF_bm', '0x01', 'Voltage level monitor interrupt flag bit mask.'],
  ['BOD_VLMIF_bp', '0', 'Voltage level monitor interrupt flag bit position.'],
  ['BOD_VLMS_bm', '0x01', 'Voltage level monitor status bit mask.'],
  ['BOD_VLMS_bp', '0', 'Voltage level monitor status bit position.'],
  ['CCL_ENABLE_bm', '0x01', 'Enable bit mask.'],
  ['CCL_ENABLE_bp', '0', 'Enable bit position.'],
  ['CCL_RUNSTDBY_bm', '0x40', 'Run in Standby bit mask.'],
  ['CCL_RUNSTDBY_bp', '6', 'Run in Standby bit position.'],
  ['CCL_SEQSEL_gm', '0x07', 'Sequential Selection group mask.'],
  ['CCL_SEQSEL_gp', '0', 'Sequential Selection group position.'],
  ['CCL_SEQSEL0_bm', '(1<<0)', 'Sequential Selection bit 0 mask.'],
  ['CCL_SEQSEL0_bp', '0', 'Sequential Selection bit 0 position.'],
  ['CCL_SEQSEL1_bm', '(1<<1)', 'Sequential Selection bit 1 mask.'],
  ['CCL_SEQSEL1_bp', '1', 'Sequential Selection bit 1 position.'],
  ['CCL_SEQSEL2_bm', '(1<<2)', 'Sequential Selection bit 2 mask.'],
  ['CCL_SEQSEL2_bp', '2', 'Sequential Selection bit 2 position.'],
  ['CCL_OUTEN_bm', '0x08', 'Output Enable bit mask.'],
  ['CCL_OUTEN_bp', '3', 'Output Enable bit position.'],
  ['CCL_FILTSEL_gm', '0x30', 'Filter Selection group mask.'],
  ['CCL_FILTSEL_gp', '4', 'Filter Selection group position.'],
  ['CCL_FILTSEL0_bm', '(1<<4)', 'Filter Selection bit 0 mask.'],
  ['CCL_FILTSEL0_bp', '4', 'Filter Selection bit 0 position.'],
  ['CCL_FILTSEL1_bm', '(1<<5)', 'Filter Selection bit 1 mask.'],
  ['CCL_FILTSEL1_bp', '5', 'Filter Selection bit 1 position.'],
  ['CCL_CLKSRC_bm', '0x40', 'Clock Source Selection bit mask.'],
  ['CCL_CLKSRC_bp', '6', 'Clock Source Selection bit position.'],
  ['CCL_EDGEDET_bm', '0x80', 'Edge Detection Enable bit mask.'],
  ['CCL_EDGEDET_bp', '7', 'Edge Detection Enable bit position.'],
  ['CCL_INSEL0_gm', '0x0F', 'LUT Input 0 Source Selection group mask.'],
  ['CCL_INSEL0_gp', '0', 'LUT Input 0 Source Selection group position.'],
  ['CCL_INSEL00_bm', '(1<<0)', 'LUT Input 0 Source Selection bit 0 mask.'],
  ['CCL_INSEL00_bp', '0', 'LUT Input 0 Source Selection bit 0 position.'],
  ['CCL_INSEL01_bm', '(1<<1)', 'LUT Input 0 Source Selection bit 1 mask.'],
  ['CCL_INSEL01_bp', '1', 'LUT Input 0 Source Selection bit 1 position.'],
  ['CCL_INSEL02_bm', '(1<<2)', 'LUT Input 0 Source Selection bit 2 mask.'],
  ['CCL_INSEL02_bp', '2', 'LUT Input 0 Source Selection bit 2 position.'],
  ['CCL_INSEL03_bm', '(1<<3)', 'LUT Input 0 Source Selection bit 3 mask.'],
  ['CCL_INSEL03_bp', '3', 'LUT Input 0 Source Selection bit 3 position.'],
  ['CCL_INSEL1_gm', '0xF0', 'LUT Input 1 Source Selection group mask.'],
  ['CCL_INSEL1_gp', '4', 'LUT Input 1 Source Selection group position.'],
  ['CCL_INSEL10_bm', '(1<<4)', 'LUT Input 1 Source Selection bit 0 mask.'],
  ['CCL_INSEL10_bp', '4', 'LUT Input 1 Source Selection bit 0 position.'],
  ['CCL_INSEL11_bm', '(1<<5)', 'LUT Input 1 Source Selection bit 1 mask.'],
  ['CCL_INSEL11_bp', '5', 'LUT Input 1 Source Selection bit 1 position.'],
  ['CCL_INSEL12_bm', '(1<<6)', 'LUT Input 1 Source Selection bit 2 mask.'],
  ['CCL_INSEL12_bp', '6', 'LUT Input 1 Source Selection bit 2 position.'],
  ['CCL_INSEL13_bm', '(1<<7)', 'LUT Input 1 Source Selection bit 3 mask.'],
  ['CCL_INSEL13_bp', '7', 'LUT Input 1 Source Selection bit 3 position.'],
  ['CCL_INSEL2_gm', '0x0F', 'LUT Input 2 Source Selection group mask.'],
  ['CCL_INSEL2_gp', '0', 'LUT Input 2 Source Selection group position.'],
  ['CCL_INSEL20_bm', '(1<<0)', 'LUT Input 2 Source Selection bit 0 mask.'],
  ['CCL_INSEL20_bp', '0', 'LUT Input 2 Source Selection bit 0 position.'],
  ['CCL_INSEL21_bm', '(1<<1)', 'LUT Input 2 Source Selection bit 1 mask.'],
  ['CCL_INSEL21_bp', '1', 'LUT Input 2 Source Selection bit 1 position.'],
  ['CCL_INSEL22_bm', '(1<<2)', 'LUT Input 2 Source Selection bit 2 mask.'],
  ['CCL_INSEL22_bp', '2', 'LUT Input 2 Source Selection bit 2 position.'],
  ['CCL_INSEL23_bm', '(1<<3)', 'LUT Input 2 Source Selection bit 3 mask.'],
  ['CCL_INSEL23_bp', '3', 'LUT Input 2 Source Selection bit 3 position.'],
  ['CLKCTRL_CLKSEL_gm', '0x03', 'clock select group mask.'],
  ['CLKCTRL_CLKSEL_gp', '0', 'clock select group position.'],
  ['CLKCTRL_CLKSEL0_bm', '(1<<0)', 'clock select bit 0 mask.'],
  ['CLKCTRL_CLKSEL0_bp', '0', 'clock select bit 0 position.'],
  ['CLKCTRL_CLKSEL1_bm', '(1<<1)', 'clock select bit 1 mask.'],
  ['CLKCTRL_CLKSEL1_bp', '1', 'clock select bit 1 position.'],
  ['CLKCTRL_CLKOUT_bm', '0x80', 'System clock out bit mask.'],
  ['CLKCTRL_CLKOUT_bp', '7', 'System clock out bit position.'],
  ['CLKCTRL_PEN_bm', '0x01', 'Prescaler enable bit mask.'],
  ['CLKCTRL_PEN_bp', '0', 'Prescaler enable bit position.'],
  ['CLKCTRL_PDIV_gm', '0x1E', 'Prescaler division group mask.'],
  ['CLKCTRL_PDIV_gp', '1', 'Prescaler division group position.'],
  ['CLKCTRL_PDIV0_bm', '(1<<1)', 'Prescaler division bit 0 mask.'],
  ['CLKCTRL_PDIV0_bp', '1', 'Prescaler division bit 0 position.'],
  ['CLKCTRL_PDIV1_bm', '(1<<2)', 'Prescaler division bit 1 mask.'],
  ['CLKCTRL_PDIV1_bp', '2', 'Prescaler division bit 1 position.'],
  ['CLKCTRL_PDIV2_bm', '(1<<3)', 'Prescaler division bit 2 mask.'],
  ['CLKCTRL_PDIV2_bp', '3', 'Prescaler division bit 2 position.'],
  ['CLKCTRL_PDIV3_bm', '(1<<4)', 'Prescaler division bit 3 mask.'],
  ['CLKCTRL_PDIV3_bp', '4', 'Prescaler division bit 3 position.'],
  ['CLKCTRL_LOCKEN_bm', '0x01', 'lock ebable bit mask.'],
  ['CLKCTRL_LOCKEN_bp', '0', 'lock ebable bit position.'],
  ['CLKCTRL_SOSC_bm', '0x01', 'System Oscillator changing bit mask.'],
  ['CLKCTRL_SOSC_bp', '0', 'System Oscillator changing bit position.'],
  ['CLKCTRL_OSC20MS_bm', '0x10', '20MHz oscillator status bit mask.'],
  ['CLKCTRL_OSC20MS_bp', '4', '20MHz oscillator status bit position.'],
  ['CLKCTRL_OSC32KS_bm', '0x20', '32KHz oscillator status bit mask.'],
  ['CLKCTRL_OSC32KS_bp', '5', '32KHz oscillator status bit position.'],
  ['CLKCTRL_XOSC32KS_bm', '0x40', '32.768 kHz Crystal Oscillator status bit mask.'],
  ['CLKCTRL_XOSC32KS_bp', '6', '32.768 kHz Crystal Oscillator status bit position.'],
  ['CLKCTRL_EXTS_bm', '0x80', 'External Clock status bit mask.'],
  ['CLKCTRL_EXTS_bp', '7', 'External Clock status bit position.'],
  ['CLKCTRL_RUNSTDBY_bm', '0x02', 'Run standby bit mask.'],
  ['CLKCTRL_RUNSTDBY_bp', '1', 'Run standby bit position.'],
  ['CLKCTRL_CAL20M_gm', '0x3F', 'Calibration group mask.'],
  ['CLKCTRL_CAL20M_gp', '0', 'Calibration group position.'],
  ['CLKCTRL_CAL20M0_bm', '(1<<0)', 'Calibration bit 0 mask.'],
  ['CLKCTRL_CAL20M0_bp', '0', 'Calibration bit 0 position.'],
  ['CLKCTRL_CAL20M1_bm', '(1<<1)', 'Calibration bit 1 mask.'],
  ['CLKCTRL_CAL20M1_bp', '1', 'Calibration bit 1 position.'],
  ['CLKCTRL_CAL20M2_bm', '(1<<2)', 'Calibration bit 2 mask.'],
  ['CLKCTRL_CAL20M2_bp', '2', 'Calibration bit 2 position.'],
  ['CLKCTRL_CAL20M3_bm', '(1<<3)', 'Calibration bit 3 mask.'],
  ['CLKCTRL_CAL20M3_bp', '3', 'Calibration bit 3 position.'],
  ['CLKCTRL_CAL20M4_bm', '(1<<4)', 'Calibration bit 4 mask.'],
  ['CLKCTRL_CAL20M4_bp', '4', 'Calibration bit 4 position.'],
  ['CLKCTRL_CAL20M5_bm', '(1<<5)', 'Calibration bit 5 mask.'],
  ['CLKCTRL_CAL20M5_bp', '5', 'Calibration bit 5 position.'],
  ['CLKCTRL_TEMPCAL20M_gm', '0x0F', 'Oscillator temperature coefficient group mask.'],
  ['CLKCTRL_TEMPCAL20M_gp', '0', 'Oscillator temperature coefficient group position.'],
  ['CLKCTRL_TEMPCAL20M0_bm', '(1<<0)', 'Oscillator temperature coefficient bit 0 mask.'],
  ['CLKCTRL_TEMPCAL20M0_bp', '0', 'Oscillator temperature coefficient bit 0 position.'],
  ['CLKCTRL_TEMPCAL20M1_bm', '(1<<1)', 'Oscillator temperature coefficient bit 1 mask.'],
  ['CLKCTRL_TEMPCAL20M1_bp', '1', 'Oscillator temperature coefficient bit 1 position.'],
  ['CLKCTRL_TEMPCAL20M2_bm', '(1<<2)', 'Oscillator temperature coefficient bit 2 mask.'],
  ['CLKCTRL_TEMPCAL20M2_bp', '2', 'Oscillator temperature coefficient bit 2 position.'],
  ['CLKCTRL_TEMPCAL20M3_bm', '(1<<3)', 'Oscillator temperature coefficient bit 3 mask.'],
  ['CLKCTRL_TEMPCAL20M3_bp', '3', 'Oscillator temperature coefficient bit 3 position.'],
  ['CLKCTRL_LOCK_bm', '0x80', 'Lock bit mask.'],
  ['CLKCTRL_LOCK_bp', '7', 'Lock bit position.'],
  ['CLKCTRL_ENABLE_bm', '0x01', 'Enable bit mask.'],
  ['CLKCTRL_ENABLE_bp', '0', 'Enable bit position.'],
  ['CLKCTRL_SEL_bm', '0x04', 'Select bit mask.'],
  ['CLKCTRL_SEL_bp', '2', 'Select bit position.'],
  ['CLKCTRL_CSUT_gm', '0x30', 'Crystal startup time group mask.'],
  ['CLKCTRL_CSUT_gp', '4', 'Crystal startup time group position.'],
  ['CLKCTRL_CSUT0_bm', '(1<<4)', 'Crystal startup time bit 0 mask.'],
  ['CLKCTRL_CSUT0_bp', '4', 'Crystal startup time bit 0 position.'],
  ['CLKCTRL_CSUT1_bm', '(1<<5)', 'Crystal startup time bit 1 mask.'],
  ['CLKCTRL_CSUT1_bp', '5', 'Crystal startup time bit 1 position.'],
  ['CPU_CCP_gm', '0xFF', 'CCP signature group mask.'],
  ['CPU_CCP_gp', '0', 'CCP signature group position.'],
  ['CPU_CCP0_bm', '(1<<0)', 'CCP signature bit 0 mask.'],
  ['CPU_CCP0_bp', '0', 'CCP signature bit 0 position.'],
  ['CPU_CCP1_bm', '(1<<1)', 'CCP signature bit 1 mask.'],
  ['CPU_CCP1_bp', '1', 'CCP signature bit 1 position.'],
  ['CPU_CCP2_bm', '(1<<2)', 'CCP signature bit 2 mask.'],
  ['CPU_CCP2_bp', '2', 'CCP signature bit 2 position.'],
  ['CPU_CCP3_bm', '(1<<3)', 'CCP signature bit 3 mask.'],
  ['CPU_CCP3_bp', '3', 'CCP signature bit 3 position.'],
  ['CPU_CCP4_bm', '(1<<4)', 'CCP signature bit 4 mask.'],
  ['CPU_CCP4_bp', '4', 'CCP signature bit 4 position.'],
  ['CPU_CCP5_bm', '(1<<5)', 'CCP signature bit 5 mask.'],
  ['CPU_CCP5_bp', '5', 'CCP signature bit 5 position.'],
  ['CPU_CCP6_bm', '(1<<6)', 'CCP signature bit 6 mask.'],
  ['CPU_CCP6_bp', '6', 'CCP signature bit 6 position.'],
  ['CPU_CCP7_bm', '(1<<7)', 'CCP signature bit 7 mask.'],
  ['CPU_CCP7_bp', '7', 'CCP signature bit 7 position.'],
  ['CPU_C_bm', '0x01', 'Carry Flag bit mask.'],
  ['CPU_C_bp', '0', 'Carry Flag bit position.'],
  ['CPU_Z_bm', '0x02', 'Zero Flag bit mask.'],
  ['CPU_Z_bp', '1', 'Zero Flag bit position.'],
  ['CPU_N_bm', '0x04', 'Negative Flag bit mask.'],
  ['CPU_N_bp', '2', 'Negative Flag bit position.'],
  ['CPU_V_bm', '0x08', 'Two\'s Complement Overflow Flag bit mask.'],
  ['CPU_V_bp', '3', 'Two\'s Complement Overflow Flag bit position.'],
  ['CPU_S_bm', '0x10', 'N Exclusive Or V Flag bit mask.'],
  ['CPU_S_bp', '4', 'N Exclusive Or V Flag bit position.'],
  ['CPU_H_bm', '0x20', 'Half Carry Flag bit mask.'],
  ['CPU_H_bp', '5', 'Half Carry Flag bit position.'],
  ['CPU_T_bm', '0x40', 'Transfer Bit bit mask.'],
  ['CPU_T_bp', '6', 'Transfer Bit bit position.'],
  ['CPU_I_bm', '0x80', 'Global Interrupt Enable Flag bit mask.'],
  ['CPU_I_bp', '7', 'Global Interrupt Enable Flag bit position.'],
  ['CPUINT_LVL0RR_bm', '0x01', 'Round-robin Scheduling Enable bit mask.'],
  ['CPUINT_LVL0RR_bp', '0', 'Round-robin Scheduling Enable bit position.'],
  ['CPUINT_CVT_bm', '0x20', 'Compact Vector Table bit mask.'],
  ['CPUINT_CVT_bp', '5', 'Compact Vector Table bit position.'],
  ['CPUINT_IVSEL_bm', '0x40', 'Interrupt Vector Select bit mask.'],
  ['CPUINT_IVSEL_bp', '6', 'Interrupt Vector Select bit position.'],
  ['CPUINT_LVL0EX_bm', '0x01', 'Level 0 Interrupt Executing bit mask.'],
  ['CPUINT_LVL0EX_bp', '0', 'Level 0 Interrupt Executing bit position.'],
  ['CPUINT_LVL1EX_bm', '0x02', 'Level 1 Interrupt Executing bit mask.'],
  ['CPUINT_LVL1EX_bp', '1', 'Level 1 Interrupt Executing bit position.'],
  ['CPUINT_NMIEX_bm', '0x80', 'Non-maskable Interrupt Executing bit mask.'],
  ['CPUINT_NMIEX_bp', '7', 'Non-maskable Interrupt Executing bit position.'],
  ['CPUINT_LVL0PRI_gm', '0xFF', 'Interrupt Level Priority group mask.'],
  ['CPUINT_LVL0PRI_gp', '0', 'Interrupt Level Priority group position.'],
  ['CPUINT_LVL0PRI0_bm', '(1<<0)', 'Interrupt Level Priority bit 0 mask.'],
  ['CPUINT_LVL0PRI0_bp', '0', 'Interrupt Level Priority bit 0 position.'],
  ['CPUINT_LVL0PRI1_bm', '(1<<1)', 'Interrupt Level Priority bit 1 mask.'],
  ['CPUINT_LVL0PRI1_bp', '1', 'Interrupt Level Priority bit 1 position.'],
  ['CPUINT_LVL0PRI2_bm', '(1<<2)', 'Interrupt Level Priority bit 2 mask.'],
  ['CPUINT_LVL0PRI2_bp', '2', 'Interrupt Level Priority bit 2 position.'],
  ['CPUINT_LVL0PRI3_bm', '(1<<3)', 'Interrupt Level Priority bit 3 mask.'],
  ['CPUINT_LVL0PRI3_bp', '3', 'Interrupt Level Priority bit 3 position.'],
  ['CPUINT_LVL0PRI4_bm', '(1<<4)', 'Interrupt Level Priority bit 4 mask.'],
  ['CPUINT_LVL0PRI4_bp', '4', 'Interrupt Level Priority bit 4 position.'],
  ['CPUINT_LVL0PRI5_bm', '(1<<5)', 'Interrupt Level Priority bit 5 mask.'],
  ['CPUINT_LVL0PRI5_bp', '5', 'Interrupt Level Priority bit 5 position.'],
  ['CPUINT_LVL0PRI6_bm', '(1<<6)', 'Interrupt Level Priority bit 6 mask.'],
  ['CPUINT_LVL0PRI6_bp', '6', 'Interrupt Level Priority bit 6 position.'],
  ['CPUINT_LVL0PRI7_bm', '(1<<7)', 'Interrupt Level Priority bit 7 mask.'],
  ['CPUINT_LVL0PRI7_bp', '7', 'Interrupt Level Priority bit 7 position.'],
  ['CPUINT_LVL1VEC_gm', '0xFF', 'Interrupt Vector with High Priority group mask.'],
  ['CPUINT_LVL1VEC_gp', '0', 'Interrupt Vector with High Priority group position.'],
  ['CPUINT_LVL1VEC0_bm', '(1<<0)', 'Interrupt Vector with High Priority bit 0 mask.'],
  ['CPUINT_LVL1VEC0_bp', '0', 'Interrupt Vector with High Priority bit 0 position.'],
  ['CPUINT_LVL1VEC1_bm', '(1<<1)', 'Interrupt Vector with High Priority bit 1 mask.'],
  ['CPUINT_LVL1VEC1_bp', '1', 'Interrupt Vector with High Priority bit 1 position.'],
  ['CPUINT_LVL1VEC2_bm', '(1<<2)', 'Interrupt Vector with High Priority bit 2 mask.'],
  ['CPUINT_LVL1VEC2_bp', '2', 'Interrupt Vector with High Priority bit 2 position.'],
  ['CPUINT_LVL1VEC3_bm', '(1<<3)', 'Interrupt Vector with High Priority bit 3 mask.'],
  ['CPUINT_LVL1VEC3_bp', '3', 'Interrupt Vector with High Priority bit 3 position.'],
  ['CPUINT_LVL1VEC4_bm', '(1<<4)', 'Interrupt Vector with High Priority bit 4 mask.'],
  ['CPUINT_LVL1VEC4_bp', '4', 'Interrupt Vector with High Priority bit 4 position.'],
  ['CPUINT_LVL1VEC5_bm', '(1<<5)', 'Interrupt Vector with High Priority bit 5 mask.'],
  ['CPUINT_LVL1VEC5_bp', '5', 'Interrupt Vector with High Priority bit 5 position.'],
  ['CPUINT_LVL1VEC6_bm', '(1<<6)', 'Interrupt Vector with High Priority bit 6 mask.'],
  ['CPUINT_LVL1VEC6_bp', '6', 'Interrupt Vector with High Priority bit 6 position.'],
  ['CPUINT_LVL1VEC7_bm', '(1<<7)', 'Interrupt Vector with High Priority bit 7 mask.'],
  ['CPUINT_LVL1VEC7_bp', '7', 'Interrupt Vector with High Priority bit 7 position.'],
  ['CRCSCAN_ENABLE_bm', '0x01', 'Enable CRC scan bit mask.'],
  ['CRCSCAN_ENABLE_bp', '0', 'Enable CRC scan bit position.'],
  ['CRCSCAN_NMIEN_bm', '0x02', 'Enable NMI Trigger bit mask.'],
  ['CRCSCAN_NMIEN_bp', '1', 'Enable NMI Trigger bit position.'],
  ['CRCSCAN_RESET_bm', '0x80', 'Reset CRC scan bit mask.'],
  ['CRCSCAN_RESET_bp', '7', 'Reset CRC scan bit position.'],
  ['CRCSCAN_SRC_gm', '0x03', 'CRC Source group mask.'],
  ['CRCSCAN_SRC_gp', '0', 'CRC Source group position.'],
  ['CRCSCAN_SRC0_bm', '(1<<0)', 'CRC Source bit 0 mask.'],
  ['CRCSCAN_SRC0_bp', '0', 'CRC Source bit 0 position.'],
  ['CRCSCAN_SRC1_bm', '(1<<1)', 'CRC Source bit 1 mask.'],
  ['CRCSCAN_SRC1_bp', '1', 'CRC Source bit 1 position.'],
  ['CRCSCAN_MODE_gm', '0x30', 'CRC Flash Access Mode group mask.'],
  ['CRCSCAN_MODE_gp', '4', 'CRC Flash Access Mode group position.'],
  ['CRCSCAN_MODE0_bm', '(1<<4)', 'CRC Flash Access Mode bit 0 mask.'],
  ['CRCSCAN_MODE0_bp', '4', 'CRC Flash Access Mode bit 0 position.'],
  ['CRCSCAN_MODE1_bm', '(1<<5)', 'CRC Flash Access Mode bit 1 mask.'],
  ['CRCSCAN_MODE1_bp', '5', 'CRC Flash Access Mode bit 1 position.'],
  ['CRCSCAN_BUSY_bm', '0x01', 'CRC Busy bit mask.'],
  ['CRCSCAN_BUSY_bp', '0', 'CRC Busy bit position.'],
  ['CRCSCAN_OK_bm', '0x02', 'CRC Ok bit mask.'],
  ['CRCSCAN_OK_bp', '1', 'CRC Ok bit position.'],
  ['DAC_ENABLE_bm', '0x01', 'DAC Enable bit mask.'],
  ['DAC_ENABLE_bp', '0', 'DAC Enable bit position.'],
  ['DAC_OUTEN_bm', '0x40', 'Output Buffer Enable bit mask.'],
  ['DAC_OUTEN_bp', '6', 'Output Buffer Enable bit position.'],
  ['DAC_RUNSTDBY_bm', '0x80', 'Run in Standby Mode bit mask.'],
  ['DAC_RUNSTDBY_bp', '7', 'Run in Standby Mode bit position.'],
  ['EVSYS_ASYNCCH0_gm', '0xFF', 'Asynchronous Channel 0 Generator Selection group mask.'],
  ['EVSYS_ASYNCCH0_gp', '0', 'Asynchronous Channel 0 Generator Selection group position.'],
  ['EVSYS_ASYNCCH00_bm', '(1<<0)', 'Asynchronous Channel 0 Generator Selection bit 0 mask.'],
  ['EVSYS_ASYNCCH00_bp', '0', 'Asynchronous Channel 0 Generator Selection bit 0 position.'],
  ['EVSYS_ASYNCCH01_bm', '(1<<1)', 'Asynchronous Channel 0 Generator Selection bit 1 mask.'],
  ['EVSYS_ASYNCCH01_bp', '1', 'Asynchronous Channel 0 Generator Selection bit 1 position.'],
  ['EVSYS_ASYNCCH02_bm', '(1<<2)', 'Asynchronous Channel 0 Generator Selection bit 2 mask.'],
  ['EVSYS_ASYNCCH02_bp', '2', 'Asynchronous Channel 0 Generator Selection bit 2 position.'],
  ['EVSYS_ASYNCCH03_bm', '(1<<3)', 'Asynchronous Channel 0 Generator Selection bit 3 mask.'],
  ['EVSYS_ASYNCCH03_bp', '3', 'Asynchronous Channel 0 Generator Selection bit 3 position.'],
  ['EVSYS_ASYNCCH04_bm', '(1<<4)', 'Asynchronous Channel 0 Generator Selection bit 4 mask.'],
  ['EVSYS_ASYNCCH04_bp', '4', 'Asynchronous Channel 0 Generator Selection bit 4 position.'],
  ['EVSYS_ASYNCCH05_bm', '(1<<5)', 'Asynchronous Channel 0 Generator Selection bit 5 mask.'],
  ['EVSYS_ASYNCCH05_bp', '5', 'Asynchronous Channel 0 Generator Selection bit 5 position.'],
  ['EVSYS_ASYNCCH06_bm', '(1<<6)', 'Asynchronous Channel 0 Generator Selection bit 6 mask.'],
  ['EVSYS_ASYNCCH06_bp', '6', 'Asynchronous Channel 0 Generator Selection bit 6 position.'],
  ['EVSYS_ASYNCCH07_bm', '(1<<7)', 'Asynchronous Channel 0 Generator Selection bit 7 mask.'],
  ['EVSYS_ASYNCCH07_bp', '7', 'Asynchronous Channel 0 Generator Selection bit 7 position.'],
  ['EVSYS_ASYNCCH1_gm', '0xFF', 'Asynchronous Channel 1 Generator Selection group mask.'],
  ['EVSYS_ASYNCCH1_gp', '0', 'Asynchronous Channel 1 Generator Selection group position.'],
  ['EVSYS_ASYNCCH10_bm', '(1<<0)', 'Asynchronous Channel 1 Generator Selection bit 0 mask.'],
  ['EVSYS_ASYNCCH10_bp', '0', 'Asynchronous Channel 1 Generator Selection bit 0 position.'],
  ['EVSYS_ASYNCCH11_bm', '(1<<1)', 'Asynchronous Channel 1 Generator Selection bit 1 mask.'],
  ['EVSYS_ASYNCCH11_bp', '1', 'Asynchronous Channel 1 Generator Selection bit 1 position.'],
  ['EVSYS_ASYNCCH12_bm', '(1<<2)', 'Asynchronous Channel 1 Generator Selection bit 2 mask.'],
  ['EVSYS_ASYNCCH12_bp', '2', 'Asynchronous Channel 1 Generator Selection bit 2 position.'],
  ['EVSYS_ASYNCCH13_bm', '(1<<3)', 'Asynchronous Channel 1 Generator Selection bit 3 mask.'],
  ['EVSYS_ASYNCCH13_bp', '3', 'Asynchronous Channel 1 Generator Selection bit 3 position.'],
  ['EVSYS_ASYNCCH14_bm', '(1<<4)', 'Asynchronous Channel 1 Generator Selection bit 4 mask.'],
  ['EVSYS_ASYNCCH14_bp', '4', 'Asynchronous Channel 1 Generator Selection bit 4 position.'],
  ['EVSYS_ASYNCCH15_bm', '(1<<5)', 'Asynchronous Channel 1 Generator Selection bit 5 mask.'],
  ['EVSYS_ASYNCCH15_bp', '5', 'Asynchronous Channel 1 Generator Selection bit 5 position.'],
  ['EVSYS_ASYNCCH16_bm', '(1<<6)', 'Asynchronous Channel 1 Generator Selection bit 6 mask.'],
  ['EVSYS_ASYNCCH16_bp', '6', 'Asynchronous Channel 1 Generator Selection bit 6 position.'],
  ['EVSYS_ASYNCCH17_bm', '(1<<7)', 'Asynchronous Channel 1 Generator Selection bit 7 mask.'],
  ['EVSYS_ASYNCCH17_bp', '7', 'Asynchronous Channel 1 Generator Selection bit 7 position.'],
  ['EVSYS_ASYNCCH2_gm', '0xFF', 'Asynchronous Channel 2 Generator Selection group mask.'],
  ['EVSYS_ASYNCCH2_gp', '0', 'Asynchronous Channel 2 Generator Selection group position.'],
  ['EVSYS_ASYNCCH20_bm', '(1<<0)', 'Asynchronous Channel 2 Generator Selection bit 0 mask.'],
  ['EVSYS_ASYNCCH20_bp', '0', 'Asynchronous Channel 2 Generator Selection bit 0 position.'],
  ['EVSYS_ASYNCCH21_bm', '(1<<1)', 'Asynchronous Channel 2 Generator Selection bit 1 mask.'],
  ['EVSYS_ASYNCCH21_bp', '1', 'Asynchronous Channel 2 Generator Selection bit 1 position.'],
  ['EVSYS_ASYNCCH22_bm', '(1<<2)', 'Asynchronous Channel 2 Generator Selection bit 2 mask.'],
  ['EVSYS_ASYNCCH22_bp', '2', 'Asynchronous Channel 2 Generator Selection bit 2 position.'],
  ['EVSYS_ASYNCCH23_bm', '(1<<3)', 'Asynchronous Channel 2 Generator Selection bit 3 mask.'],
  ['EVSYS_ASYNCCH23_bp', '3', 'Asynchronous Channel 2 Generator Selection bit 3 position.'],
  ['EVSYS_ASYNCCH24_bm', '(1<<4)', 'Asynchronous Channel 2 Generator Selection bit 4 mask.'],
  ['EVSYS_ASYNCCH24_bp', '4', 'Asynchronous Channel 2 Generator Selection bit 4 position.'],
  ['EVSYS_ASYNCCH25_bm', '(1<<5)', 'Asynchronous Channel 2 Generator Selection bit 5 mask.'],
  ['EVSYS_ASYNCCH25_bp', '5', 'Asynchronous Channel 2 Generator Selection bit 5 position.'],
  ['EVSYS_ASYNCCH26_bm', '(1<<6)', 'Asynchronous Channel 2 Generator Selection bit 6 mask.'],
  ['EVSYS_ASYNCCH26_bp', '6', 'Asynchronous Channel 2 Generator Selection bit 6 position.'],
  ['EVSYS_ASYNCCH27_bm', '(1<<7)', 'Asynchronous Channel 2 Generator Selection bit 7 mask.'],
  ['EVSYS_ASYNCCH27_bp', '7', 'Asynchronous Channel 2 Generator Selection bit 7 position.'],
  ['EVSYS_ASYNCCH3_gm', '0xFF', 'Asynchronous Channel 3 Generator Selection group mask.'],
  ['EVSYS_ASYNCCH3_gp', '0', 'Asynchronous Channel 3 Generator Selection group position.'],
  ['EVSYS_ASYNCCH30_bm', '(1<<0)', 'Asynchronous Channel 3 Generator Selection bit 0 mask.'],
  ['EVSYS_ASYNCCH30_bp', '0', 'Asynchronous Channel 3 Generator Selection bit 0 position.'],
  ['EVSYS_ASYNCCH31_bm', '(1<<1)', 'Asynchronous Channel 3 Generator Selection bit 1 mask.'],
  ['EVSYS_ASYNCCH31_bp', '1', 'Asynchronous Channel 3 Generator Selection bit 1 position.'],
  ['EVSYS_ASYNCCH32_bm', '(1<<2)', 'Asynchronous Channel 3 Generator Selection bit 2 mask.'],
  ['EVSYS_ASYNCCH32_bp', '2', 'Asynchronous Channel 3 Generator Selection bit 2 position.'],
  ['EVSYS_ASYNCCH33_bm', '(1<<3)', 'Asynchronous Channel 3 Generator Selection bit 3 mask.'],
  ['EVSYS_ASYNCCH33_bp', '3', 'Asynchronous Channel 3 Generator Selection bit 3 position.'],
  ['EVSYS_ASYNCCH34_bm', '(1<<4)', 'Asynchronous Channel 3 Generator Selection bit 4 mask.'],
  ['EVSYS_ASYNCCH34_bp', '4', 'Asynchronous Channel 3 Generator Selection bit 4 position.'],
  ['EVSYS_ASYNCCH35_bm', '(1<<5)', 'Asynchronous Channel 3 Generator Selection bit 5 mask.'],
  ['EVSYS_ASYNCCH35_bp', '5', 'Asynchronous Channel 3 Generator Selection bit 5 position.'],
  ['EVSYS_ASYNCCH36_bm', '(1<<6)', 'Asynchronous Channel 3 Generator Selection bit 6 mask.'],
  ['EVSYS_ASYNCCH36_bp', '6', 'Asynchronous Channel 3 Generator Selection bit 6 position.'],
  ['EVSYS_ASYNCCH37_bm', '(1<<7)', 'Asynchronous Channel 3 Generator Selection bit 7 mask.'],
  ['EVSYS_ASYNCCH37_bp', '7', 'Asynchronous Channel 3 Generator Selection bit 7 position.'],
  ['EVSYS_SYNCCH0_gm', '0xFF', 'Synchronous Channel 0 Generator Selection group mask.'],
  ['EVSYS_SYNCCH0_gp', '0', 'Synchronous Channel 0 Generator Selection group position.'],
  ['EVSYS_SYNCCH00_bm', '(1<<0)', 'Synchronous Channel 0 Generator Selection bit 0 mask.'],
  ['EVSYS_SYNCCH00_bp', '0', 'Synchronous Channel 0 Generator Selection bit 0 position.'],
  ['EVSYS_SYNCCH01_bm', '(1<<1)', 'Synchronous Channel 0 Generator Selection bit 1 mask.'],
  ['EVSYS_SYNCCH01_bp', '1', 'Synchronous Channel 0 Generator Selection bit 1 position.'],
  ['EVSYS_SYNCCH02_bm', '(1<<2)', 'Synchronous Channel 0 Generator Selection bit 2 mask.'],
  ['EVSYS_SYNCCH02_bp', '2', 'Synchronous Channel 0 Generator Selection bit 2 position.'],
  ['EVSYS_SYNCCH03_bm', '(1<<3)', 'Synchronous Channel 0 Generator Selection bit 3 mask.'],
  ['EVSYS_SYNCCH03_bp', '3', 'Synchronous Channel 0 Generator Selection bit 3 position.'],
  ['EVSYS_SYNCCH04_bm', '(1<<4)', 'Synchronous Channel 0 Generator Selection bit 4 mask.'],
  ['EVSYS_SYNCCH04_bp', '4', 'Synchronous Channel 0 Generator Selection bit 4 position.'],
  ['EVSYS_SYNCCH05_bm', '(1<<5)', 'Synchronous Channel 0 Generator Selection bit 5 mask.'],
  ['EVSYS_SYNCCH05_bp', '5', 'Synchronous Channel 0 Generator Selection bit 5 position.'],
  ['EVSYS_SYNCCH06_bm', '(1<<6)', 'Synchronous Channel 0 Generator Selection bit 6 mask.'],
  ['EVSYS_SYNCCH06_bp', '6', 'Synchronous Channel 0 Generator Selection bit 6 position.'],
  ['EVSYS_SYNCCH07_bm', '(1<<7)', 'Synchronous Channel 0 Generator Selection bit 7 mask.'],
  ['EVSYS_SYNCCH07_bp', '7', 'Synchronous Channel 0 Generator Selection bit 7 position.'],
  ['EVSYS_SYNCCH1_gm', '0xFF', 'Synchronous Channel 1 Generator Selection group mask.'],
  ['EVSYS_SYNCCH1_gp', '0', 'Synchronous Channel 1 Generator Selection group position.'],
  ['EVSYS_SYNCCH10_bm', '(1<<0)', 'Synchronous Channel 1 Generator Selection bit 0 mask.'],
  ['EVSYS_SYNCCH10_bp', '0', 'Synchronous Channel 1 Generator Selection bit 0 position.'],
  ['EVSYS_SYNCCH11_bm', '(1<<1)', 'Synchronous Channel 1 Generator Selection bit 1 mask.'],
  ['EVSYS_SYNCCH11_bp', '1', 'Synchronous Channel 1 Generator Selection bit 1 position.'],
  ['EVSYS_SYNCCH12_bm', '(1<<2)', 'Synchronous Channel 1 Generator Selection bit 2 mask.'],
  ['EVSYS_SYNCCH12_bp', '2', 'Synchronous Channel 1 Generator Selection bit 2 position.'],
  ['EVSYS_SYNCCH13_bm', '(1<<3)', 'Synchronous Channel 1 Generator Selection bit 3 mask.'],
  ['EVSYS_SYNCCH13_bp', '3', 'Synchronous Channel 1 Generator Selection bit 3 position.'],
  ['EVSYS_SYNCCH14_bm', '(1<<4)', 'Synchronous Channel 1 Generator Selection bit 4 mask.'],
  ['EVSYS_SYNCCH14_bp', '4', 'Synchronous Channel 1 Generator Selection bit 4 position.'],
  ['EVSYS_SYNCCH15_bm', '(1<<5)', 'Synchronous Channel 1 Generator Selection bit 5 mask.'],
  ['EVSYS_SYNCCH15_bp', '5', 'Synchronous Channel 1 Generator Selection bit 5 position.'],
  ['EVSYS_SYNCCH16_bm', '(1<<6)', 'Synchronous Channel 1 Generator Selection bit 6 mask.'],
  ['EVSYS_SYNCCH16_bp', '6', 'Synchronous Channel 1 Generator Selection bit 6 position.'],
  ['EVSYS_SYNCCH17_bm', '(1<<7)', 'Synchronous Channel 1 Generator Selection bit 7 mask.'],
  ['EVSYS_SYNCCH17_bp', '7', 'Synchronous Channel 1 Generator Selection bit 7 position.'],
  ['EVSYS_ASYNCUSER0_gm', '0xFF', 'Asynchronous User Ch 0 Input Selection - TCB0 group mask.'],
  ['EVSYS_ASYNCUSER0_gp', '0', 'Asynchronous User Ch 0 Input Selection - TCB0 group position.'],
  ['EVSYS_ASYNCUSER00_bm', '(1<<0)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 0 mask.'],
  ['EVSYS_ASYNCUSER00_bp', '0', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 0 position.'],
  ['EVSYS_ASYNCUSER01_bm', '(1<<1)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 1 mask.'],
  ['EVSYS_ASYNCUSER01_bp', '1', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 1 position.'],
  ['EVSYS_ASYNCUSER02_bm', '(1<<2)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 2 mask.'],
  ['EVSYS_ASYNCUSER02_bp', '2', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 2 position.'],
  ['EVSYS_ASYNCUSER03_bm', '(1<<3)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 3 mask.'],
  ['EVSYS_ASYNCUSER03_bp', '3', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 3 position.'],
  ['EVSYS_ASYNCUSER04_bm', '(1<<4)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 4 mask.'],
  ['EVSYS_ASYNCUSER04_bp', '4', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 4 position.'],
  ['EVSYS_ASYNCUSER05_bm', '(1<<5)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 5 mask.'],
  ['EVSYS_ASYNCUSER05_bp', '5', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 5 position.'],
  ['EVSYS_ASYNCUSER06_bm', '(1<<6)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 6 mask.'],
  ['EVSYS_ASYNCUSER06_bp', '6', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 6 position.'],
  ['EVSYS_ASYNCUSER07_bm', '(1<<7)', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 7 mask.'],
  ['EVSYS_ASYNCUSER07_bp', '7', 'Asynchronous User Ch 0 Input Selection - TCB0 bit 7 position.'],
  ['EVSYS_ASYNCUSER1_gm', '0xFF', 'Asynchronous User Ch 1 Input Selection - ADC0 group mask.'],
  ['EVSYS_ASYNCUSER1_gp', '0', 'Asynchronous User Ch 1 Input Selection - ADC0 group position.'],
  ['EVSYS_ASYNCUSER10_bm', '(1<<0)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 0 mask.'],
  ['EVSYS_ASYNCUSER10_bp', '0', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 0 position.'],
  ['EVSYS_ASYNCUSER11_bm', '(1<<1)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 1 mask.'],
  ['EVSYS_ASYNCUSER11_bp', '1', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 1 position.'],
  ['EVSYS_ASYNCUSER12_bm', '(1<<2)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 2 mask.'],
  ['EVSYS_ASYNCUSER12_bp', '2', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 2 position.'],
  ['EVSYS_ASYNCUSER13_bm', '(1<<3)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 3 mask.'],
  ['EVSYS_ASYNCUSER13_bp', '3', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 3 position.'],
  ['EVSYS_ASYNCUSER14_bm', '(1<<4)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 4 mask.'],
  ['EVSYS_ASYNCUSER14_bp', '4', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 4 position.'],
  ['EVSYS_ASYNCUSER15_bm', '(1<<5)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 5 mask.'],
  ['EVSYS_ASYNCUSER15_bp', '5', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 5 position.'],
  ['EVSYS_ASYNCUSER16_bm', '(1<<6)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 6 mask.'],
  ['EVSYS_ASYNCUSER16_bp', '6', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 6 position.'],
  ['EVSYS_ASYNCUSER17_bm', '(1<<7)', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 7 mask.'],
  ['EVSYS_ASYNCUSER17_bp', '7', 'Asynchronous User Ch 1 Input Selection - ADC0 bit 7 position.'],
  ['EVSYS_ASYNCUSER2_gm', '0xFF', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 group mask.'],
  ['EVSYS_ASYNCUSER2_gp', '0', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 group position.'],
  ['EVSYS_ASYNCUSER20_bm', '(1<<0)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 0 mask.'],
  ['EVSYS_ASYNCUSER20_bp', '0', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 0 position.'],
  ['EVSYS_ASYNCUSER21_bm', '(1<<1)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 1 mask.'],
  ['EVSYS_ASYNCUSER21_bp', '1', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 1 position.'],
  ['EVSYS_ASYNCUSER22_bm', '(1<<2)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 2 mask.'],
  ['EVSYS_ASYNCUSER22_bp', '2', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 2 position.'],
  ['EVSYS_ASYNCUSER23_bm', '(1<<3)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 3 mask.'],
  ['EVSYS_ASYNCUSER23_bp', '3', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 3 position.'],
  ['EVSYS_ASYNCUSER24_bm', '(1<<4)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 4 mask.'],
  ['EVSYS_ASYNCUSER24_bp', '4', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 4 position.'],
  ['EVSYS_ASYNCUSER25_bm', '(1<<5)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 5 mask.'],
  ['EVSYS_ASYNCUSER25_bp', '5', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 5 position.'],
  ['EVSYS_ASYNCUSER26_bm', '(1<<6)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 6 mask.'],
  ['EVSYS_ASYNCUSER26_bp', '6', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 6 position.'],
  ['EVSYS_ASYNCUSER27_bm', '(1<<7)', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 7 mask.'],
  ['EVSYS_ASYNCUSER27_bp', '7', 'Asynchronous User Ch 2 Input Selection - CCL LUT0 Event 0 bit 7 position.'],
  ['EVSYS_ASYNCUSER3_gm', '0xFF', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 group mask.'],
  ['EVSYS_ASYNCUSER3_gp', '0', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 group position.'],
  ['EVSYS_ASYNCUSER30_bm', '(1<<0)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 0 mask.'],
  ['EVSYS_ASYNCUSER30_bp', '0', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 0 position.'],
  ['EVSYS_ASYNCUSER31_bm', '(1<<1)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 1 mask.'],
  ['EVSYS_ASYNCUSER31_bp', '1', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 1 position.'],
  ['EVSYS_ASYNCUSER32_bm', '(1<<2)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 2 mask.'],
  ['EVSYS_ASYNCUSER32_bp', '2', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 2 position.'],
  ['EVSYS_ASYNCUSER33_bm', '(1<<3)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 3 mask.'],
  ['EVSYS_ASYNCUSER33_bp', '3', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 3 position.'],
  ['EVSYS_ASYNCUSER34_bm', '(1<<4)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 4 mask.'],
  ['EVSYS_ASYNCUSER34_bp', '4', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 4 position.'],
  ['EVSYS_ASYNCUSER35_bm', '(1<<5)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 5 mask.'],
  ['EVSYS_ASYNCUSER35_bp', '5', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 5 position.'],
  ['EVSYS_ASYNCUSER36_bm', '(1<<6)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 6 mask.'],
  ['EVSYS_ASYNCUSER36_bp', '6', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 6 position.'],
  ['EVSYS_ASYNCUSER37_bm', '(1<<7)', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 7 mask.'],
  ['EVSYS_ASYNCUSER37_bp', '7', 'Asynchronous User Ch 3 Input Selection - CCL LUT1 Event 0 bit 7 position.'],
  ['EVSYS_ASYNCUSER4_gm', '0xFF', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 group mask.'],
  ['EVSYS_ASYNCUSER4_gp', '0', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 group position.'],
  ['EVSYS_ASYNCUSER40_bm', '(1<<0)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 0 mask.'],
  ['EVSYS_ASYNCUSER40_bp', '0', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 0 position.'],
  ['EVSYS_ASYNCUSER41_bm', '(1<<1)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 1 mask.'],
  ['EVSYS_ASYNCUSER41_bp', '1', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 1 position.'],
  ['EVSYS_ASYNCUSER42_bm', '(1<<2)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 2 mask.'],
  ['EVSYS_ASYNCUSER42_bp', '2', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 2 position.'],
  ['EVSYS_ASYNCUSER43_bm', '(1<<3)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 3 mask.'],
  ['EVSYS_ASYNCUSER43_bp', '3', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 3 position.'],
  ['EVSYS_ASYNCUSER44_bm', '(1<<4)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 4 mask.'],
  ['EVSYS_ASYNCUSER44_bp', '4', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 4 position.'],
  ['EVSYS_ASYNCUSER45_bm', '(1<<5)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 5 mask.'],
  ['EVSYS_ASYNCUSER45_bp', '5', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 5 position.'],
  ['EVSYS_ASYNCUSER46_bm', '(1<<6)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 6 mask.'],
  ['EVSYS_ASYNCUSER46_bp', '6', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 6 position.'],
  ['EVSYS_ASYNCUSER47_bm', '(1<<7)', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 7 mask.'],
  ['EVSYS_ASYNCUSER47_bp', '7', 'Asynchronous User Ch 4 Input Selection - CCL LUT0 Event 1 bit 7 position.'],
  ['EVSYS_ASYNCUSER5_gm', '0xFF', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 group mask.'],
  ['EVSYS_ASYNCUSER5_gp', '0', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 group position.'],
  ['EVSYS_ASYNCUSER50_bm', '(1<<0)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 0 mask.'],
  ['EVSYS_ASYNCUSER50_bp', '0', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 0 position.'],
  ['EVSYS_ASYNCUSER51_bm', '(1<<1)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 1 mask.'],
  ['EVSYS_ASYNCUSER51_bp', '1', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 1 position.'],
  ['EVSYS_ASYNCUSER52_bm', '(1<<2)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 2 mask.'],
  ['EVSYS_ASYNCUSER52_bp', '2', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 2 position.'],
  ['EVSYS_ASYNCUSER53_bm', '(1<<3)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 3 mask.'],
  ['EVSYS_ASYNCUSER53_bp', '3', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 3 position.'],
  ['EVSYS_ASYNCUSER54_bm', '(1<<4)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 4 mask.'],
  ['EVSYS_ASYNCUSER54_bp', '4', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 4 position.'],
  ['EVSYS_ASYNCUSER55_bm', '(1<<5)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 5 mask.'],
  ['EVSYS_ASYNCUSER55_bp', '5', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 5 position.'],
  ['EVSYS_ASYNCUSER56_bm', '(1<<6)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 6 mask.'],
  ['EVSYS_ASYNCUSER56_bp', '6', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 6 position.'],
  ['EVSYS_ASYNCUSER57_bm', '(1<<7)', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 7 mask.'],
  ['EVSYS_ASYNCUSER57_bp', '7', 'Asynchronous User Ch 5 Input Selection - CCL LUT1 Event 1 bit 7 position.'],
  ['EVSYS_ASYNCUSER6_gm', '0xFF', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 group mask.'],
  ['EVSYS_ASYNCUSER6_gp', '0', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 group position.'],
  ['EVSYS_ASYNCUSER60_bm', '(1<<0)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 0 mask.'],
  ['EVSYS_ASYNCUSER60_bp', '0', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 0 position.'],
  ['EVSYS_ASYNCUSER61_bm', '(1<<1)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 1 mask.'],
  ['EVSYS_ASYNCUSER61_bp', '1', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 1 position.'],
  ['EVSYS_ASYNCUSER62_bm', '(1<<2)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 2 mask.'],
  ['EVSYS_ASYNCUSER62_bp', '2', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 2 position.'],
  ['EVSYS_ASYNCUSER63_bm', '(1<<3)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 3 mask.'],
  ['EVSYS_ASYNCUSER63_bp', '3', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 3 position.'],
  ['EVSYS_ASYNCUSER64_bm', '(1<<4)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 4 mask.'],
  ['EVSYS_ASYNCUSER64_bp', '4', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 4 position.'],
  ['EVSYS_ASYNCUSER65_bm', '(1<<5)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 5 mask.'],
  ['EVSYS_ASYNCUSER65_bp', '5', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 5 position.'],
  ['EVSYS_ASYNCUSER66_bm', '(1<<6)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 6 mask.'],
  ['EVSYS_ASYNCUSER66_bp', '6', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 6 position.'],
  ['EVSYS_ASYNCUSER67_bm', '(1<<7)', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 7 mask.'],
  ['EVSYS_ASYNCUSER67_bp', '7', 'Asynchronous User Ch 6 Input Selection - TCD0 Event 0 bit 7 position.'],
  ['EVSYS_ASYNCUSER7_gm', '0xFF', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 group mask.'],
  ['EVSYS_ASYNCUSER7_gp', '0', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 group position.'],
  ['EVSYS_ASYNCUSER70_bm', '(1<<0)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 0 mask.'],
  ['EVSYS_ASYNCUSER70_bp', '0', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 0 position.'],
  ['EVSYS_ASYNCUSER71_bm', '(1<<1)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 1 mask.'],
  ['EVSYS_ASYNCUSER71_bp', '1', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 1 position.'],
  ['EVSYS_ASYNCUSER72_bm', '(1<<2)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 2 mask.'],
  ['EVSYS_ASYNCUSER72_bp', '2', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 2 position.'],
  ['EVSYS_ASYNCUSER73_bm', '(1<<3)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 3 mask.'],
  ['EVSYS_ASYNCUSER73_bp', '3', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 3 position.'],
  ['EVSYS_ASYNCUSER74_bm', '(1<<4)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 4 mask.'],
  ['EVSYS_ASYNCUSER74_bp', '4', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 4 position.'],
  ['EVSYS_ASYNCUSER75_bm', '(1<<5)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 5 mask.'],
  ['EVSYS_ASYNCUSER75_bp', '5', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 5 position.'],
  ['EVSYS_ASYNCUSER76_bm', '(1<<6)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 6 mask.'],
  ['EVSYS_ASYNCUSER76_bp', '6', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 6 position.'],
  ['EVSYS_ASYNCUSER77_bm', '(1<<7)', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 7 mask.'],
  ['EVSYS_ASYNCUSER77_bp', '7', 'Asynchronous User Ch 7 Input Selection - TCD0 Event 1 bit 7 position.'],
  ['EVSYS_ASYNCUSER8_gm', '0xFF', 'Asynchronous User Ch 8 Input Selection - Event Out 0 group mask.'],
  ['EVSYS_ASYNCUSER8_gp', '0', 'Asynchronous User Ch 8 Input Selection - Event Out 0 group position.'],
  ['EVSYS_ASYNCUSER80_bm', '(1<<0)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 0 mask.'],
  ['EVSYS_ASYNCUSER80_bp', '0', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 0 position.'],
  ['EVSYS_ASYNCUSER81_bm', '(1<<1)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 1 mask.'],
  ['EVSYS_ASYNCUSER81_bp', '1', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 1 position.'],
  ['EVSYS_ASYNCUSER82_bm', '(1<<2)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 2 mask.'],
  ['EVSYS_ASYNCUSER82_bp', '2', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 2 position.'],
  ['EVSYS_ASYNCUSER83_bm', '(1<<3)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 3 mask.'],
  ['EVSYS_ASYNCUSER83_bp', '3', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 3 position.'],
  ['EVSYS_ASYNCUSER84_bm', '(1<<4)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 4 mask.'],
  ['EVSYS_ASYNCUSER84_bp', '4', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 4 position.'],
  ['EVSYS_ASYNCUSER85_bm', '(1<<5)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 5 mask.'],
  ['EVSYS_ASYNCUSER85_bp', '5', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 5 position.'],
  ['EVSYS_ASYNCUSER86_bm', '(1<<6)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 6 mask.'],
  ['EVSYS_ASYNCUSER86_bp', '6', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 6 position.'],
  ['EVSYS_ASYNCUSER87_bm', '(1<<7)', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 7 mask.'],
  ['EVSYS_ASYNCUSER87_bp', '7', 'Asynchronous User Ch 8 Input Selection - Event Out 0 bit 7 position.'],
  ['EVSYS_ASYNCUSER9_gm', '0xFF', 'Asynchronous User Ch 9 Input Selection - Event Out 1 group mask.'],
  ['EVSYS_ASYNCUSER9_gp', '0', 'Asynchronous User Ch 9 Input Selection - Event Out 1 group position.'],
  ['EVSYS_ASYNCUSER90_bm', '(1<<0)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 0 mask.'],
  ['EVSYS_ASYNCUSER90_bp', '0', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 0 position.'],
  ['EVSYS_ASYNCUSER91_bm', '(1<<1)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 1 mask.'],
  ['EVSYS_ASYNCUSER91_bp', '1', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 1 position.'],
  ['EVSYS_ASYNCUSER92_bm', '(1<<2)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 2 mask.'],
  ['EVSYS_ASYNCUSER92_bp', '2', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 2 position.'],
  ['EVSYS_ASYNCUSER93_bm', '(1<<3)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 3 mask.'],
  ['EVSYS_ASYNCUSER93_bp', '3', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 3 position.'],
  ['EVSYS_ASYNCUSER94_bm', '(1<<4)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 4 mask.'],
  ['EVSYS_ASYNCUSER94_bp', '4', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 4 position.'],
  ['EVSYS_ASYNCUSER95_bm', '(1<<5)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 5 mask.'],
  ['EVSYS_ASYNCUSER95_bp', '5', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 5 position.'],
  ['EVSYS_ASYNCUSER96_bm', '(1<<6)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 6 mask.'],
  ['EVSYS_ASYNCUSER96_bp', '6', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 6 position.'],
  ['EVSYS_ASYNCUSER97_bm', '(1<<7)', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 7 mask.'],
  ['EVSYS_ASYNCUSER97_bp', '7', 'Asynchronous User Ch 9 Input Selection - Event Out 1 bit 7 position.'],
  ['EVSYS_ASYNCUSER10_gm', '0xFF', 'Asynchronous User Ch 10 Input Selection - Event Out 2 group mask.'],
  ['EVSYS_ASYNCUSER10_gp', '0', 'Asynchronous User Ch 10 Input Selection - Event Out 2 group position.'],
  ['EVSYS_ASYNCUSER100_bm', '(1<<0)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 0 mask.'],
  ['EVSYS_ASYNCUSER100_bp', '0', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 0 position.'],
  ['EVSYS_ASYNCUSER101_bm', '(1<<1)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 1 mask.'],
  ['EVSYS_ASYNCUSER101_bp', '1', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 1 position.'],
  ['EVSYS_ASYNCUSER102_bm', '(1<<2)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 2 mask.'],
  ['EVSYS_ASYNCUSER102_bp', '2', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 2 position.'],
  ['EVSYS_ASYNCUSER103_bm', '(1<<3)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 3 mask.'],
  ['EVSYS_ASYNCUSER103_bp', '3', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 3 position.'],
  ['EVSYS_ASYNCUSER104_bm', '(1<<4)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 4 mask.'],
  ['EVSYS_ASYNCUSER104_bp', '4', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 4 position.'],
  ['EVSYS_ASYNCUSER105_bm', '(1<<5)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 5 mask.'],
  ['EVSYS_ASYNCUSER105_bp', '5', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 5 position.'],
  ['EVSYS_ASYNCUSER106_bm', '(1<<6)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 6 mask.'],
  ['EVSYS_ASYNCUSER106_bp', '6', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 6 position.'],
  ['EVSYS_ASYNCUSER107_bm', '(1<<7)', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 7 mask.'],
  ['EVSYS_ASYNCUSER107_bp', '7', 'Asynchronous User Ch 10 Input Selection - Event Out 2 bit 7 position.'],
  ['EVSYS_SYNCUSER0_gm', '0xFF', 'Synchronous User Ch 0 Input Selection - TCA0 group mask.'],
  ['EVSYS_SYNCUSER0_gp', '0', 'Synchronous User Ch 0 Input Selection - TCA0 group position.'],
  ['EVSYS_SYNCUSER00_bm', '(1<<0)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 0 mask.'],
  ['EVSYS_SYNCUSER00_bp', '0', 'Synchronous User Ch 0 Input Selection - TCA0 bit 0 position.'],
  ['EVSYS_SYNCUSER01_bm', '(1<<1)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 1 mask.'],
  ['EVSYS_SYNCUSER01_bp', '1', 'Synchronous User Ch 0 Input Selection - TCA0 bit 1 position.'],
  ['EVSYS_SYNCUSER02_bm', '(1<<2)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 2 mask.'],
  ['EVSYS_SYNCUSER02_bp', '2', 'Synchronous User Ch 0 Input Selection - TCA0 bit 2 position.'],
  ['EVSYS_SYNCUSER03_bm', '(1<<3)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 3 mask.'],
  ['EVSYS_SYNCUSER03_bp', '3', 'Synchronous User Ch 0 Input Selection - TCA0 bit 3 position.'],
  ['EVSYS_SYNCUSER04_bm', '(1<<4)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 4 mask.'],
  ['EVSYS_SYNCUSER04_bp', '4', 'Synchronous User Ch 0 Input Selection - TCA0 bit 4 position.'],
  ['EVSYS_SYNCUSER05_bm', '(1<<5)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 5 mask.'],
  ['EVSYS_SYNCUSER05_bp', '5', 'Synchronous User Ch 0 Input Selection - TCA0 bit 5 position.'],
  ['EVSYS_SYNCUSER06_bm', '(1<<6)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 6 mask.'],
  ['EVSYS_SYNCUSER06_bp', '6', 'Synchronous User Ch 0 Input Selection - TCA0 bit 6 position.'],
  ['EVSYS_SYNCUSER07_bm', '(1<<7)', 'Synchronous User Ch 0 Input Selection - TCA0 bit 7 mask.'],
  ['EVSYS_SYNCUSER07_bp', '7', 'Synchronous User Ch 0 Input Selection - TCA0 bit 7 position.'],
  ['EVSYS_SYNCUSER1_gm', '0xFF', 'Synchronous User Ch 1 Input Selection - USART0 group mask.'],
  ['EVSYS_SYNCUSER1_gp', '0', 'Synchronous User Ch 1 Input Selection - USART0 group position.'],
  ['EVSYS_SYNCUSER10_bm', '(1<<0)', 'Synchronous User Ch 1 Input Selection - USART0 bit 0 mask.'],
  ['EVSYS_SYNCUSER10_bp', '0', 'Synchronous User Ch 1 Input Selection - USART0 bit 0 position.'],
  ['EVSYS_SYNCUSER11_bm', '(1<<1)', 'Synchronous User Ch 1 Input Selection - USART0 bit 1 mask.'],
  ['EVSYS_SYNCUSER11_bp', '1', 'Synchronous User Ch 1 Input Selection - USART0 bit 1 position.'],
  ['EVSYS_SYNCUSER12_bm', '(1<<2)', 'Synchronous User Ch 1 Input Selection - USART0 bit 2 mask.'],
  ['EVSYS_SYNCUSER12_bp', '2', 'Synchronous User Ch 1 Input Selection - USART0 bit 2 position.'],
  ['EVSYS_SYNCUSER13_bm', '(1<<3)', 'Synchronous User Ch 1 Input Selection - USART0 bit 3 mask.'],
  ['EVSYS_SYNCUSER13_bp', '3', 'Synchronous User Ch 1 Input Selection - USART0 bit 3 position.'],
  ['EVSYS_SYNCUSER14_bm', '(1<<4)', 'Synchronous User Ch 1 Input Selection - USART0 bit 4 mask.'],
  ['EVSYS_SYNCUSER14_bp', '4', 'Synchronous User Ch 1 Input Selection - USART0 bit 4 position.'],
  ['EVSYS_SYNCUSER15_bm', '(1<<5)', 'Synchronous User Ch 1 Input Selection - USART0 bit 5 mask.'],
  ['EVSYS_SYNCUSER15_bp', '5', 'Synchronous User Ch 1 Input Selection - USART0 bit 5 position.'],
  ['EVSYS_SYNCUSER16_bm', '(1<<6)', 'Synchronous User Ch 1 Input Selection - USART0 bit 6 mask.'],
  ['EVSYS_SYNCUSER16_bp', '6', 'Synchronous User Ch 1 Input Selection - USART0 bit 6 position.'],
  ['EVSYS_SYNCUSER17_bm', '(1<<7)', 'Synchronous User Ch 1 Input Selection - USART0 bit 7 mask.'],
  ['EVSYS_SYNCUSER17_bp', '7', 'Synchronous User Ch 1 Input Selection - USART0 bit 7 position.'],
  ['FUSE_PERIOD_gm', '0x0F', 'Watchdog Timeout Period group mask.'],
  ['FUSE_PERIOD_gp', '0', 'Watchdog Timeout Period group position.'],
  ['FUSE_PERIOD0_bm', '(1<<0)', 'Watchdog Timeout Period bit 0 mask.'],
  ['FUSE_PERIOD0_bp', '0', 'Watchdog Timeout Period bit 0 position.'],
  ['FUSE_PERIOD1_bm', '(1<<1)', 'Watchdog Timeout Period bit 1 mask.'],
  ['FUSE_PERIOD1_bp', '1', 'Watchdog Timeout Period bit 1 position.'],
  ['FUSE_PERIOD2_bm', '(1<<2)', 'Watchdog Timeout Period bit 2 mask.'],
  ['FUSE_PERIOD2_bp', '2', 'Watchdog Timeout Period bit 2 position.'],
  ['FUSE_PERIOD3_bm', '(1<<3)', 'Watchdog Timeout Period bit 3 mask.'],
  ['FUSE_PERIOD3_bp', '3', 'Watchdog Timeout Period bit 3 position.'],
  ['FUSE_WINDOW_gm', '0xF0', 'Watchdog Window Timeout Period group mask.'],
  ['FUSE_WINDOW_gp', '4', 'Watchdog Window Timeout Period group position.'],
  ['FUSE_WINDOW0_bm', '(1<<4)', 'Watchdog Window Timeout Period bit 0 mask.'],
  ['FUSE_WINDOW0_bp', '4', 'Watchdog Window Timeout Period bit 0 position.'],
  ['FUSE_WINDOW1_bm', '(1<<5)', 'Watchdog Window Timeout Period bit 1 mask.'],
  ['FUSE_WINDOW1_bp', '5', 'Watchdog Window Timeout Period bit 1 position.'],
  ['FUSE_WINDOW2_bm', '(1<<6)', 'Watchdog Window Timeout Period bit 2 mask.'],
  ['FUSE_WINDOW2_bp', '6', 'Watchdog Window Timeout Period bit 2 position.'],
  ['FUSE_WINDOW3_bm', '(1<<7)', 'Watchdog Window Timeout Period bit 3 mask.'],
  ['FUSE_WINDOW3_bp', '7', 'Watchdog Window Timeout Period bit 3 position.'],
  ['FUSE_SLEEP_gm', '0x03', 'BOD Operation in Sleep Mode group mask.'],
  ['FUSE_SLEEP_gp', '0', 'BOD Operation in Sleep Mode group position.'],
  ['FUSE_SLEEP0_bm', '(1<<0)', 'BOD Operation in Sleep Mode bit 0 mask.'],
  ['FUSE_SLEEP0_bp', '0', 'BOD Operation in Sleep Mode bit 0 position.'],
  ['FUSE_SLEEP1_bm', '(1<<1)', 'BOD Operation in Sleep Mode bit 1 mask.'],
  ['FUSE_SLEEP1_bp', '1', 'BOD Operation in Sleep Mode bit 1 position.'],
  ['FUSE_ACTIVE_gm', '0x0C', 'BOD Operation in Active Mode group mask.'],
  ['FUSE_ACTIVE_gp', '2', 'BOD Operation in Active Mode group position.'],
  ['FUSE_ACTIVE0_bm', '(1<<2)', 'BOD Operation in Active Mode bit 0 mask.'],
  ['FUSE_ACTIVE0_bp', '2', 'BOD Operation in Active Mode bit 0 position.'],
  ['FUSE_ACTIVE1_bm', '(1<<3)', 'BOD Operation in Active Mode bit 1 mask.'],
  ['FUSE_ACTIVE1_bp', '3', 'BOD Operation in Active Mode bit 1 position.'],
  ['FUSE_SAMPFREQ_bm', '0x10', 'BOD Sample Frequency bit mask.'],
  ['FUSE_SAMPFREQ_bp', '4', 'BOD Sample Frequency bit position.'],
  ['FUSE_LVL_gm', '0xE0', 'BOD Level group mask.'],
  ['FUSE_LVL_gp', '5', 'BOD Level group position.'],
  ['FUSE_LVL0_bm', '(1<<5)', 'BOD Level bit 0 mask.'],
  ['FUSE_LVL0_bp', '5', 'BOD Level bit 0 position.'],
  ['FUSE_LVL1_bm', '(1<<6)', 'BOD Level bit 1 mask.'],
  ['FUSE_LVL1_bp', '6', 'BOD Level bit 1 position.'],
  ['FUSE_LVL2_bm', '(1<<7)', 'BOD Level bit 2 mask.'],
  ['FUSE_LVL2_bp', '7', 'BOD Level bit 2 position.'],
  ['FUSE_FREQSEL_gm', '0x03', 'Frequency Select group mask.'],
  ['FUSE_FREQSEL_gp', '0', 'Frequency Select group position.'],
  ['FUSE_FREQSEL0_bm', '(1<<0)', 'Frequency Select bit 0 mask.'],
  ['FUSE_FREQSEL0_bp', '0', 'Frequency Select bit 0 position.'],
  ['FUSE_FREQSEL1_bm', '(1<<1)', 'Frequency Select bit 1 mask.'],
  ['FUSE_FREQSEL1_bp', '1', 'Frequency Select bit 1 position.'],
  ['FUSE_OSCLOCK_bm', '0x80', 'Oscillator Lock bit mask.'],
  ['FUSE_OSCLOCK_bp', '7', 'Oscillator Lock bit position.'],
  ['FUSE_CMPA_bm', '0x01', 'Compare A Default Output Value bit mask.'],
  ['FUSE_CMPA_bp', '0', 'Compare A Default Output Value bit position.'],
  ['FUSE_CMPB_bm', '0x02', 'Compare B Default Output Value bit mask.'],
  ['FUSE_CMPB_bp', '1', 'Compare B Default Output Value bit position.'],
  ['FUSE_CMPC_bm', '0x04', 'Compare C Default Output Value bit mask.'],
  ['FUSE_CMPC_bp', '2', 'Compare C Default Output Value bit position.'],
  ['FUSE_CMPD_bm', '0x08', 'Compare D Default Output Value bit mask.'],
  ['FUSE_CMPD_bp', '3', 'Compare D Default Output Value bit position.'],
  ['FUSE_CMPAEN_bm', '0x10', 'Compare A Output Enable bit mask.'],
  ['FUSE_CMPAEN_bp', '4', 'Compare A Output Enable bit position.'],
  ['FUSE_CMPBEN_bm', '0x20', 'Compare B Output Enable bit mask.'],
  ['FUSE_CMPBEN_bp', '5', 'Compare B Output Enable bit position.'],
  ['FUSE_CMPCEN_bm', '0x40', 'Compare C Output Enable bit mask.'],
  ['FUSE_CMPCEN_bp', '6', 'Compare C Output Enable bit position.'],
  ['FUSE_CMPDEN_bm', '0x80', 'Compare D Output Enable bit mask.'],
  ['FUSE_CMPDEN_bp', '7', 'Compare D Output Enable bit position.'],
  ['FUSE_EESAVE_bm', '0x01', 'EEPROM Save bit mask.'],
  ['FUSE_EESAVE_bp', '0', 'EEPROM Save bit position.'],
  ['FUSE_RSTPINCFG_gm', '0x0C', 'Reset Pin Configuration group mask.'],
  ['FUSE_RSTPINCFG_gp', '2', 'Reset Pin Configuration group position.'],
  ['FUSE_RSTPINCFG0_bm', '(1<<2)', 'Reset Pin Configuration bit 0 mask.'],
  ['FUSE_RSTPINCFG0_bp', '2', 'Reset Pin Configuration bit 0 position.'],
  ['FUSE_RSTPINCFG1_bm', '(1<<3)', 'Reset Pin Configuration bit 1 mask.'],
  ['FUSE_RSTPINCFG1_bp', '3', 'Reset Pin Configuration bit 1 position.'],
  ['FUSE_CRCSRC_gm', '0xC0', 'CRC Source group mask.'],
  ['FUSE_CRCSRC_gp', '6', 'CRC Source group position.'],
  ['FUSE_CRCSRC0_bm', '(1<<6)', 'CRC Source bit 0 mask.'],
  ['FUSE_CRCSRC0_bp', '6', 'CRC Source bit 0 position.'],
  ['FUSE_CRCSRC1_bm', '(1<<7)', 'CRC Source bit 1 mask.'],
  ['FUSE_CRCSRC1_bp', '7', 'CRC Source bit 1 position.'],
  ['FUSE_SUT_gm', '0x07', 'Startup Time group mask.'],
  ['FUSE_SUT_gp', '0', 'Startup Time group position.'],
  ['FUSE_SUT0_bm', '(1<<0)', 'Startup Time bit 0 mask.'],
  ['FUSE_SUT0_bp', '0', 'Startup Time bit 0 position.'],
  ['FUSE_SUT1_bm', '(1<<1)', 'Startup Time bit 1 mask.'],
  ['FUSE_SUT1_bp', '1', 'Startup Time bit 1 position.'],
  ['FUSE_SUT2_bm', '(1<<2)', 'Startup Time bit 2 mask.'],
  ['FUSE_SUT2_bp', '2', 'Startup Time bit 2 position.'],
  ['LOCKBIT_LB_gm', '0xFF', 'Lock Bits group mask.'],
  ['LOCKBIT_LB_gp', '0', 'Lock Bits group position.'],
  ['LOCKBIT_LB0_bm', '(1<<0)', 'Lock Bits bit 0 mask.'],
  ['LOCKBIT_LB0_bp', '0', 'Lock Bits bit 0 position.'],
  ['LOCKBIT_LB1_bm', '(1<<1)', 'Lock Bits bit 1 mask.'],
  ['LOCKBIT_LB1_bp', '1', 'Lock Bits bit 1 position.'],
  ['LOCKBIT_LB2_bm', '(1<<2)', 'Lock Bits bit 2 mask.'],
  ['LOCKBIT_LB2_bp', '2', 'Lock Bits bit 2 position.'],
  ['LOCKBIT_LB3_bm', '(1<<3)', 'Lock Bits bit 3 mask.'],
  ['LOCKBIT_LB3_bp', '3', 'Lock Bits bit 3 position.'],
  ['LOCKBIT_LB4_bm', '(1<<4)', 'Lock Bits bit 4 mask.'],
  ['LOCKBIT_LB4_bp', '4', 'Lock Bits bit 4 position.'],
  ['LOCKBIT_LB5_bm', '(1<<5)', 'Lock Bits bit 5 mask.'],
  ['LOCKBIT_LB5_bp', '5', 'Lock Bits bit 5 position.'],
  ['LOCKBIT_LB6_bm', '(1<<6)', 'Lock Bits bit 6 mask.'],
  ['LOCKBIT_LB6_bp', '6', 'Lock Bits bit 6 position.'],
  ['LOCKBIT_LB7_bm', '(1<<7)', 'Lock Bits bit 7 mask.'],
  ['LOCKBIT_LB7_bp', '7', 'Lock Bits bit 7 position.'],
  ['NVMCTRL_CMD_gm', '0x07', 'Command group mask.'],
  ['NVMCTRL_CMD_gp', '0', 'Command group position.'],
  ['NVMCTRL_CMD0_bm', '(1<<0)', 'Command bit 0 mask.'],
  ['NVMCTRL_CMD0_bp', '0', 'Command bit 0 position.'],
  ['NVMCTRL_CMD1_bm', '(1<<1)', 'Command bit 1 mask.'],
  ['NVMCTRL_CMD1_bp', '1', 'Command bit 1 position.'],
  ['NVMCTRL_CMD2_bm', '(1<<2)', 'Command bit 2 mask.'],
  ['NVMCTRL_CMD2_bp', '2', 'Command bit 2 position.'],
  ['NVMCTRL_APCWP_bm', '0x01', 'Application code write protect bit mask.'],
  ['NVMCTRL_APCWP_bp', '0', 'Application code write protect bit position.'],
  ['NVMCTRL_BOOTLOCK_bm', '0x02', 'Boot Lock bit mask.'],
  ['NVMCTRL_BOOTLOCK_bp', '1', 'Boot Lock bit position.'],
  ['NVMCTRL_FBUSY_bm', '0x01', 'Flash busy bit mask.'],
  ['NVMCTRL_FBUSY_bp', '0', 'Flash busy bit position.'],
  ['NVMCTRL_EEBUSY_bm', '0x02', 'EEPROM busy bit mask.'],
  ['NVMCTRL_EEBUSY_bp', '1', 'EEPROM busy bit position.'],
  ['NVMCTRL_WRERROR_bm', '0x04', 'Write error bit mask.'],
  ['NVMCTRL_WRERROR_bp', '2', 'Write error bit position.'],
  ['NVMCTRL_EEREADY_bm', '0x01', 'EEPROM Ready bit mask.'],
  ['NVMCTRL_EEREADY_bp', '0', 'EEPROM Ready bit position.'],
  ['PORT_INT_gm', '0xFF', 'Pin Interrupt group mask.'],
  ['PORT_INT_gp', '0', 'Pin Interrupt group position.'],
  ['PORT_INT0_bm', '(1<<0)', 'Pin Interrupt bit 0 mask.'],
  ['PORT_INT0_bp', '0', 'Pin Interrupt bit 0 position.'],
  ['PORT_INT1_bm', '(1<<1)', 'Pin Interrupt bit 1 mask.'],
  ['PORT_INT1_bp', '1', 'Pin Interrupt bit 1 position.'],
  ['PORT_INT2_bm', '(1<<2)', 'Pin Interrupt bit 2 mask.'],
  ['PORT_INT2_bp', '2', 'Pin Interrupt bit 2 position.'],
  ['PORT_INT3_bm', '(1<<3)', 'Pin Interrupt bit 3 mask.'],
  ['PORT_INT3_bp', '3', 'Pin Interrupt bit 3 position.'],
  ['PORT_INT4_bm', '(1<<4)', 'Pin Interrupt bit 4 mask.'],
  ['PORT_INT4_bp', '4', 'Pin Interrupt bit 4 position.'],
  ['PORT_INT5_bm', '(1<<5)', 'Pin Interrupt bit 5 mask.'],
  ['PORT_INT5_bp', '5', 'Pin Interrupt bit 5 position.'],
  ['PORT_INT6_bm', '(1<<6)', 'Pin Interrupt bit 6 mask.'],
  ['PORT_INT6_bp', '6', 'Pin Interrupt bit 6 position.'],
  ['PORT_INT7_bm', '(1<<7)', 'Pin Interrupt bit 7 mask.'],
  ['PORT_INT7_bp', '7', 'Pin Interrupt bit 7 position.'],
  ['PORT_ISC_gm', '0x07', 'Input/Sense Configuration group mask.'],
  ['PORT_ISC_gp', '0', 'Input/Sense Configuration group position.'],
  ['PORT_ISC0_bm', '(1<<0)', 'Input/Sense Configuration bit 0 mask.'],
  ['PORT_ISC0_bp', '0', 'Input/Sense Configuration bit 0 position.'],
  ['PORT_ISC1_bm', '(1<<1)', 'Input/Sense Configuration bit 1 mask.'],
  ['PORT_ISC1_bp', '1', 'Input/Sense Configuration bit 1 position.'],
  ['PORT_ISC2_bm', '(1<<2)', 'Input/Sense Configuration bit 2 mask.'],
  ['PORT_ISC2_bp', '2', 'Input/Sense Configuration bit 2 position.'],
  ['PORT_PULLUPEN_bm', '0x08', 'Pullup enable bit mask.'],
  ['PORT_PULLUPEN_bp', '3', 'Pullup enable bit position.'],
  ['PORT_INVEN_bm', '0x80', 'Inverted I/O Enable bit mask.'],
  ['PORT_INVEN_bp', '7', 'Inverted I/O Enable bit position.'],
  ['PORTMUX_EVOUT0_bm', '0x01', 'Event Output 0 bit mask.'],
  ['PORTMUX_EVOUT0_bp', '0', 'Event Output 0 bit position.'],
  ['PORTMUX_EVOUT1_bm', '0x02', 'Event Output 1 bit mask.'],
  ['PORTMUX_EVOUT1_bp', '1', 'Event Output 1 bit position.'],
  ['PORTMUX_EVOUT2_bm', '0x04', 'Event Output 2 bit mask.'],
  ['PORTMUX_EVOUT2_bp', '2', 'Event Output 2 bit position.'],
  ['PORTMUX_LUT0_bm', '0x10', 'Configurable Custom Logic LUT0 bit mask.'],
  ['PORTMUX_LUT0_bp', '4', 'Configurable Custom Logic LUT0 bit position.'],
  ['PORTMUX_LUT1_bm', '0x20', 'Configurable Custom Logic LUT1 bit mask.'],
  ['PORTMUX_LUT1_bp', '5', 'Configurable Custom Logic LUT1 bit position.'],
  ['PORTMUX_USART0_bm', '0x01', 'Port Multiplexer USART0 bit mask.'],
  ['PORTMUX_USART0_bp', '0', 'Port Multiplexer USART0 bit position.'],
  ['PORTMUX_SPI0_bm', '0x04', 'Port Multiplexer SPI0 bit mask.'],
  ['PORTMUX_SPI0_bp', '2', 'Port Multiplexer SPI0 bit position.'],
  ['PORTMUX_TWI0_bm', '0x10', 'Port Multiplexer TWI0 bit mask.'],
  ['PORTMUX_TWI0_bp', '4', 'Port Multiplexer TWI0 bit position.'],
  ['PORTMUX_TCA00_bm', '0x01', 'Port Multiplexer TCA0 Output 0 bit mask.'],
  ['PORTMUX_TCA00_bp', '0', 'Port Multiplexer TCA0 Output 0 bit position.'],
  ['PORTMUX_TCA01_bm', '0x02', 'Port Multiplexer TCA0 Output 1 bit mask.'],
  ['PORTMUX_TCA01_bp', '1', 'Port Multiplexer TCA0 Output 1 bit position.'],
  ['PORTMUX_TCA02_bm', '0x04', 'Port Multiplexer TCA0 Output 2 bit mask.'],
  ['PORTMUX_TCA02_bp', '2', 'Port Multiplexer TCA0 Output 2 bit position.'],
  ['PORTMUX_TCA03_bm', '0x08', 'Port Multiplexer TCA0 Output 3 bit mask.'],
  ['PORTMUX_TCA03_bp', '3', 'Port Multiplexer TCA0 Output 3 bit position.'],
  ['PORTMUX_TCA04_bm', '0x10', 'Port Multiplexer TCA0 Output 4 bit mask.'],
  ['PORTMUX_TCA04_bp', '4', 'Port Multiplexer TCA0 Output 4 bit position.'],
  ['PORTMUX_TCA05_bm', '0x20', 'Port Multiplexer TCA0 Output 5 bit mask.'],
  ['PORTMUX_TCA05_bp', '5', 'Port Multiplexer TCA0 Output 5 bit position.'],
  ['PORTMUX_TCB0_bm', '0x01', 'Port Multiplexer TCB bit mask.'],
  ['PORTMUX_TCB0_bp', '0', 'Port Multiplexer TCB bit position.'],
  ['RSTCTRL_PORF_bm', '0x01', 'Power on Reset flag bit mask.'],
  ['RSTCTRL_PORF_bp', '0', 'Power on Reset flag bit position.'],
  ['RSTCTRL_BORF_bm', '0x02', 'Brown out detector Reset flag bit mask.'],
  ['RSTCTRL_BORF_bp', '1', 'Brown out detector Reset flag bit position.'],
  ['RSTCTRL_EXTRF_bm', '0x04', 'External Reset flag bit mask.'],
  ['RSTCTRL_EXTRF_bp', '2', 'External Reset flag bit position.'],
  ['RSTCTRL_WDRF_bm', '0x08', 'Watch dog Reset flag bit mask.'],
  ['RSTCTRL_WDRF_bp', '3', 'Watch dog Reset flag bit position.'],
  ['RSTCTRL_SWRF_bm', '0x10', 'Software Reset flag bit mask.'],
  ['RSTCTRL_SWRF_bp', '4', 'Software Reset flag bit position.'],
  ['RSTCTRL_UPDIRF_bm', '0x20', 'UPDI Reset flag bit mask.'],
  ['RSTCTRL_UPDIRF_bp', '5', 'UPDI Reset flag bit position.'],
  ['RSTCTRL_SWRE_bm', '0x01', 'Software reset enable bit mask.'],
  ['RSTCTRL_SWRE_bp', '0', 'Software reset enable bit position.'],
  ['RTC_RTCEN_bm', '0x01', 'Enable bit mask.'],
  ['RTC_RTCEN_bp', '0', 'Enable bit position.'],
  ['RTC_PRESCALER_gm', '0x78', 'Prescaling Factor group mask.'],
  ['RTC_PRESCALER_gp', '3', 'Prescaling Factor group position.'],
  ['RTC_PRESCALER0_bm', '(1<<3)', 'Prescaling Factor bit 0 mask.'],
  ['RTC_PRESCALER0_bp', '3', 'Prescaling Factor bit 0 position.'],
  ['RTC_PRESCALER1_bm', '(1<<4)', 'Prescaling Factor bit 1 mask.'],
  ['RTC_PRESCALER1_bp', '4', 'Prescaling Factor bit 1 position.'],
  ['RTC_PRESCALER2_bm', '(1<<5)', 'Prescaling Factor bit 2 mask.'],
  ['RTC_PRESCALER2_bp', '5', 'Prescaling Factor bit 2 position.'],
  ['RTC_PRESCALER3_bm', '(1<<6)', 'Prescaling Factor bit 3 mask.'],
  ['RTC_PRESCALER3_bp', '6', 'Prescaling Factor bit 3 position.'],
  ['RTC_RUNSTDBY_bm', '0x80', 'Run In Standby bit mask.'],
  ['RTC_RUNSTDBY_bp', '7', 'Run In Standby bit position.'],
  ['RTC_CTRLABUSY_bm', '0x01', 'CTRLA Synchronization Busy Flag bit mask.'],
  ['RTC_CTRLABUSY_bp', '0', 'CTRLA Synchronization Busy Flag bit position.'],
  ['RTC_CNTBUSY_bm', '0x02', 'Count Synchronization Busy Flag bit mask.'],
  ['RTC_CNTBUSY_bp', '1', 'Count Synchronization Busy Flag bit position.'],
  ['RTC_PERBUSY_bm', '0x04', 'Period Synchronization Busy Flag bit mask.'],
  ['RTC_PERBUSY_bp', '2', 'Period Synchronization Busy Flag bit position.'],
  ['RTC_CMPBUSY_bm', '0x08', 'Comparator Synchronization Busy Flag bit mask.'],
  ['RTC_CMPBUSY_bp', '3', 'Comparator Synchronization Busy Flag bit position.'],
  ['RTC_OVF_bm', '0x01', 'Overflow Interrupt enable bit mask.'],
  ['RTC_OVF_bp', '0', 'Overflow Interrupt enable bit position.'],
  ['RTC_CMP_bm', '0x02', 'Compare Match Interrupt enable bit mask.'],
  ['RTC_CMP_bp', '1', 'Compare Match Interrupt enable bit position.'],
  ['RTC_DBGRUN_bm', '0x01', 'Run in debug bit mask.'],
  ['RTC_DBGRUN_bp', '0', 'Run in debug bit position.'],
  ['RTC_CLKSEL_gm', '0x03', 'Clock Select group mask.'],
  ['RTC_CLKSEL_gp', '0', 'Clock Select group position.'],
  ['RTC_CLKSEL0_bm', '(1<<0)', 'Clock Select bit 0 mask.'],
  ['RTC_CLKSEL0_bp', '0', 'Clock Select bit 0 position.'],
  ['RTC_CLKSEL1_bm', '(1<<1)', 'Clock Select bit 1 mask.'],
  ['RTC_CLKSEL1_bp', '1', 'Clock Select bit 1 position.'],
  ['RTC_PITEN_bm', '0x01', 'Enable bit mask.'],
  ['RTC_PITEN_bp', '0', 'Enable bit position.'],
  ['RTC_PERIOD_gm', '0x78', 'Period group mask.'],
  ['RTC_PERIOD_gp', '3', 'Period group position.'],
  ['RTC_PERIOD0_bm', '(1<<3)', 'Period bit 0 mask.'],
  ['RTC_PERIOD0_bp', '3', 'Period bit 0 position.'],
  ['RTC_PERIOD1_bm', '(1<<4)', 'Period bit 1 mask.'],
  ['RTC_PERIOD1_bp', '4', 'Period bit 1 position.'],
  ['RTC_PERIOD2_bm', '(1<<5)', 'Period bit 2 mask.'],
  ['RTC_PERIOD2_bp', '5', 'Period bit 2 position.'],
  ['RTC_PERIOD3_bm', '(1<<6)', 'Period bit 3 mask.'],
  ['RTC_PERIOD3_bp', '6', 'Period bit 3 position.'],
  ['RTC_CTRLBUSY_bm', '0x01', 'CTRLA Synchronization Busy Flag bit mask.'],
  ['RTC_CTRLBUSY_bp', '0', 'CTRLA Synchronization Busy Flag bit position.'],
  ['RTC_PI_bm', '0x01', 'Periodic Interrupt bit mask.'],
  ['RTC_PI_bp', '0', 'Periodic Interrupt bit position.'],
  ['SLPCTRL_SEN_bm', '0x01', 'Sleep enable bit mask.'],
  ['SLPCTRL_SEN_bp', '0', 'Sleep enable bit position.'],
  ['SLPCTRL_SMODE_gm', '0x06', 'Sleep mode group mask.'],
  ['SLPCTRL_SMODE_gp', '1', 'Sleep mode group position.'],
  ['SLPCTRL_SMODE0_bm', '(1<<1)', 'Sleep mode bit 0 mask.'],
  ['SLPCTRL_SMODE0_bp', '1', 'Sleep mode bit 0 position.'],
  ['SLPCTRL_SMODE1_bm', '(1<<2)', 'Sleep mode bit 1 mask.'],
  ['SLPCTRL_SMODE1_bp', '2', 'Sleep mode bit 1 position.'],
  ['SPI_ENABLE_bm', '0x01', 'Enable Module bit mask.'],
  ['SPI_ENABLE_bp', '0', 'Enable Module bit position.'],
  ['SPI_PRESC_gm', '0x06', 'Prescaler group mask.'],
  ['SPI_PRESC_gp', '1', 'Prescaler group position.'],
  ['SPI_PRESC0_bm', '(1<<1)', 'Prescaler bit 0 mask.'],
  ['SPI_PRESC0_bp', '1', 'Prescaler bit 0 position.'],
  ['SPI_PRESC1_bm', '(1<<2)', 'Prescaler bit 1 mask.'],
  ['SPI_PRESC1_bp', '2', 'Prescaler bit 1 position.'],
  ['SPI_CLK2X_bm', '0x10', 'Enable Double Speed bit mask.'],
  ['SPI_CLK2X_bp', '4', 'Enable Double Speed bit position.'],
  ['SPI_MASTER_bm', '0x20', 'Master Operation Enable bit mask.'],
  ['SPI_MASTER_bp', '5', 'Master Operation Enable bit position.'],
  ['SPI_DORD_bm', '0x40', 'Data Order Setting bit mask.'],
  ['SPI_DORD_bp', '6', 'Data Order Setting bit position.'],
  ['SPI_MODE_gm', '0x03', 'SPI Mode group mask.'],
  ['SPI_MODE_gp', '0', 'SPI Mode group position.'],
  ['SPI_MODE0_bm', '(1<<0)', 'SPI Mode bit 0 mask.'],
  ['SPI_MODE0_bp', '0', 'SPI Mode bit 0 position.'],
  ['SPI_MODE1_bm', '(1<<1)', 'SPI Mode bit 1 mask.'],
  ['SPI_MODE1_bp', '1', 'SPI Mode bit 1 position.'],
  ['SPI_SSD_bm', '0x04', 'Slave Select Disable bit mask.'],
  ['SPI_SSD_bp', '2', 'Slave Select Disable bit position.'],
  ['SPI_BUFWR_bm', '0x40', 'Buffer Write Mode bit mask.'],
  ['SPI_BUFWR_bp', '6', 'Buffer Write Mode bit position.'],
  ['SPI_BUFEN_bm', '0x80', 'Buffer Mode Enable bit mask.'],
  ['SPI_BUFEN_bp', '7', 'Buffer Mode Enable bit position.'],
  ['SPI_IE_bm', '0x01', 'Interrupt Enable bit mask.'],
  ['SPI_IE_bp', '0', 'Interrupt Enable bit position.'],
  ['SPI_SSIE_bm', '0x10', 'Slave Select Trigger Interrupt Enable bit mask.'],
  ['SPI_SSIE_bp', '4', 'Slave Select Trigger Interrupt Enable bit position.'],
  ['SPI_DREIE_bm', '0x20', 'Data Register Empty Interrupt Enable bit mask.'],
  ['SPI_DREIE_bp', '5', 'Data Register Empty Interrupt Enable bit position.'],
  ['SPI_TXCIE_bm', '0x40', 'Transfer Complete Interrupt Enable bit mask.'],
  ['SPI_TXCIE_bp', '6', 'Transfer Complete Interrupt Enable bit position.'],
  ['SPI_RXCIE_bm', '0x80', 'Receive Complete Interrupt Enable bit mask.'],
  ['SPI_RXCIE_bp', '7', 'Receive Complete Interrupt Enable bit position.'],
  ['SPI_BUFOVF_bm', '0x01', 'Buffer Overflow bit mask.'],
  ['SPI_BUFOVF_bp', '0', 'Buffer Overflow bit position.'],
  ['SPI_SSIF_bm', '0x10', 'Slave Select Trigger Interrupt Flag bit mask.'],
  ['SPI_SSIF_bp', '4', 'Slave Select Trigger Interrupt Flag bit position.'],
  ['SPI_DREIF_bm', '0x20', 'Data Register Empty Interrupt Flag bit mask.'],
  ['SPI_DREIF_bp', '5', 'Data Register Empty Interrupt Flag bit position.'],
  ['SPI_TXCIF_bm', '0x40', 'Transfer Complete Interrupt Flag bit mask.'],
  ['SPI_TXCIF_bp', '6', 'Transfer Complete Interrupt Flag bit position.'],
  ['SPI_WRCOL_bm', '0x40', 'Write Collision bit mask.'],
  ['SPI_WRCOL_bp', '6', 'Write Collision bit position.'],
  ['SPI_RXCIF_bm', '0x80', 'Receive Complete Interrupt Flag bit mask.'],
  ['SPI_RXCIF_bp', '7', 'Receive Complete Interrupt Flag bit position.'],
  ['SPI_IF_bm', '0x80', 'Interrupt Flag bit mask.'],
  ['SPI_IF_bp', '7', 'Interrupt Flag bit position.'],
  ['SYSCFG_ENEXTBRK_bm', '0x01', 'External break enable bit mask.'],
  ['SYSCFG_ENEXTBRK_bp', '0', 'External break enable bit position.'],
  ['TCA_SINGLE_ENABLE_bm', '0x01', 'Module Enable bit mask.'],
  ['TCA_SINGLE_ENABLE_bp', '0', 'Module Enable bit position.'],
  ['TCA_SINGLE_CLKSEL_gm', '0x0E', 'Clock Selection group mask.'],
  ['TCA_SINGLE_CLKSEL_gp', '1', 'Clock Selection group position.'],
  ['TCA_SINGLE_CLKSEL0_bm', '(1<<1)', 'Clock Selection bit 0 mask.'],
  ['TCA_SINGLE_CLKSEL0_bp', '1', 'Clock Selection bit 0 position.'],
  ['TCA_SINGLE_CLKSEL1_bm', '(1<<2)', 'Clock Selection bit 1 mask.'],
  ['TCA_SINGLE_CLKSEL1_bp', '2', 'Clock Selection bit 1 position.'],
  ['TCA_SINGLE_CLKSEL2_bm', '(1<<3)', 'Clock Selection bit 2 mask.'],
  ['TCA_SINGLE_CLKSEL2_bp', '3', 'Clock Selection bit 2 position.'],
  ['TCA_SINGLE_WGMODE_gm', '0x07', 'Waveform generation mode group mask.'],
  ['TCA_SINGLE_WGMODE_gp', '0', 'Waveform generation mode group position.'],
  ['TCA_SINGLE_WGMODE0_bm', '(1<<0)', 'Waveform generation mode bit 0 mask.'],
  ['TCA_SINGLE_WGMODE0_bp', '0', 'Waveform generation mode bit 0 position.'],
  ['TCA_SINGLE_WGMODE1_bm', '(1<<1)', 'Waveform generation mode bit 1 mask.'],
  ['TCA_SINGLE_WGMODE1_bp', '1', 'Waveform generation mode bit 1 position.'],
  ['TCA_SINGLE_WGMODE2_bm', '(1<<2)', 'Waveform generation mode bit 2 mask.'],
  ['TCA_SINGLE_WGMODE2_bp', '2', 'Waveform generation mode bit 2 position.'],
  ['TCA_SINGLE_ALUPD_bm', '0x08', 'Auto Lock Update bit mask.'],
  ['TCA_SINGLE_ALUPD_bp', '3', 'Auto Lock Update bit position.'],
  ['TCA_SINGLE_CMP0EN_bm', '0x10', 'Compare 0 Enable bit mask.'],
  ['TCA_SINGLE_CMP0EN_bp', '4', 'Compare 0 Enable bit position.'],
  ['TCA_SINGLE_CMP1EN_bm', '0x20', 'Compare 1 Enable bit mask.'],
  ['TCA_SINGLE_CMP1EN_bp', '5', 'Compare 1 Enable bit position.'],
  ['TCA_SINGLE_CMP2EN_bm', '0x40', 'Compare 2 Enable bit mask.'],
  ['TCA_SINGLE_CMP2EN_bp', '6', 'Compare 2 Enable bit position.'],
  ['TCA_SINGLE_CMP0OV_bm', '0x01', 'Compare 0 Waveform Output Value bit mask.'],
  ['TCA_SINGLE_CMP0OV_bp', '0', 'Compare 0 Waveform Output Value bit position.'],
  ['TCA_SINGLE_CMP1OV_bm', '0x02', 'Compare 1 Waveform Output Value bit mask.'],
  ['TCA_SINGLE_CMP1OV_bp', '1', 'Compare 1 Waveform Output Value bit position.'],
  ['TCA_SINGLE_CMP2OV_bm', '0x04', 'Compare 2 Waveform Output Value bit mask.'],
  ['TCA_SINGLE_CMP2OV_bp', '2', 'Compare 2 Waveform Output Value bit position.'],
  ['TCA_SINGLE_SPLITM_bm', '0x01', 'Split Mode Enable bit mask.'],
  ['TCA_SINGLE_SPLITM_bp', '0', 'Split Mode Enable bit position.'],
  ['TCA_SINGLE_DIR_bm', '0x01', 'Direction bit mask.'],
  ['TCA_SINGLE_DIR_bp', '0', 'Direction bit position.'],
  ['TCA_SINGLE_LUPD_bm', '0x02', 'Lock Update bit mask.'],
  ['TCA_SINGLE_LUPD_bp', '1', 'Lock Update bit position.'],
  ['TCA_SINGLE_CMD_gm', '0x0C', 'Command group mask.'],
  ['TCA_SINGLE_CMD_gp', '2', 'Command group position.'],
  ['TCA_SINGLE_CMD0_bm', '(1<<2)', 'Command bit 0 mask.'],
  ['TCA_SINGLE_CMD0_bp', '2', 'Command bit 0 position.'],
  ['TCA_SINGLE_CMD1_bm', '(1<<3)', 'Command bit 1 mask.'],
  ['TCA_SINGLE_CMD1_bp', '3', 'Command bit 1 position.'],
  ['TCA_SINGLE_PERBV_bm', '0x01', 'Period Buffer Valid bit mask.'],
  ['TCA_SINGLE_PERBV_bp', '0', 'Period Buffer Valid bit position.'],
  ['TCA_SINGLE_CMP0BV_bm', '0x02', 'Compare 0 Buffer Valid bit mask.'],
  ['TCA_SINGLE_CMP0BV_bp', '1', 'Compare 0 Buffer Valid bit position.'],
  ['TCA_SINGLE_CMP1BV_bm', '0x04', 'Compare 1 Buffer Valid bit mask.'],
  ['TCA_SINGLE_CMP1BV_bp', '2', 'Compare 1 Buffer Valid bit position.'],
  ['TCA_SINGLE_CMP2BV_bm', '0x08', 'Compare 2 Buffer Valid bit mask.'],
  ['TCA_SINGLE_CMP2BV_bp', '3', 'Compare 2 Buffer Valid bit position.'],
  ['TCA_SINGLE_CNTEI_bm', '0x01', 'Count on Event Input bit mask.'],
  ['TCA_SINGLE_CNTEI_bp', '0', 'Count on Event Input bit position.'],
  ['TCA_SINGLE_EVACT_gm', '0x06', 'Event Action group mask.'],
  ['TCA_SINGLE_EVACT_gp', '1', 'Event Action group position.'],
  ['TCA_SINGLE_EVACT0_bm', '(1<<1)', 'Event Action bit 0 mask.'],
  ['TCA_SINGLE_EVACT0_bp', '1', 'Event Action bit 0 position.'],
  ['TCA_SINGLE_EVACT1_bm', '(1<<2)', 'Event Action bit 1 mask.'],
  ['TCA_SINGLE_EVACT1_bp', '2', 'Event Action bit 1 position.'],
  ['TCA_SINGLE_OVF_bm', '0x01', 'Overflow Interrupt bit mask.'],
  ['TCA_SINGLE_OVF_bp', '0', 'Overflow Interrupt bit position.'],
  ['TCA_SINGLE_CMP0_bm', '0x10', 'Compare 0 Interrupt bit mask.'],
  ['TCA_SINGLE_CMP0_bp', '4', 'Compare 0 Interrupt bit position.'],
  ['TCA_SINGLE_CMP1_bm', '0x20', 'Compare 1 Interrupt bit mask.'],
  ['TCA_SINGLE_CMP1_bp', '5', 'Compare 1 Interrupt bit position.'],
  ['TCA_SINGLE_CMP2_bm', '0x40', 'Compare 2 Interrupt bit mask.'],
  ['TCA_SINGLE_CMP2_bp', '6', 'Compare 2 Interrupt bit position.'],
  ['TCA_SINGLE_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],
  ['TCA_SINGLE_DBGRUN_bp', '0', 'Debug Run bit position.'],
  ['TCA_SPLIT_ENABLE_bm', '0x01', 'Module Enable bit mask.'],
  ['TCA_SPLIT_ENABLE_bp', '0', 'Module Enable bit position.'],
  ['TCA_SPLIT_CLKSEL_gm', '0x0E', 'Clock Selection group mask.'],
  ['TCA_SPLIT_CLKSEL_gp', '1', 'Clock Selection group position.'],
  ['TCA_SPLIT_CLKSEL0_bm', '(1<<1)', 'Clock Selection bit 0 mask.'],
  ['TCA_SPLIT_CLKSEL0_bp', '1', 'Clock Selection bit 0 position.'],
  ['TCA_SPLIT_CLKSEL1_bm', '(1<<2)', 'Clock Selection bit 1 mask.'],
  ['TCA_SPLIT_CLKSEL1_bp', '2', 'Clock Selection bit 1 position.'],
  ['TCA_SPLIT_CLKSEL2_bm', '(1<<3)', 'Clock Selection bit 2 mask.'],
  ['TCA_SPLIT_CLKSEL2_bp', '3', 'Clock Selection bit 2 position.'],
  ['TCA_SPLIT_LCMP0EN_bm', '0x01', 'Low Compare 0 Enable bit mask.'],
  ['TCA_SPLIT_LCMP0EN_bp', '0', 'Low Compare 0 Enable bit position.'],
  ['TCA_SPLIT_LCMP1EN_bm', '0x02', 'Low Compare 1 Enable bit mask.'],
  ['TCA_SPLIT_LCMP1EN_bp', '1', 'Low Compare 1 Enable bit position.'],
  ['TCA_SPLIT_LCMP2EN_bm', '0x04', 'Low Compare 2 Enable bit mask.'],
  ['TCA_SPLIT_LCMP2EN_bp', '2', 'Low Compare 2 Enable bit position.'],
  ['TCA_SPLIT_HCMP0EN_bm', '0x10', 'High Compare 0 Enable bit mask.'],
  ['TCA_SPLIT_HCMP0EN_bp', '4', 'High Compare 0 Enable bit position.'],
  ['TCA_SPLIT_HCMP1EN_bm', '0x20', 'High Compare 1 Enable bit mask.'],
  ['TCA_SPLIT_HCMP1EN_bp', '5', 'High Compare 1 Enable bit position.'],
  ['TCA_SPLIT_HCMP2EN_bm', '0x40', 'High Compare 2 Enable bit mask.'],
  ['TCA_SPLIT_HCMP2EN_bp', '6', 'High Compare 2 Enable bit position.'],
  ['TCA_SPLIT_LCMP0OV_bm', '0x01', 'Low Compare 0 Output Value bit mask.'],
  ['TCA_SPLIT_LCMP0OV_bp', '0', 'Low Compare 0 Output Value bit position.'],
  ['TCA_SPLIT_LCMP1OV_bm', '0x02', 'Low Compare 1 Output Value bit mask.'],
  ['TCA_SPLIT_LCMP1OV_bp', '1', 'Low Compare 1 Output Value bit position.'],
  ['TCA_SPLIT_LCMP2OV_bm', '0x04', 'Low Compare 2 Output Value bit mask.'],
  ['TCA_SPLIT_LCMP2OV_bp', '2', 'Low Compare 2 Output Value bit position.'],
  ['TCA_SPLIT_HCMP0OV_bm', '0x10', 'High Compare 0 Output Value bit mask.'],
  ['TCA_SPLIT_HCMP0OV_bp', '4', 'High Compare 0 Output Value bit position.'],
  ['TCA_SPLIT_HCMP1OV_bm', '0x20', 'High Compare 1 Output Value bit mask.'],
  ['TCA_SPLIT_HCMP1OV_bp', '5', 'High Compare 1 Output Value bit position.'],
  ['TCA_SPLIT_HCMP2OV_bm', '0x40', 'High Compare 2 Output Value bit mask.'],
  ['TCA_SPLIT_HCMP2OV_bp', '6', 'High Compare 2 Output Value bit position.'],
  ['TCA_SPLIT_SPLITM_bm', '0x01', 'Split Mode Enable bit mask.'],
  ['TCA_SPLIT_SPLITM_bp', '0', 'Split Mode Enable bit position.'],
  ['TCA_SPLIT_CMD_gm', '0x0C', 'Command group mask.'],
  ['TCA_SPLIT_CMD_gp', '2', 'Command group position.'],
  ['TCA_SPLIT_CMD0_bm', '(1<<2)', 'Command bit 0 mask.'],
  ['TCA_SPLIT_CMD0_bp', '2', 'Command bit 0 position.'],
  ['TCA_SPLIT_CMD1_bm', '(1<<3)', 'Command bit 1 mask.'],
  ['TCA_SPLIT_CMD1_bp', '3', 'Command bit 1 position.'],
  ['TCA_SPLIT_LUNF_bm', '0x01', 'Low Underflow Interrupt Enable bit mask.'],
  ['TCA_SPLIT_LUNF_bp', '0', 'Low Underflow Interrupt Enable bit position.'],
  ['TCA_SPLIT_HUNF_bm', '0x02', 'High Underflow Interrupt Enable bit mask.'],
  ['TCA_SPLIT_HUNF_bp', '1', 'High Underflow Interrupt Enable bit position.'],
  ['TCA_SPLIT_LCMP0_bm', '0x10', 'Low Compare 0 Interrupt Enable bit mask.'],
  ['TCA_SPLIT_LCMP0_bp', '4', 'Low Compare 0 Interrupt Enable bit position.'],
  ['TCA_SPLIT_LCMP1_bm', '0x20', 'Low Compare 1 Interrupt Enable bit mask.'],
  ['TCA_SPLIT_LCMP1_bp', '5', 'Low Compare 1 Interrupt Enable bit position.'],
  ['TCA_SPLIT_LCMP2_bm', '0x40', 'Low Compare 2 Interrupt Enable bit mask.'],
  ['TCA_SPLIT_LCMP2_bp', '6', 'Low Compare 2 Interrupt Enable bit position.'],
  ['TCA_SPLIT_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],
  ['TCA_SPLIT_DBGRUN_bp', '0', 'Debug Run bit position.'],
  ['TCB_ENABLE_bm', '0x01', 'Enable bit mask.'],
  ['TCB_ENABLE_bp', '0', 'Enable bit position.'],
  ['TCB_CLKSEL_gm', '0x06', 'Clock Select group mask.'],
  ['TCB_CLKSEL_gp', '1', 'Clock Select group position.'],
  ['TCB_CLKSEL0_bm', '(1<<1)', 'Clock Select bit 0 mask.'],
  ['TCB_CLKSEL0_bp', '1', 'Clock Select bit 0 position.'],
  ['TCB_CLKSEL1_bm', '(1<<2)', 'Clock Select bit 1 mask.'],
  ['TCB_CLKSEL1_bp', '2', 'Clock Select bit 1 position.'],
  ['TCB_SYNCUPD_bm', '0x10', 'Synchronize Update bit mask.'],
  ['TCB_SYNCUPD_bp', '4', 'Synchronize Update bit position.'],
  ['TCB_RUNSTDBY_bm', '0x40', 'Run Standby bit mask.'],
  ['TCB_RUNSTDBY_bp', '6', 'Run Standby bit position.'],
  ['TCB_CNTMODE_gm', '0x07', 'Timer Mode group mask.'],
  ['TCB_CNTMODE_gp', '0', 'Timer Mode group position.'],
  ['TCB_CNTMODE0_bm', '(1<<0)', 'Timer Mode bit 0 mask.'],
  ['TCB_CNTMODE0_bp', '0', 'Timer Mode bit 0 position.'],
  ['TCB_CNTMODE1_bm', '(1<<1)', 'Timer Mode bit 1 mask.'],
  ['TCB_CNTMODE1_bp', '1', 'Timer Mode bit 1 position.'],
  ['TCB_CNTMODE2_bm', '(1<<2)', 'Timer Mode bit 2 mask.'],
  ['TCB_CNTMODE2_bp', '2', 'Timer Mode bit 2 position.'],
  ['TCB_CCMPEN_bm', '0x10', 'Pin Output Enable bit mask.'],
  ['TCB_CCMPEN_bp', '4', 'Pin Output Enable bit position.'],
  ['TCB_CCMPINIT_bm', '0x20', 'Pin Initial State bit mask.'],
  ['TCB_CCMPINIT_bp', '5', 'Pin Initial State bit position.'],
  ['TCB_ASYNC_bm', '0x40', 'Asynchronous Enable bit mask.'],
  ['TCB_ASYNC_bp', '6', 'Asynchronous Enable bit position.'],
  ['TCB_CAPTEI_bm', '0x01', 'Event Input Enable bit mask.'],
  ['TCB_CAPTEI_bp', '0', 'Event Input Enable bit position.'],
  ['TCB_EDGE_bm', '0x10', 'Event Edge bit mask.'],
  ['TCB_EDGE_bp', '4', 'Event Edge bit position.'],
  ['TCB_FILTER_bm', '0x40', 'Input Capture Noise Cancellation Filter bit mask.'],
  ['TCB_FILTER_bp', '6', 'Input Capture Noise Cancellation Filter bit position.'],
  ['TCB_CAPT_bm', '0x01', 'Capture or Timeout bit mask.'],
  ['TCB_CAPT_bp', '0', 'Capture or Timeout bit position.'],
  ['TCB_RUN_bm', '0x01', 'Run bit mask.'],
  ['TCB_RUN_bp', '0', 'Run bit position.'],
  ['TCB_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],
  ['TCB_DBGRUN_bp', '0', 'Debug Run bit position.'],
  ['TCD_ENABLE_bm', '0x01', 'Enable bit mask.'],
  ['TCD_ENABLE_bp', '0', 'Enable bit position.'],
  ['TCD_SYNCPRES_gm', '0x06', 'Syncronization prescaler group mask.'],
  ['TCD_SYNCPRES_gp', '1', 'Syncronization prescaler group position.'],
  ['TCD_SYNCPRES0_bm', '(1<<1)', 'Syncronization prescaler bit 0 mask.'],
  ['TCD_SYNCPRES0_bp', '1', 'Syncronization prescaler bit 0 position.'],
  ['TCD_SYNCPRES1_bm', '(1<<2)', 'Syncronization prescaler bit 1 mask.'],
  ['TCD_SYNCPRES1_bp', '2', 'Syncronization prescaler bit 1 position.'],
  ['TCD_CNTPRES_gm', '0x18', 'counter prescaler group mask.'],
  ['TCD_CNTPRES_gp', '3', 'counter prescaler group position.'],
  ['TCD_CNTPRES0_bm', '(1<<3)', 'counter prescaler bit 0 mask.'],
  ['TCD_CNTPRES0_bp', '3', 'counter prescaler bit 0 position.'],
  ['TCD_CNTPRES1_bm', '(1<<4)', 'counter prescaler bit 1 mask.'],
  ['TCD_CNTPRES1_bp', '4', 'counter prescaler bit 1 position.'],
  ['TCD_CLKSEL_gm', '0x60', 'clock select group mask.'],
  ['TCD_CLKSEL_gp', '5', 'clock select group position.'],
  ['TCD_CLKSEL0_bm', '(1<<5)', 'clock select bit 0 mask.'],
  ['TCD_CLKSEL0_bp', '5', 'clock select bit 0 position.'],
  ['TCD_CLKSEL1_bm', '(1<<6)', 'clock select bit 1 mask.'],
  ['TCD_CLKSEL1_bp', '6', 'clock select bit 1 position.'],
  ['TCD_WGMODE_gm', '0x03', 'Waveform generation mode group mask.'],
  ['TCD_WGMODE_gp', '0', 'Waveform generation mode group position.'],
  ['TCD_WGMODE0_bm', '(1<<0)', 'Waveform generation mode bit 0 mask.'],
  ['TCD_WGMODE0_bp', '0', 'Waveform generation mode bit 0 position.'],
  ['TCD_WGMODE1_bm', '(1<<1)', 'Waveform generation mode bit 1 mask.'],
  ['TCD_WGMODE1_bp', '1', 'Waveform generation mode bit 1 position.'],
  ['TCD_CMPOVR_bm', '0x01', 'Compare output value override bit mask.'],
  ['TCD_CMPOVR_bp', '0', 'Compare output value override bit position.'],
  ['TCD_AUPDATE_bm', '0x02', 'Auto update bit mask.'],
  ['TCD_AUPDATE_bp', '1', 'Auto update bit position.'],
  ['TCD_FIFTY_bm', '0x08', 'Fifty percent waveform bit mask.'],
  ['TCD_FIFTY_bp', '3', 'Fifty percent waveform bit position.'],
  ['TCD_CMPCSEL_bm', '0x40', 'Compare C output select bit mask.'],
  ['TCD_CMPCSEL_bp', '6', 'Compare C output select bit position.'],
  ['TCD_CMPDSEL_bm', '0x80', 'Compare D output select bit mask.'],
  ['TCD_CMPDSEL_bp', '7', 'Compare D output select bit position.'],
  ['TCD_CMPAVAL_gm', '0x0F', 'Compare A value group mask.'],
  ['TCD_CMPAVAL_gp', '0', 'Compare A value group position.'],
  ['TCD_CMPAVAL0_bm', '(1<<0)', 'Compare A value bit 0 mask.'],
  ['TCD_CMPAVAL0_bp', '0', 'Compare A value bit 0 position.'],
  ['TCD_CMPAVAL1_bm', '(1<<1)', 'Compare A value bit 1 mask.'],
  ['TCD_CMPAVAL1_bp', '1', 'Compare A value bit 1 position.'],
  ['TCD_CMPAVAL2_bm', '(1<<2)', 'Compare A value bit 2 mask.'],
  ['TCD_CMPAVAL2_bp', '2', 'Compare A value bit 2 position.'],
  ['TCD_CMPAVAL3_bm', '(1<<3)', 'Compare A value bit 3 mask.'],
  ['TCD_CMPAVAL3_bp', '3', 'Compare A value bit 3 position.'],
  ['TCD_CMPBVAL_gm', '0xF0', 'Compare B value group mask.'],
  ['TCD_CMPBVAL_gp', '4', 'Compare B value group position.'],
  ['TCD_CMPBVAL0_bm', '(1<<4)', 'Compare B value bit 0 mask.'],
  ['TCD_CMPBVAL0_bp', '4', 'Compare B value bit 0 position.'],
  ['TCD_CMPBVAL1_bm', '(1<<5)', 'Compare B value bit 1 mask.'],
  ['TCD_CMPBVAL1_bp', '5', 'Compare B value bit 1 position.'],
  ['TCD_CMPBVAL2_bm', '(1<<6)', 'Compare B value bit 2 mask.'],
  ['TCD_CMPBVAL2_bp', '6', 'Compare B value bit 2 position.'],
  ['TCD_CMPBVAL3_bm', '(1<<7)', 'Compare B value bit 3 mask.'],
  ['TCD_CMPBVAL3_bp', '7', 'Compare B value bit 3 position.'],
  ['TCD_SYNCEOC_bm', '0x01', 'synchronize end of cycle strobe bit mask.'],
  ['TCD_SYNCEOC_bp', '0', 'synchronize end of cycle strobe bit position.'],
  ['TCD_SYNC_bm', '0x02', 'synchronize strobe bit mask.'],
  ['TCD_SYNC_bp', '1', 'synchronize strobe bit position.'],
  ['TCD_RESTART_bm', '0x04', 'Restart strobe bit mask.'],
  ['TCD_RESTART_bp', '2', 'Restart strobe bit position.'],
  ['TCD_SCAPTUREA_bm', '0x08', 'Software Capture A Strobe bit mask.'],
  ['TCD_SCAPTUREA_bp', '3', 'Software Capture A Strobe bit position.'],
  ['TCD_SCAPTUREB_bm', '0x10', 'Software Capture B Strobe bit mask.'],
  ['TCD_SCAPTUREB_bp', '4', 'Software Capture B Strobe bit position.'],
  ['TCD_DISEOC_bm', '0x80', 'Disable at end of cycle bit mask.'],
  ['TCD_DISEOC_bp', '7', 'Disable at end of cycle bit position.'],
  ['TCD_TRIGEI_bm', '0x01', 'Trigger event enable bit mask.'],
  ['TCD_TRIGEI_bp', '0', 'Trigger event enable bit position.'],
  ['TCD_ACTION_bm', '0x04', 'event action bit mask.'],
  ['TCD_ACTION_bp', '2', 'event action bit position.'],
  ['TCD_EDGE_bm', '0x10', 'edge select bit mask.'],
  ['TCD_EDGE_bp', '4', 'edge select bit position.'],
  ['TCD_CFG_gm', '0xC0', 'event config group mask.'],
  ['TCD_CFG_gp', '6', 'event config group position.'],
  ['TCD_CFG0_bm', '(1<<6)', 'event config bit 0 mask.'],
  ['TCD_CFG0_bp', '6', 'event config bit 0 position.'],
  ['TCD_CFG1_bm', '(1<<7)', 'event config bit 1 mask.'],
  ['TCD_CFG1_bp', '7', 'event config bit 1 position.'],
  ['TCD_OVF_bm', '0x01', 'Overflow interrupt enable bit mask.'],
  ['TCD_OVF_bp', '0', 'Overflow interrupt enable bit position.'],
  ['TCD_TRIGA_bm', '0x04', 'Trigger A interrupt enable bit mask.'],
  ['TCD_TRIGA_bp', '2', 'Trigger A interrupt enable bit position.'],
  ['TCD_TRIGB_bm', '0x08', 'Trigger B interrupt enable bit mask.'],
  ['TCD_TRIGB_bp', '3', 'Trigger B interrupt enable bit position.'],
  ['TCD_ENRDY_bm', '0x01', 'Enable ready bit mask.'],
  ['TCD_ENRDY_bp', '0', 'Enable ready bit position.'],
  ['TCD_CMDRDY_bm', '0x02', 'Command ready bit mask.'],
  ['TCD_CMDRDY_bp', '1', 'Command ready bit position.'],
  ['TCD_PWMACTA_bm', '0x40', 'PWM activity on A bit mask.'],
  ['TCD_PWMACTA_bp', '6', 'PWM activity on A bit position.'],
  ['TCD_PWMACTB_bm', '0x80', 'PWM activity on B bit mask.'],
  ['TCD_PWMACTB_bp', '7', 'PWM activity on B bit position.'],
  ['TCD_INPUTMODE_gm', '0x0F', 'Input mode group mask.'],
  ['TCD_INPUTMODE_gp', '0', 'Input mode group position.'],
  ['TCD_INPUTMODE0_bm', '(1<<0)', 'Input mode bit 0 mask.'],
  ['TCD_INPUTMODE0_bp', '0', 'Input mode bit 0 position.'],
  ['TCD_INPUTMODE1_bm', '(1<<1)', 'Input mode bit 1 mask.'],
  ['TCD_INPUTMODE1_bp', '1', 'Input mode bit 1 position.'],
  ['TCD_INPUTMODE2_bm', '(1<<2)', 'Input mode bit 2 mask.'],
  ['TCD_INPUTMODE2_bp', '2', 'Input mode bit 2 position.'],
  ['TCD_INPUTMODE3_bm', '(1<<3)', 'Input mode bit 3 mask.'],
  ['TCD_INPUTMODE3_bp', '3', 'Input mode bit 3 position.'],
  ['TCD_CMPA_bm', '0x01', 'Compare A value bit mask.'],
  ['TCD_CMPA_bp', '0', 'Compare A value bit position.'],
  ['TCD_CMPB_bm', '0x02', 'Compare B value bit mask.'],
  ['TCD_CMPB_bp', '1', 'Compare B value bit position.'],
  ['TCD_CMPC_bm', '0x04', 'Compare C value bit mask.'],
  ['TCD_CMPC_bp', '2', 'Compare C value bit position.'],
  ['TCD_CMPD_bm', '0x08', 'Compare D vaule bit mask.'],
  ['TCD_CMPD_bp', '3', 'Compare D vaule bit position.'],
  ['TCD_CMPAEN_bm', '0x10', 'Compare A enable bit mask.'],
  ['TCD_CMPAEN_bp', '4', 'Compare A enable bit position.'],
  ['TCD_CMPBEN_bm', '0x20', 'Compare B enable bit mask.'],
  ['TCD_CMPBEN_bp', '5', 'Compare B enable bit position.'],
  ['TCD_CMPCEN_bm', '0x40', 'Compare C enable bit mask.'],
  ['TCD_CMPCEN_bp', '6', 'Compare C enable bit position.'],
  ['TCD_CMPDEN_bm', '0x80', 'Compare D enable bit mask.'],
  ['TCD_CMPDEN_bp', '7', 'Compare D enable bit position.'],
  ['TCD_DLYSEL_gm', '0x03', 'Delay select group mask.'],
  ['TCD_DLYSEL_gp', '0', 'Delay select group position.'],
  ['TCD_DLYSEL0_bm', '(1<<0)', 'Delay select bit 0 mask.'],
  ['TCD_DLYSEL0_bp', '0', 'Delay select bit 0 position.'],
  ['TCD_DLYSEL1_bm', '(1<<1)', 'Delay select bit 1 mask.'],
  ['TCD_DLYSEL1_bp', '1', 'Delay select bit 1 position.'],
  ['TCD_DLYTRIG_gm', '0x0C', 'Delay trigger group mask.'],
  ['TCD_DLYTRIG_gp', '2', 'Delay trigger group position.'],
  ['TCD_DLYTRIG0_bm', '(1<<2)', 'Delay trigger bit 0 mask.'],
  ['TCD_DLYTRIG0_bp', '2', 'Delay trigger bit 0 position.'],
  ['TCD_DLYTRIG1_bm', '(1<<3)', 'Delay trigger bit 1 mask.'],
  ['TCD_DLYTRIG1_bp', '3', 'Delay trigger bit 1 position.'],
  ['TCD_DLYPRESC_gm', '0x30', 'Delay prescaler group mask.'],
  ['TCD_DLYPRESC_gp', '4', 'Delay prescaler group position.'],
  ['TCD_DLYPRESC0_bm', '(1<<4)', 'Delay prescaler bit 0 mask.'],
  ['TCD_DLYPRESC0_bp', '4', 'Delay prescaler bit 0 position.'],
  ['TCD_DLYPRESC1_bm', '(1<<5)', 'Delay prescaler bit 1 mask.'],
  ['TCD_DLYPRESC1_bp', '5', 'Delay prescaler bit 1 position.'],
  ['TCD_DLYVAL_gm', '0xFF', 'Delay value group mask.'],
  ['TCD_DLYVAL_gp', '0', 'Delay value group position.'],
  ['TCD_DLYVAL0_bm', '(1<<0)', 'Delay value bit 0 mask.'],
  ['TCD_DLYVAL0_bp', '0', 'Delay value bit 0 position.'],
  ['TCD_DLYVAL1_bm', '(1<<1)', 'Delay value bit 1 mask.'],
  ['TCD_DLYVAL1_bp', '1', 'Delay value bit 1 position.'],
  ['TCD_DLYVAL2_bm', '(1<<2)', 'Delay value bit 2 mask.'],
  ['TCD_DLYVAL2_bp', '2', 'Delay value bit 2 position.'],
  ['TCD_DLYVAL3_bm', '(1<<3)', 'Delay value bit 3 mask.'],
  ['TCD_DLYVAL3_bp', '3', 'Delay value bit 3 position.'],
  ['TCD_DLYVAL4_bm', '(1<<4)', 'Delay value bit 4 mask.'],
  ['TCD_DLYVAL4_bp', '4', 'Delay value bit 4 position.'],
  ['TCD_DLYVAL5_bm', '(1<<5)', 'Delay value bit 5 mask.'],
  ['TCD_DLYVAL5_bp', '5', 'Delay value bit 5 position.'],
  ['TCD_DLYVAL6_bm', '(1<<6)', 'Delay value bit 6 mask.'],
  ['TCD_DLYVAL6_bp', '6', 'Delay value bit 6 position.'],
  ['TCD_DLYVAL7_bm', '(1<<7)', 'Delay value bit 7 mask.'],
  ['TCD_DLYVAL7_bp', '7', 'Delay value bit 7 position.'],
  ['TCD_DITHERSEL_gm', '0x03', 'dither select group mask.'],
  ['TCD_DITHERSEL_gp', '0', 'dither select group position.'],
  ['TCD_DITHERSEL0_bm', '(1<<0)', 'dither select bit 0 mask.'],
  ['TCD_DITHERSEL0_bp', '0', 'dither select bit 0 position.'],
  ['TCD_DITHERSEL1_bm', '(1<<1)', 'dither select bit 1 mask.'],
  ['TCD_DITHERSEL1_bp', '1', 'dither select bit 1 position.'],
  ['TCD_DITHER_gm', '0x0F', 'Dither value group mask.'],
  ['TCD_DITHER_gp', '0', 'Dither value group position.'],
  ['TCD_DITHER0_bm', '(1<<0)', 'Dither value bit 0 mask.'],
  ['TCD_DITHER0_bp', '0', 'Dither value bit 0 position.'],
  ['TCD_DITHER1_bm', '(1<<1)', 'Dither value bit 1 mask.'],
  ['TCD_DITHER1_bp', '1', 'Dither value bit 1 position.'],
  ['TCD_DITHER2_bm', '(1<<2)', 'Dither value bit 2 mask.'],
  ['TCD_DITHER2_bp', '2', 'Dither value bit 2 position.'],
  ['TCD_DITHER3_bm', '(1<<3)', 'Dither value bit 3 mask.'],
  ['TCD_DITHER3_bp', '3', 'Dither value bit 3 position.'],
  ['TCD_DBGRUN_bm', '0x01', 'Debug run bit mask.'],
  ['TCD_DBGRUN_bp', '0', 'Debug run bit position.'],
  ['TCD_FAULTDET_bm', '0x04', 'Fault detection bit mask.'],
  ['TCD_FAULTDET_bp', '2', 'Fault detection bit position.'],
  ['TWI_FMPEN_bm', '0x02', 'FM Plus Enable bit mask.'],
  ['TWI_FMPEN_bp', '1', 'FM Plus Enable bit position.'],
  ['TWI_SDAHOLD_gm', '0x0C', 'SDA Hold Time group mask.'],
  ['TWI_SDAHOLD_gp', '2', 'SDA Hold Time group position.'],
  ['TWI_SDAHOLD0_bm', '(1<<2)', 'SDA Hold Time bit 0 mask.'],
  ['TWI_SDAHOLD0_bp', '2', 'SDA Hold Time bit 0 position.'],
  ['TWI_SDAHOLD1_bm', '(1<<3)', 'SDA Hold Time bit 1 mask.'],
  ['TWI_SDAHOLD1_bp', '3', 'SDA Hold Time bit 1 position.'],
  ['TWI_SDASETUP_bm', '0x10', 'SDA Setup Time bit mask.'],
  ['TWI_SDASETUP_bp', '4', 'SDA Setup Time bit position.'],
  ['TWI_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],
  ['TWI_DBGRUN_bp', '0', 'Debug Run bit position.'],
  ['TWI_ENABLE_bm', '0x01', 'Enable TWI Master bit mask.'],
  ['TWI_ENABLE_bp', '0', 'Enable TWI Master bit position.'],
  ['TWI_SMEN_bm', '0x02', 'Smart Mode Enable bit mask.'],
  ['TWI_SMEN_bp', '1', 'Smart Mode Enable bit position.'],
  ['TWI_TIMEOUT_gm', '0x0C', 'Inactive Bus Timeout group mask.'],
  ['TWI_TIMEOUT_gp', '2', 'Inactive Bus Timeout group position.'],
  ['TWI_TIMEOUT0_bm', '(1<<2)', 'Inactive Bus Timeout bit 0 mask.'],
  ['TWI_TIMEOUT0_bp', '2', 'Inactive Bus Timeout bit 0 position.'],
  ['TWI_TIMEOUT1_bm', '(1<<3)', 'Inactive Bus Timeout bit 1 mask.'],
  ['TWI_TIMEOUT1_bp', '3', 'Inactive Bus Timeout bit 1 position.'],
  ['TWI_QCEN_bm', '0x10', 'Quick Command Enable bit mask.'],
  ['TWI_QCEN_bp', '4', 'Quick Command Enable bit position.'],
  ['TWI_WIEN_bm', '0x40', 'Write Interrupt Enable bit mask.'],
  ['TWI_WIEN_bp', '6', 'Write Interrupt Enable bit position.'],
  ['TWI_RIEN_bm', '0x80', 'Read Interrupt Enable bit mask.'],
  ['TWI_RIEN_bp', '7', 'Read Interrupt Enable bit position.'],
  ['TWI_MCMD_gm', '0x03', 'Command group mask.'],
  ['TWI_MCMD_gp', '0', 'Command group position.'],
  ['TWI_MCMD0_bm', '(1<<0)', 'Command bit 0 mask.'],
  ['TWI_MCMD0_bp', '0', 'Command bit 0 position.'],
  ['TWI_MCMD1_bm', '(1<<1)', 'Command bit 1 mask.'],
  ['TWI_MCMD1_bp', '1', 'Command bit 1 position.'],
  ['TWI_ACKACT_bm', '0x04', 'Acknowledge Action bit mask.'],
  ['TWI_ACKACT_bp', '2', 'Acknowledge Action bit position.'],
  ['TWI_FLUSH_bm', '0x08', 'Flush bit mask.'],
  ['TWI_FLUSH_bp', '3', 'Flush bit position.'],
  ['TWI_BUSSTATE_gm', '0x03', 'Bus State group mask.'],
  ['TWI_BUSSTATE_gp', '0', 'Bus State group position.'],
  ['TWI_BUSSTATE0_bm', '(1<<0)', 'Bus State bit 0 mask.'],
  ['TWI_BUSSTATE0_bp', '0', 'Bus State bit 0 position.'],
  ['TWI_BUSSTATE1_bm', '(1<<1)', 'Bus State bit 1 mask.'],
  ['TWI_BUSSTATE1_bp', '1', 'Bus State bit 1 position.'],
  ['TWI_BUSERR_bm', '0x04', 'Bus Error bit mask.'],
  ['TWI_BUSERR_bp', '2', 'Bus Error bit position.'],
  ['TWI_ARBLOST_bm', '0x08', 'Arbitration Lost bit mask.'],
  ['TWI_ARBLOST_bp', '3', 'Arbitration Lost bit position.'],
  ['TWI_RXACK_bm', '0x10', 'Received Acknowledge bit mask.'],
  ['TWI_RXACK_bp', '4', 'Received Acknowledge bit position.'],
  ['TWI_CLKHOLD_bm', '0x20', 'Clock Hold bit mask.'],
  ['TWI_CLKHOLD_bp', '5', 'Clock Hold bit position.'],
  ['TWI_WIF_bm', '0x40', 'Write Interrupt Flag bit mask.'],
  ['TWI_WIF_bp', '6', 'Write Interrupt Flag bit position.'],
  ['TWI_RIF_bm', '0x80', 'Read Interrupt Flag bit mask.'],
  ['TWI_RIF_bp', '7', 'Read Interrupt Flag bit position.'],
  ['TWI_PMEN_bm', '0x04', 'Promiscuous Mode Enable bit mask.'],
  ['TWI_PMEN_bp', '2', 'Promiscuous Mode Enable bit position.'],
  ['TWI_PIEN_bm', '0x20', 'Stop Interrupt Enable bit mask.'],
  ['TWI_PIEN_bp', '5', 'Stop Interrupt Enable bit position.'],
  ['TWI_APIEN_bm', '0x40', 'Address/Stop Interrupt Enable bit mask.'],
  ['TWI_APIEN_bp', '6', 'Address/Stop Interrupt Enable bit position.'],
  ['TWI_DIEN_bm', '0x80', 'Data Interrupt Enable bit mask.'],
  ['TWI_DIEN_bp', '7', 'Data Interrupt Enable bit position.'],
  ['TWI_SCMD_gm', '0x03', 'Command group mask.'],
  ['TWI_SCMD_gp', '0', 'Command group position.'],
  ['TWI_SCMD0_bm', '(1<<0)', 'Command bit 0 mask.'],
  ['TWI_SCMD0_bp', '0', 'Command bit 0 position.'],
  ['TWI_SCMD1_bm', '(1<<1)', 'Command bit 1 mask.'],
  ['TWI_SCMD1_bp', '1', 'Command bit 1 position.'],
  ['TWI_AP_bm', '0x01', 'Slave Address or Stop bit mask.'],
  ['TWI_AP_bp', '0', 'Slave Address or Stop bit position.'],
  ['TWI_DIR_bm', '0x02', 'Read/Write Direction bit mask.'],
  ['TWI_DIR_bp', '1', 'Read/Write Direction bit position.'],
  ['TWI_COLL_bm', '0x08', 'Collision bit mask.'],
  ['TWI_COLL_bp', '3', 'Collision bit position.'],
  ['TWI_APIF_bm', '0x40', 'Address/Stop Interrupt Flag bit mask.'],
  ['TWI_APIF_bp', '6', 'Address/Stop Interrupt Flag bit position.'],
  ['TWI_DIF_bm', '0x80', 'Data Interrupt Flag bit mask.'],
  ['TWI_DIF_bp', '7', 'Data Interrupt Flag bit position.'],
  ['TWI_ADDREN_bm', '0x01', 'Address Enable bit mask.'],
  ['TWI_ADDREN_bp', '0', 'Address Enable bit position.'],
  ['TWI_ADDRMASK_gm', '0xFE', 'Address Mask group mask.'],
  ['TWI_ADDRMASK_gp', '1', 'Address Mask group position.'],
  ['TWI_ADDRMASK0_bm', '(1<<1)', 'Address Mask bit 0 mask.'],
  ['TWI_ADDRMASK0_bp', '1', 'Address Mask bit 0 position.'],
  ['TWI_ADDRMASK1_bm', '(1<<2)', 'Address Mask bit 1 mask.'],
  ['TWI_ADDRMASK1_bp', '2', 'Address Mask bit 1 position.'],
  ['TWI_ADDRMASK2_bm', '(1<<3)', 'Address Mask bit 2 mask.'],
  ['TWI_ADDRMASK2_bp', '3', 'Address Mask bit 2 position.'],
  ['TWI_ADDRMASK3_bm', '(1<<4)', 'Address Mask bit 3 mask.'],
  ['TWI_ADDRMASK3_bp', '4', 'Address Mask bit 3 position.'],
  ['TWI_ADDRMASK4_bm', '(1<<5)', 'Address Mask bit 4 mask.'],
  ['TWI_ADDRMASK4_bp', '5', 'Address Mask bit 4 position.'],
  ['TWI_ADDRMASK5_bm', '(1<<6)', 'Address Mask bit 5 mask.'],
  ['TWI_ADDRMASK5_bp', '6', 'Address Mask bit 5 position.'],
  ['TWI_ADDRMASK6_bm', '(1<<7)', 'Address Mask bit 6 mask.'],
  ['TWI_ADDRMASK6_bp', '7', 'Address Mask bit 6 position.'],
  ['USART_DATA_gm', '0xFF', 'RX Data group mask.'],
  ['USART_DATA_gp', '0', 'RX Data group position.'],
  ['USART_DATA0_bm', '(1<<0)', 'RX Data bit 0 mask.'],
  ['USART_DATA0_bp', '0', 'RX Data bit 0 position.'],
  ['USART_DATA1_bm', '(1<<1)', 'RX Data bit 1 mask.'],
  ['USART_DATA1_bp', '1', 'RX Data bit 1 position.'],
  ['USART_DATA2_bm', '(1<<2)', 'RX Data bit 2 mask.'],
  ['USART_DATA2_bp', '2', 'RX Data bit 2 position.'],
  ['USART_DATA3_bm', '(1<<3)', 'RX Data bit 3 mask.'],
  ['USART_DATA3_bp', '3', 'RX Data bit 3 position.'],
  ['USART_DATA4_bm', '(1<<4)', 'RX Data bit 4 mask.'],
  ['USART_DATA4_bp', '4', 'RX Data bit 4 position.'],
  ['USART_DATA5_bm', '(1<<5)', 'RX Data bit 5 mask.'],
  ['USART_DATA5_bp', '5', 'RX Data bit 5 position.'],
  ['USART_DATA6_bm', '(1<<6)', 'RX Data bit 6 mask.'],
  ['USART_DATA6_bp', '6', 'RX Data bit 6 position.'],
  ['USART_DATA7_bm', '(1<<7)', 'RX Data bit 7 mask.'],
  ['USART_DATA7_bp', '7', 'RX Data bit 7 position.'],
  ['USART_DATA8_bm', '0x01', 'Receiver Data Register bit mask.'],
  ['USART_DATA8_bp', '0', 'Receiver Data Register bit position.'],
  ['USART_PERR_bm', '0x02', 'Parity Error bit mask.'],
  ['USART_PERR_bp', '1', 'Parity Error bit position.'],
  ['USART_FERR_bm', '0x04', 'Frame Error bit mask.'],
  ['USART_FERR_bp', '2', 'Frame Error bit position.'],
  ['USART_BUFOVF_bm', '0x40', 'Buffer Overflow bit mask.'],
  ['USART_BUFOVF_bp', '6', 'Buffer Overflow bit position.'],
  ['USART_RXCIF_bm', '0x80', 'Receive Complete Interrupt Flag bit mask.'],
  ['USART_RXCIF_bp', '7', 'Receive Complete Interrupt Flag bit position.'],
  ['USART_WFB_bm', '0x01', 'Wait For Break bit mask.'],
  ['USART_WFB_bp', '0', 'Wait For Break bit position.'],
  ['USART_BDF_bm', '0x02', 'Break Detected Flag bit mask.'],
  ['USART_BDF_bp', '1', 'Break Detected Flag bit position.'],
  ['USART_ISFIF_bm', '0x08', 'Inconsistent Sync Field Interrupt Flag bit mask.'],
  ['USART_ISFIF_bp', '3', 'Inconsistent Sync Field Interrupt Flag bit position.'],
  ['USART_RXSIF_bm', '0x10', 'Receive Start Interrupt bit mask.'],
  ['USART_RXSIF_bp', '4', 'Receive Start Interrupt bit position.'],
  ['USART_DREIF_bm', '0x20', 'Data Register Empty Flag bit mask.'],
  ['USART_DREIF_bp', '5', 'Data Register Empty Flag bit position.'],
  ['USART_TXCIF_bm', '0x40', 'Transmit Interrupt Flag bit mask.'],
  ['USART_TXCIF_bp', '6', 'Transmit Interrupt Flag bit position.'],
  ['USART_RS485_gm', '0x03', 'RS485 Mode internal transmitter group mask.'],
  ['USART_RS485_gp', '0', 'RS485 Mode internal transmitter group position.'],
  ['USART_RS4850_bm', '(1<<0)', 'RS485 Mode internal transmitter bit 0 mask.'],
  ['USART_RS4850_bp', '0', 'RS485 Mode internal transmitter bit 0 position.'],
  ['USART_RS4851_bm', '(1<<1)', 'RS485 Mode internal transmitter bit 1 mask.'],
  ['USART_RS4851_bp', '1', 'RS485 Mode internal transmitter bit 1 position.'],
  ['USART_ABEIE_bm', '0x04', 'Auto-baud Error Interrupt Enable bit mask.'],
  ['USART_ABEIE_bp', '2', 'Auto-baud Error Interrupt Enable bit position.'],
  ['USART_LBME_bm', '0x08', 'Loop-back Mode Enable bit mask.'],
  ['USART_LBME_bp', '3', 'Loop-back Mode Enable bit position.'],
  ['USART_RXSIE_bm', '0x10', 'Receiver Start Frame Interrupt Enable bit mask.'],
  ['USART_RXSIE_bp', '4', 'Receiver Start Frame Interrupt Enable bit position.'],
  ['USART_DREIE_bm', '0x20', 'Data Register Empty Interrupt Enable bit mask.'],
  ['USART_DREIE_bp', '5', 'Data Register Empty Interrupt Enable bit position.'],
  ['USART_TXCIE_bm', '0x40', 'Transmit Complete Interrupt Enable bit mask.'],
  ['USART_TXCIE_bp', '6', 'Transmit Complete Interrupt Enable bit position.'],
  ['USART_RXCIE_bm', '0x80', 'Receive Complete Interrupt Enable bit mask.'],
  ['USART_RXCIE_bp', '7', 'Receive Complete Interrupt Enable bit position.'],
  ['USART_MPCM_bm', '0x01', 'Multi-processor Communication Mode bit mask.'],
  ['USART_MPCM_bp', '0', 'Multi-processor Communication Mode bit position.'],
  ['USART_RXMODE_gm', '0x06', 'Receiver Mode group mask.'],
  ['USART_RXMODE_gp', '1', 'Receiver Mode group position.'],
  ['USART_RXMODE0_bm', '(1<<1)', 'Receiver Mode bit 0 mask.'],
  ['USART_RXMODE0_bp', '1', 'Receiver Mode bit 0 position.'],
  ['USART_RXMODE1_bm', '(1<<2)', 'Receiver Mode bit 1 mask.'],
  ['USART_RXMODE1_bp', '2', 'Receiver Mode bit 1 position.'],
  ['USART_ODME_bm', '0x08', 'Open Drain Mode Enable bit mask.'],
  ['USART_ODME_bp', '3', 'Open Drain Mode Enable bit position.'],
  ['USART_SFDEN_bm', '0x10', 'Start Frame Detection Enable bit mask.'],
  ['USART_SFDEN_bp', '4', 'Start Frame Detection Enable bit position.'],
  ['USART_TXEN_bm', '0x40', 'Transmitter Enable bit mask.'],
  ['USART_TXEN_bp', '6', 'Transmitter Enable bit position.'],
  ['USART_RXEN_bm', '0x80', 'Reciever enable bit mask.'],
  ['USART_RXEN_bp', '7', 'Reciever enable bit position.'],
  ['USART_UCPHA_bm', '0x02', 'SPI Master Mode, Clock Phase bit mask.'],
  ['USART_UCPHA_bp', '1', 'SPI Master Mode, Clock Phase bit position.'],
  ['USART_UDORD_bm', '0x04', 'SPI Master Mode, Data Order bit mask.'],
  ['USART_UDORD_bp', '2', 'SPI Master Mode, Data Order bit position.'],
  ['USART_CHSIZE_gm', '0x07', 'Character Size group mask.'],
  ['USART_CHSIZE_gp', '0', 'Character Size group position.'],
  ['USART_CHSIZE0_bm', '(1<<0)', 'Character Size bit 0 mask.'],
  ['USART_CHSIZE0_bp', '0', 'Character Size bit 0 position.'],
  ['USART_CHSIZE1_bm', '(1<<1)', 'Character Size bit 1 mask.'],
  ['USART_CHSIZE1_bp', '1', 'Character Size bit 1 position.'],
  ['USART_CHSIZE2_bm', '(1<<2)', 'Character Size bit 2 mask.'],
  ['USART_CHSIZE2_bp', '2', 'Character Size bit 2 position.'],
  ['USART_SBMODE_bm', '0x08', 'Stop Bit Mode bit mask.'],
  ['USART_SBMODE_bp', '3', 'Stop Bit Mode bit position.'],
  ['USART_PMODE_gm', '0x30', 'Parity Mode group mask.'],
  ['USART_PMODE_gp', '4', 'Parity Mode group position.'],
  ['USART_PMODE0_bm', '(1<<4)', 'Parity Mode bit 0 mask.'],
  ['USART_PMODE0_bp', '4', 'Parity Mode bit 0 position.'],
  ['USART_PMODE1_bm', '(1<<5)', 'Parity Mode bit 1 mask.'],
  ['USART_PMODE1_bp', '5', 'Parity Mode bit 1 position.'],
  ['USART_CMODE_gm', '0xC0', 'Communication Mode group mask.'],
  ['USART_CMODE_gp', '6', 'Communication Mode group position.'],
  ['USART_CMODE0_bm', '(1<<6)', 'Communication Mode bit 0 mask.'],
  ['USART_CMODE0_bp', '6', 'Communication Mode bit 0 position.'],
  ['USART_CMODE1_bm', '(1<<7)', 'Communication Mode bit 1 mask.'],
  ['USART_CMODE1_bp', '7', 'Communication Mode bit 1 position.'],
  ['USART_DBGRUN_bm', '0x01', 'Debug Run bit mask.'],
  ['USART_DBGRUN_bp', '0', 'Debug Run bit position.'],
  ['USART_IREI_bm', '0x01', 'IrDA Event Input Enable bit mask.'],
  ['USART_IREI_bp', '0', 'IrDA Event Input Enable bit position.'],
  ['USART_TXPL_gm', '0xFF', 'Transmit pulse length group mask.'],
  ['USART_TXPL_gp', '0', 'Transmit pulse length group position.'],
  ['USART_TXPL0_bm', '(1<<0)', 'Transmit pulse length bit 0 mask.'],
  ['USART_TXPL0_bp', '0', 'Transmit pulse length bit 0 position.'],
  ['USART_TXPL1_bm', '(1<<1)', 'Transmit pulse length bit 1 mask.'],
  ['USART_TXPL1_bp', '1', 'Transmit pulse length bit 1 position.'],
  ['USART_TXPL2_bm', '(1<<2)', 'Transmit pulse length bit 2 mask.'],
  ['USART_TXPL2_bp', '2', 'Transmit pulse length bit 2 position.'],
  ['USART_TXPL3_bm', '(1<<3)', 'Transmit pulse length bit 3 mask.'],
  ['USART_TXPL3_bp', '3', 'Transmit pulse length bit 3 position.'],
  ['USART_TXPL4_bm', '(1<<4)', 'Transmit pulse length bit 4 mask.'],
  ['USART_TXPL4_bp', '4', 'Transmit pulse length bit 4 position.'],
  ['USART_TXPL5_bm', '(1<<5)', 'Transmit pulse length bit 5 mask.'],
  ['USART_TXPL5_bp', '5', 'Transmit pulse length bit 5 position.'],
  ['USART_TXPL6_bm', '(1<<6)', 'Transmit pulse length bit 6 mask.'],
  ['USART_TXPL6_bp', '6', 'Transmit pulse length bit 6 position.'],
  ['USART_TXPL7_bm', '(1<<7)', 'Transmit pulse length bit 7 mask.'],
  ['USART_TXPL7_bp', '7', 'Transmit pulse length bit 7 position.'],
  ['USART_RXPL_gm', '0x7F', 'Receiver Pulse Lenght group mask.'],
  ['USART_RXPL_gp', '0', 'Receiver Pulse Lenght group position.'],
  ['USART_RXPL0_bm', '(1<<0)', 'Receiver Pulse Lenght bit 0 mask.'],
  ['USART_RXPL0_bp', '0', 'Receiver Pulse Lenght bit 0 position.'],
  ['USART_RXPL1_bm', '(1<<1)', 'Receiver Pulse Lenght bit 1 mask.'],
  ['USART_RXPL1_bp', '1', 'Receiver Pulse Lenght bit 1 position.'],
  ['USART_RXPL2_bm', '(1<<2)', 'Receiver Pulse Lenght bit 2 mask.'],
  ['USART_RXPL2_bp', '2', 'Receiver Pulse Lenght bit 2 position.'],
  ['USART_RXPL3_bm', '(1<<3)', 'Receiver Pulse Lenght bit 3 mask.'],
  ['USART_RXPL3_bp', '3', 'Receiver Pulse Lenght bit 3 position.'],
  ['USART_RXPL4_bm', '(1<<4)', 'Receiver Pulse Lenght bit 4 mask.'],
  ['USART_RXPL4_bp', '4', 'Receiver Pulse Lenght bit 4 position.'],
  ['USART_RXPL5_bm', '(1<<5)', 'Receiver Pulse Lenght bit 5 mask.'],
  ['USART_RXPL5_bp', '5', 'Receiver Pulse Lenght bit 5 position.'],
  ['USART_RXPL6_bm', '(1<<6)', 'Receiver Pulse Lenght bit 6 mask.'],
  ['USART_RXPL6_bp', '6', 'Receiver Pulse Lenght bit 6 position.'],
  ['VPORT_INT_gm', '0xFF', 'Pin Interrupt group mask.'],
  ['VPORT_INT_gp', '0', 'Pin Interrupt group position.'],
  ['VPORT_INT0_bm', '(1<<0)', 'Pin Interrupt bit 0 mask.'],
  ['VPORT_INT0_bp', '0', 'Pin Interrupt bit 0 position.'],
  ['VPORT_INT1_bm', '(1<<1)', 'Pin Interrupt bit 1 mask.'],
  ['VPORT_INT1_bp', '1', 'Pin Interrupt bit 1 position.'],
  ['VPORT_INT2_bm', '(1<<2)', 'Pin Interrupt bit 2 mask.'],
  ['VPORT_INT2_bp', '2', 'Pin Interrupt bit 2 position.'],
  ['VPORT_INT3_bm', '(1<<3)', 'Pin Interrupt bit 3 mask.'],
  ['VPORT_INT3_bp', '3', 'Pin Interrupt bit 3 position.'],
  ['VPORT_INT4_bm', '(1<<4)', 'Pin Interrupt bit 4 mask.'],
  ['VPORT_INT4_bp', '4', 'Pin Interrupt bit 4 position.'],
  ['VPORT_INT5_bm', '(1<<5)', 'Pin Interrupt bit 5 mask.'],
  ['VPORT_INT5_bp', '5', 'Pin Interrupt bit 5 position.'],
  ['VPORT_INT6_bm', '(1<<6)', 'Pin Interrupt bit 6 mask.'],
  ['VPORT_INT6_bp', '6', 'Pin Interrupt bit 6 position.'],
  ['VPORT_INT7_bm', '(1<<7)', 'Pin Interrupt bit 7 mask.'],
  ['VPORT_INT7_bp', '7', 'Pin Interrupt bit 7 position.'],
  ['VREF_DAC0REFSEL_gm', '0x07', 'DAC0/AC0 reference select group mask.'],
  ['VREF_DAC0REFSEL_gp', '0', 'DAC0/AC0 reference select group position.'],
  ['VREF_DAC0REFSEL0_bm', '(1<<0)', 'DAC0/AC0 reference select bit 0 mask.'],
  ['VREF_DAC0REFSEL0_bp', '0', 'DAC0/AC0 reference select bit 0 position.'],
  ['VREF_DAC0REFSEL1_bm', '(1<<1)', 'DAC0/AC0 reference select bit 1 mask.'],
  ['VREF_DAC0REFSEL1_bp', '1', 'DAC0/AC0 reference select bit 1 position.'],
  ['VREF_DAC0REFSEL2_bm', '(1<<2)', 'DAC0/AC0 reference select bit 2 mask.'],
  ['VREF_DAC0REFSEL2_bp', '2', 'DAC0/AC0 reference select bit 2 position.'],
  ['VREF_ADC0REFSEL_gm', '0x70', 'ADC0 reference select group mask.'],
  ['VREF_ADC0REFSEL_gp', '4', 'ADC0 reference select group position.'],
  ['VREF_ADC0REFSEL0_bm', '(1<<4)', 'ADC0 reference select bit 0 mask.'],
  ['VREF_ADC0REFSEL0_bp', '4', 'ADC0 reference select bit 0 position.'],
  ['VREF_ADC0REFSEL1_bm', '(1<<5)', 'ADC0 reference select bit 1 mask.'],
  ['VREF_ADC0REFSEL1_bp', '5', 'ADC0 reference select bit 1 position.'],
  ['VREF_ADC0REFSEL2_bm', '(1<<6)', 'ADC0 reference select bit 2 mask.'],
  ['VREF_ADC0REFSEL2_bp', '6', 'ADC0 reference select bit 2 position.'],
  ['VREF_DAC0REFEN_bm', '0x01', 'DAC0/AC0 reference enable bit mask.'],
  ['VREF_DAC0REFEN_bp', '0', 'DAC0/AC0 reference enable bit position.'],
  ['VREF_ADC0REFEN_bm', '0x02', 'ADC0 reference enable bit mask.'],
  ['VREF_ADC0REFEN_bp', '1', 'ADC0 reference enable bit position.'],
  ['WDT_PERIOD_gm', '0x0F', 'Period group mask.'],
  ['WDT_PERIOD_gp', '0', 'Period group position.'],
  ['WDT_PERIOD0_bm', '(1<<0)', 'Period bit 0 mask.'],
  ['WDT_PERIOD0_bp', '0', 'Period bit 0 position.'],
  ['WDT_PERIOD1_bm', '(1<<1)', 'Period bit 1 mask.'],
  ['WDT_PERIOD1_bp', '1', 'Period bit 1 position.'],
  ['WDT_PERIOD2_bm', '(1<<2)', 'Period bit 2 mask.'],
  ['WDT_PERIOD2_bp', '2', 'Period bit 2 position.'],
  ['WDT_PERIOD3_bm', '(1<<3)', 'Period bit 3 mask.'],
  ['WDT_PERIOD3_bp', '3', 'Period bit 3 position.'],
  ['WDT_WINDOW_gm', '0xF0', 'Window group mask.'],
  ['WDT_WINDOW_gp', '4', 'Window group position.'],
  ['WDT_WINDOW0_bm', '(1<<4)', 'Window bit 0 mask.'],
  ['WDT_WINDOW0_bp', '4', 'Window bit 0 position.'],
  ['WDT_WINDOW1_bm', '(1<<5)', 'Window bit 1 mask.'],
  ['WDT_WINDOW1_bp', '5', 'Window bit 1 position.'],
  ['WDT_WINDOW2_bm', '(1<<6)', 'Window bit 2 mask.'],
  ['WDT_WINDOW2_bp', '6', 'Window bit 2 position.'],
  ['WDT_WINDOW3_bm', '(1<<7)', 'Window bit 3 mask.'],
  ['WDT_WINDOW3_bp', '7', 'Window bit 3 position.'],
  ['WDT_SYNCBUSY_bm', '0x01', 'Syncronization busy bit mask.'],
  ['WDT_SYNCBUSY_bp', '0', 'Syncronization busy bit position.'],
  ['WDT_LOCK_bm', '0x80', 'Lock enable bit mask.'],
  ['WDT_LOCK_bp', '7', 'Lock enable bit position.'],
  ['CRCSCAN_NMI_vect_num', '1', ''],
  ['BOD_VLM_vect_num', '2', ''],
  ['PORTA_PORT_vect_num', '3', ''],
  ['PORTB_PORT_vect_num', '4', ''],
  ['RTC_CNT_vect_num', '6', ''],
  ['RTC_PIT_vect_num', '7', ''],
  ['TCA0_LUNF_vect_num', '8', ''],
  ['TCA0_OVF_vect_num', '8', ''],
  ['TCA0_HUNF_vect_num', '9', ''],
  ['TCA0_CMP0_vect_num', '10', ''],
  ['TCA0_LCMP0_vect_num', '10', ''],
  ['TCA0_CMP1_vect_num', '11', ''],
  ['TCA0_LCMP1_vect_num', '11', ''],
  ['TCA0_CMP2_vect_num', '12', ''],
  ['TCA0_LCMP2_vect_num', '12', ''],
  ['TCB0_INT_vect_num', '13', ''],
  ['TCD0_OVF_vect_num', '14', ''],
  ['TCD0_TRIG_vect_num', '15', ''],
  ['AC0_AC_vect_num', '16', ''],
  ['ADC0_RESRDY_vect_num', '17', ''],
  ['ADC0_WCOMP_vect_num', '18', ''],
  ['TWI0_TWIS_vect_num', '19', ''],
  ['TWI0_TWIM_vect_num', '20', ''],
  ['SPI0_INT_vect_num', '21', ''],
  ['USART0_RXC_vect_num', '22', ''],
  ['USART0_DRE_vect_num', '23', ''],
  ['USART0_TXC_vect_num', '24', ''],
  ['NVMCTRL_EE_vect_num', '25', ''],
  ['FUSE_PERIOD0', '(unsigned char)_BV(0)', 'Watchdog Timeout Period Bit 0'],
  ['FUSE_PERIOD1', '(unsigned char)_BV(1)', 'Watchdog Timeout Period Bit 1'],
  ['FUSE_PERIOD2', '(unsigned char)_BV(2)', 'Watchdog Timeout Period Bit 2'],
  ['FUSE_PERIOD3', '(unsigned char)_BV(3)', 'Watchdog Timeout Period Bit 3'],
  ['FUSE_WINDOW0', '(unsigned char)_BV(4)', 'Watchdog Window Timeout Period Bit 0'],
  ['FUSE_WINDOW1', '(unsigned char)_BV(5)', 'Watchdog Window Timeout Period Bit 1'],
  ['FUSE_WINDOW2', '(unsigned char)_BV(6)', 'Watchdog Window Timeout Period Bit 2'],
  ['FUSE_WINDOW3', '(unsigned char)_BV(7)', 'Watchdog Window Timeout Period Bit 3'],
  ['FUSE0_DEFAULT', '(0x0)', ''],
  ['FUSE_WDTCFG_DEFAULT', '(0x0)', ''],
  ['FUSE_SLEEP0', '(unsigned char)_BV(0)', 'BOD Operation in Sleep Mode Bit 0'],
  ['FUSE_SLEEP1', '(unsigned char)_BV(1)', 'BOD Operation in Sleep Mode Bit 1'],
  ['FUSE_ACTIVE0', '(unsigned char)_BV(2)', 'BOD Operation in Active Mode Bit 0'],
  ['FUSE_ACTIVE1', '(unsigned char)_BV(3)', 'BOD Operation in Active Mode Bit 1'],
  ['FUSE_SAMPFREQ', '(unsigned char)_BV(4)', 'BOD Sample Frequency'],
  ['FUSE_LVL0', '(unsigned char)_BV(5)', 'BOD Level Bit 0'],
  ['FUSE_LVL1', '(unsigned char)_BV(6)', 'BOD Level Bit 1'],
  ['FUSE_LVL2', '(unsigned char)_BV(7)', 'BOD Level Bit 2'],
  ['FUSE1_DEFAULT', '(0x0)', ''],
  ['FUSE_BODCFG_DEFAULT', '(0x0)', ''],
  ['FUSE_FREQSEL0', '(unsigned char)_BV(0)', 'Frequency Select Bit 0'],
  ['FUSE_FREQSEL1', '(unsigned char)_BV(1)', 'Frequency Select Bit 1'],
  ['FUSE_OSCLOCK', '(unsigned char)_BV(7)', 'Oscillator Lock'],
  ['FUSE2_DEFAULT', '(0x2)', ''],
  ['FUSE_OSCCFG_DEFAULT', '(0x2)', ''],
  ['FUSE_CMPA', '(unsigned char)_BV(0)', 'Compare A Default Output Value'],
  ['FUSE_CMPB', '(unsigned char)_BV(1)', 'Compare B Default Output Value'],
  ['FUSE_CMPC', '(unsigned char)_BV(2)', 'Compare C Default Output Value'],
  ['FUSE_CMPD', '(unsigned char)_BV(3)', 'Compare D Default Output Value'],
  ['FUSE_CMPAEN', '(unsigned char)_BV(4)', 'Compare A Output Enable'],
  ['FUSE_CMPBEN', '(unsigned char)_BV(5)', 'Compare B Output Enable'],
  ['FUSE_CMPCEN', '(unsigned char)_BV(6)', 'Compare C Output Enable'],
  ['FUSE_CMPDEN', '(unsigned char)_BV(7)', 'Compare D Output Enable'],
  ['FUSE4_DEFAULT', '(0x0)', ''],
  ['FUSE_TCD0CFG_DEFAULT', '(0x0)', ''],
  ['FUSE_EESAVE', '(unsigned char)_BV(0)', 'EEPROM Save'],
  ['FUSE_RSTPINCFG0', '(unsigned char)_BV(2)', 'Reset Pin Configuration Bit 0'],
  ['FUSE_RSTPINCFG1', '(unsigned char)_BV(3)', 'Reset Pin Configuration Bit 1'],
  ['FUSE_CRCSRC0', '(unsigned char)_BV(6)', 'CRC Source Bit 0'],
  ['FUSE_CRCSRC1', '(unsigned char)_BV(7)', 'CRC Source Bit 1'],
  ['FUSE5_DEFAULT', '(0xc4)', ''],
  ['FUSE_SYSCFG0_DEFAULT', '(0xc4)', ''],
  ['FUSE_SUT0', '(unsigned char)_BV(0)', 'Startup Time Bit 0'],
  ['FUSE_SUT1', '(unsigned char)_BV(1)', 'Startup Time Bit 1'],
  ['FUSE_SUT2', '(unsigned char)_BV(2)', 'Startup Time Bit 2'],
  ['FUSE6_DEFAULT', '(0x7)', ''],
  ['FUSE_SYSCFG1_DEFAULT', '(0x7)', ''],
  ['FUSE7_DEFAULT', '(0x0)', ''],
  ['FUSE_APPEND_DEFAULT', '(0x0)', ''],
  ['FUSE8_DEFAULT', '(0x0)', ''],
  ['FUSE_BOOTEND_DEFAULT', '(0x0)', ''],
  ['LOCKBITS_DEFAULT', '(0xc5)', ''],


  // GC patterns
  ['AC_HYSMODE_OFF_gc', '(0x00<<1)', 'No hysteresis'],
  ['AC_HYSMODE_10mV_gc', '(0x01<<1)', '10mV hysteresis'],
  ['AC_HYSMODE_25mV_gc', '(0x02<<1)', '25mV hysteresis'],
  ['AC_HYSMODE_50mV_gc', '(0x03<<1)', '50mV hysteresis'],
  ['AC_INTMODE_BOTHEDGE_gc', '(0x00<<4)', 'Any Edge'],
  ['AC_INTMODE_NEGEDGE_gc', '(0x02<<4)', 'Negative Edge'],
  ['AC_INTMODE_POSEDGE_gc', '(0x03<<4)', 'Positive Edge'],
  ['AC_LPMODE_DIS_gc', '(0x00<<3)', 'Low power mode disabled'],
  ['AC_LPMODE_EN_gc', '(0x01<<3)', 'Low power mode enabled'],
  ['AC_MUXNEG_PIN0_gc', '(0x00<<0)', 'Negative Pin 0'],
  ['AC_MUXNEG_PIN1_gc', '(0x01<<0)', 'Negative Pin 1'],
  ['AC_MUXNEG_VREF_gc', '(0x02<<0)', 'Voltage Reference'],
  ['AC_MUXNEG_DAC_gc', '(0x03<<0)', 'DAC output'],
  ['AC_MUXPOS_PIN0_gc', '(0x00<<3)', 'Positive Pin 0'],
  ['AC_MUXPOS_PIN1_gc', '(0x01<<3)', 'Positive Pin 1'],
  ['ADC_ASDV_ASVOFF_gc', '(0x00<<4)', 'The Automatic Sampling Delay Variation is disabled'],
  ['ADC_ASDV_ASVON_gc', '(0x01<<4)', 'The Automatic Sampling Delay Variation is enabled'],
  ['ADC_DUTYCYC_DUTY50_gc', '(0x00<<0)', '50% Duty cycle'],
  ['ADC_DUTYCYC_DUTY25_gc', '(0x01<<0)', '25% Duty cycle'],
  ['ADC_INITDLY_DLY0_gc', '(0x00<<5)', 'Delay 0 CLK_ADC cycles'],
  ['ADC_INITDLY_DLY16_gc', '(0x01<<5)', 'Delay 16 CLK_ADC cycles'],
  ['ADC_INITDLY_DLY32_gc', '(0x02<<5)', 'Delay 32 CLK_ADC cycles'],
  ['ADC_INITDLY_DLY64_gc', '(0x03<<5)', 'Delay 64 CLK_ADC cycles'],
  ['ADC_INITDLY_DLY128_gc', '(0x04<<5)', 'Delay 128 CLK_ADC cycles'],
  ['ADC_INITDLY_DLY256_gc', '(0x05<<5)', 'Delay 256 CLK_ADC cycles'],
  ['ADC_MUXPOS_AIN0_gc', '(0x00<<0)', 'ADC input pin 0'],
  ['ADC_MUXPOS_AIN1_gc', '(0x01<<0)', 'ADC input pin 1'],
  ['ADC_MUXPOS_AIN2_gc', '(0x02<<0)', 'ADC input pin 2'],
  ['ADC_MUXPOS_AIN3_gc', '(0x03<<0)', 'ADC input pin 3'],
  ['ADC_MUXPOS_AIN4_gc', '(0x04<<0)', 'ADC input pin 4'],
  ['ADC_MUXPOS_AIN5_gc', '(0x05<<0)', 'ADC input pin 5'],
  ['ADC_MUXPOS_AIN6_gc', '(0x06<<0)', 'ADC input pin 6'],
  ['ADC_MUXPOS_AIN7_gc', '(0x07<<0)', 'ADC input pin 7'],
  ['ADC_MUXPOS_AIN8_gc', '(0x08<<0)', 'ADC input pin 8'],
  ['ADC_MUXPOS_AIN9_gc', '(0x09<<0)', 'ADC input pin 9'],
  ['ADC_MUXPOS_AIN10_gc', '(0x0A<<0)', 'ADC input pin 10'],
  ['ADC_MUXPOS_AIN11_gc', '(0x0B<<0)', 'ADC input pin 11'],
  ['ADC_MUXPOS_DAC0_gc', '(0x1C<<0)', 'DAC0'],
  ['ADC_MUXPOS_INTREF_gc', '(0x1D<<0)', 'Internal Ref'],
  ['ADC_MUXPOS_TEMPSENSE_gc', '(0x1E<<0)', 'Temp sensor'],
  ['ADC_MUXPOS_GND_gc', '(0x1F<<0)', 'GND'],
  ['ADC_PRESC_DIV2_gc', '(0x00<<0)', 'CLK_PER divided by 2'],
  ['ADC_PRESC_DIV4_gc', '(0x01<<0)', 'CLK_PER divided by 4'],
  ['ADC_PRESC_DIV8_gc', '(0x02<<0)', 'CLK_PER divided by 8'],
  ['ADC_PRESC_DIV16_gc', '(0x03<<0)', 'CLK_PER divided by 16'],
  ['ADC_PRESC_DIV32_gc', '(0x04<<0)', 'CLK_PER divided by 32'],
  ['ADC_PRESC_DIV64_gc', '(0x05<<0)', 'CLK_PER divided by 64'],
  ['ADC_PRESC_DIV128_gc', '(0x06<<0)', 'CLK_PER divided by 128'],
  ['ADC_PRESC_DIV256_gc', '(0x07<<0)', 'CLK_PER divided by 256'],
  ['ADC_REFSEL_INTREF_gc', '(0x00<<4)', 'Internal reference'],
  ['ADC_REFSEL_VDDREF_gc', '(0x01<<4)', 'VDD'],
  ['ADC_RESSEL_10BIT_gc', '(0x00<<2)', '10-bit mode'],
  ['ADC_RESSEL_8BIT_gc', '(0x01<<2)', '8-bit mode'],
  ['ADC_SAMPNUM_ACC1_gc', '(0x00<<0)', '1 ADC sample'],
  ['ADC_SAMPNUM_ACC2_gc', '(0x01<<0)', 'Accumulate 2 samples'],
  ['ADC_SAMPNUM_ACC4_gc', '(0x02<<0)', 'Accumulate 4 samples'],
  ['ADC_SAMPNUM_ACC8_gc', '(0x03<<0)', 'Accumulate 8 samples'],
  ['ADC_SAMPNUM_ACC16_gc', '(0x04<<0)', 'Accumulate 16 samples'],
  ['ADC_SAMPNUM_ACC32_gc', '(0x05<<0)', 'Accumulate 32 samples'],
  ['ADC_SAMPNUM_ACC64_gc', '(0x06<<0)', 'Accumulate 64 samples'],
  ['ADC_WINCM_NONE_gc', '(0x00<<0)', 'No Window Comparison'],
  ['ADC_WINCM_BELOW_gc', '(0x01<<0)', 'Below Window'],
  ['ADC_WINCM_ABOVE_gc', '(0x02<<0)', 'Above Window'],
  ['ADC_WINCM_INSIDE_gc', '(0x03<<0)', 'Inside Window'],
  ['ADC_WINCM_OUTSIDE_gc', '(0x04<<0)', 'Outside Window'],
  ['BOD_ACTIVE_DIS_gc', '(0x00<<2)', 'Disabled'],
  ['BOD_ACTIVE_ENABLED_gc', '(0x01<<2)', 'Enabled'],
  ['BOD_ACTIVE_SAMPLED_gc', '(0x02<<2)', 'Sampled'],
  ['BOD_ACTIVE_ENWAKE_gc', '(0x03<<2)', 'Enabled with wakeup halt'],
  ['BOD_LVL_BODLEVEL0_gc', '(0x00<<0)', '1.8 V'],
  ['BOD_LVL_BODLEVEL1_gc', '(0x01<<0)', '2.1 V'],
  ['BOD_LVL_BODLEVEL2_gc', '(0x02<<0)', '2.6 V'],
  ['BOD_LVL_BODLEVEL3_gc', '(0x03<<0)', '2.9 V'],
  ['BOD_LVL_BODLEVEL4_gc', '(0x04<<0)', '3.3 V'],
  ['BOD_LVL_BODLEVEL5_gc', '(0x05<<0)', '3.7 V'],
  ['BOD_LVL_BODLEVEL6_gc', '(0x06<<0)', '4.0 V'],
  ['BOD_LVL_BODLEVEL7_gc', '(0x07<<0)', '4.2 V'],
  ['BOD_SAMPFREQ_1KHZ_gc', '(0x00<<4)', '1kHz sampling'],
  ['BOD_SAMPFREQ_125Hz_gc', '(0x01<<4)', '125Hz sampling'],
  ['BOD_SLEEP_DIS_gc', '(0x00<<0)', 'Disabled'],
  ['BOD_SLEEP_ENABLED_gc', '(0x01<<0)', 'Enabled'],
  ['BOD_SLEEP_SAMPLED_gc', '(0x02<<0)', 'Sampled'],
  ['BOD_VLMCFG_BELOW_gc', '(0x00<<1)', 'Interrupt when supply goes below VLM level'],
  ['BOD_VLMCFG_ABOVE_gc', '(0x01<<1)', 'Interrupt when supply goes above VLM level'],
  ['BOD_VLMCFG_CROSS_gc', '(0x02<<1)', 'Interrupt when supply crosses VLM level'],
  ['BOD_VLMLVL_5ABOVE_gc', '(0x00<<0)', 'VLM threshold 5% above BOD level'],
  ['BOD_VLMLVL_15ABOVE_gc', '(0x01<<0)', 'VLM threshold 15% above BOD level'],
  ['BOD_VLMLVL_25ABOVE_gc', '(0x02<<0)', 'VLM threshold 25% above BOD level'],
  ['CCL_EDGEDET_DIS_gc', '(0x00<<7)', 'Edge detector is disabled'],
  ['CCL_EDGEDET_EN_gc', '(0x01<<7)', 'Edge detector is enabled'],
  ['CCL_FILTSEL_DISABLE_gc', '(0x00<<4)', 'Filter disabled'],
  ['CCL_FILTSEL_SYNCH_gc', '(0x01<<4)', 'Synchronizer enabled'],
  ['CCL_FILTSEL_FILTER_gc', '(0x02<<4)', 'Filter enabled'],
  ['CCL_INSEL0_MASK_gc', '(0x00<<0)', 'Masked input'],
  ['CCL_INSEL0_FEEDBACK_gc', '(0x01<<0)', 'Feedback input source'],
  ['CCL_INSEL0_LINK_gc', '(0x02<<0)', 'Linked LUT input source'],
  ['CCL_INSEL0_EVENT0_gc', '(0x03<<0)', 'Event input source 0'],
  ['CCL_INSEL0_EVENT1_gc', '(0x04<<0)', 'Event input source 1'],
  ['CCL_INSEL0_IO_gc', '(0x05<<0)', 'IO pin LUTn-IN0 input source'],
  ['CCL_INSEL0_AC0_gc', '(0x06<<0)', 'AC0 OUT input source'],
  ['CCL_INSEL0_TCB0_gc', '(0x07<<0)', 'TCB0 WO input source'],
  ['CCL_INSEL0_TCA0_gc', '(0x08<<0)', 'TCA0 WO0 input source'],
  ['CCL_INSEL0_TCD0_gc', '(0x09<<0)', 'TCD0 WOA input source'],
  ['CCL_INSEL0_USART0_gc', '(0x0A<<0)', 'USART0 XCK input source'],
  ['CCL_INSEL0_SPI0_gc', '(0x0B<<0)', 'SPI0 SCK source'],
  ['CCL_INSEL1_MASK_gc', '(0x00<<4)', 'Masked input'],
  ['CCL_INSEL1_FEEDBACK_gc', '(0x01<<4)', 'Feedback input source'],
  ['CCL_INSEL1_LINK_gc', '(0x02<<4)', 'Linked LUT input source'],
  ['CCL_INSEL1_EVENT0_gc', '(0x03<<4)', 'Event input source 0'],
  ['CCL_INSEL1_EVENT1_gc', '(0x04<<4)', 'Event input source 1'],
  ['CCL_INSEL1_IO_gc', '(0x05<<4)', 'IO pin LUTn-N1 input source'],
  ['CCL_INSEL1_AC0_gc', '(0x06<<4)', 'AC0 OUT input source'],
  ['CCL_INSEL1_TCB0_gc', '(0x07<<4)', 'TCB0 WO input source'],
  ['CCL_INSEL1_TCA0_gc', '(0x08<<4)', 'TCA0 WO1 input source'],
  ['CCL_INSEL1_TCD0_gc', '(0x09<<4)', 'TCD0 WOB input source'],
  ['CCL_INSEL1_USART0_gc', '(0x0A<<4)', 'USART0 TXD input source'],
  ['CCL_INSEL1_SPI0_gc', '(0x0B<<4)', 'SPI0 MOSI input source'],
  ['CCL_INSEL2_MASK_gc', '(0x00<<0)', 'Masked input'],
  ['CCL_INSEL2_FEEDBACK_gc', '(0x01<<0)', 'Feedback input source'],
  ['CCL_INSEL2_LINK_gc', '(0x02<<0)', 'Linked LUT input source'],
  ['CCL_INSEL2_EVENT0_gc', '(0x03<<0)', 'Event input source 0'],
  ['CCL_INSEL2_EVENT1_gc', '(0x04<<0)', 'Event input source 1'],
  ['CCL_INSEL2_IO_gc', '(0x05<<0)', 'IO pin LUTn-IN2 input source'],
  ['CCL_INSEL2_AC0_gc', '(0x06<<0)', 'AC0 OUT input source'],
  ['CCL_INSEL2_TCB0_gc', '(0x07<<0)', 'TCB0 WO input source'],
  ['CCL_INSEL2_TCA0_gc', '(0x08<<0)', 'TCA0 WO2 input source'],
  ['CCL_INSEL2_TCD0_gc', '(0x09<<0)', 'TCD0 WOA input source'],
  ['CCL_INSEL2_SPI0_gc', '(0x0B<<0)', 'SPI0 MISO source'],
  ['CCL_SEQSEL_DISABLE_gc', '(0x00<<0)', 'Sequential logic disabled'],
  ['CCL_SEQSEL_DFF_gc', '(0x01<<0)', 'D FlipFlop'],
  ['CCL_SEQSEL_JK_gc', '(0x02<<0)', 'JK FlipFlop'],
  ['CCL_SEQSEL_LATCH_gc', '(0x03<<0)', 'D Latch'],
  ['CCL_SEQSEL_RS_gc', '(0x04<<0)', 'RS Latch'],
  ['CLKCTRL_CLKSEL_OSC20M_gc', '(0x00<<0)', '20MHz internal oscillator'],
  ['CLKCTRL_CLKSEL_OSCULP32K_gc', '(0x01<<0)', '32KHz internal Ultra Low Power oscillator'],
  ['CLKCTRL_CLKSEL_XOSC32K_gc', '(0x02<<0)', '32.768kHz external crystal oscillator'],
  ['CLKCTRL_CLKSEL_EXTCLK_gc', '(0x03<<0)', 'External clock'],
  ['CLKCTRL_CSUT_1K_gc', '(0x00<<4)', '1K cycles'],
  ['CLKCTRL_CSUT_16K_gc', '(0x01<<4)', '16K cycles'],
  ['CLKCTRL_CSUT_32K_gc', '(0x02<<4)', '32K cycles'],
  ['CLKCTRL_CSUT_64K_gc', '(0x03<<4)', '64K cycles'],
  ['CLKCTRL_PDIV_2X_gc', '(0x00<<1)', '2X'],
  ['CLKCTRL_PDIV_4X_gc', '(0x01<<1)', '4X'],
  ['CLKCTRL_PDIV_8X_gc', '(0x02<<1)', '8X'],
  ['CLKCTRL_PDIV_16X_gc', '(0x03<<1)', '16X'],
  ['CLKCTRL_PDIV_32X_gc', '(0x04<<1)', '32X'],
  ['CLKCTRL_PDIV_64X_gc', '(0x05<<1)', '64X'],
  ['CLKCTRL_PDIV_6X_gc', '(0x08<<1)', '6X'],
  ['CLKCTRL_PDIV_10X_gc', '(0x09<<1)', '10X'],
  ['CLKCTRL_PDIV_12X_gc', '(0x0A<<1)', '12X'],
  ['CLKCTRL_PDIV_24X_gc', '(0x0B<<1)', '24X'],
  ['CLKCTRL_PDIV_48X_gc', '(0x0C<<1)', '48X'],
  ['CCP_SPM_gc', '(0x9D<<0)', 'SPM Instruction Protection'],
  ['CCP_IOREG_gc', '(0xD8<<0)', 'IO Register Protection'],
  ['CRCSCAN_MODE_PRIORITY_gc', '(0x00<<4)', 'Priority to flash'],
  ['CRCSCAN_MODE_RESERVED_gc', '(0x01<<4)', 'Reserved'],
  ['CRCSCAN_MODE_BACKGROUND_gc', '(0x02<<4)', 'Lowest priority to flash'],
  ['CRCSCAN_MODE_CONTINUOUS_gc', '(0x03<<4)', 'Continuous checks in background'],
  ['CRCSCAN_SRC_FLASH_gc', '(0x00<<0)', 'CRC on entire flash'],
  ['CRCSCAN_SRC_APPLICATION_gc', '(0x01<<0)', 'CRC on boot and appl section of flash'],
  ['CRCSCAN_SRC_BOOT_gc', '(0x02<<0)', 'CRC on boot section of flash'],
  ['EVSYS_ASYNCCH0_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCCH0_CCL_LUT0_gc', '(0x01<<0)', 'Configurable Custom Logic LUT0'],
  ['EVSYS_ASYNCCH0_CCL_LUT1_gc', '(0x02<<0)', 'Configurable Custom Logic LUT1'],
  ['EVSYS_ASYNCCH0_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],
  ['EVSYS_ASYNCCH0_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter D0 compare B clear'],
  ['EVSYS_ASYNCCH0_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter D0 compare A set'],
  ['EVSYS_ASYNCCH0_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter D0 compare B set'],
  ['EVSYS_ASYNCCH0_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter D0 program event'],
  ['EVSYS_ASYNCCH0_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],
  ['EVSYS_ASYNCCH0_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],
  ['EVSYS_ASYNCCH0_PORTA_PIN0_gc', '(0x0A<<0)', 'Asynchronous Event from Pin PA0'],
  ['EVSYS_ASYNCCH0_PORTA_PIN1_gc', '(0x0B<<0)', 'Asynchronous Event from Pin PA1'],
  ['EVSYS_ASYNCCH0_PORTA_PIN2_gc', '(0x0C<<0)', 'Asynchronous Event from Pin PA2'],
  ['EVSYS_ASYNCCH0_PORTA_PIN3_gc', '(0x0D<<0)', 'Asynchronous Event from Pin PA3'],
  ['EVSYS_ASYNCCH0_PORTA_PIN4_gc', '(0x0E<<0)', 'Asynchronous Event from Pin PA4'],
  ['EVSYS_ASYNCCH0_PORTA_PIN5_gc', '(0x0F<<0)', 'Asynchronous Event from Pin PA5'],
  ['EVSYS_ASYNCCH0_PORTA_PIN6_gc', '(0x10<<0)', 'Asynchronous Event from Pin PA6'],
  ['EVSYS_ASYNCCH0_PORTA_PIN7_gc', '(0x11<<0)', 'Asynchronous Event from Pin PA7'],
  ['EVSYS_ASYNCCH0_UPDI_gc', '(0x12<<0)', 'Unified Program and debug interface'],
  ['EVSYS_ASYNCCH1_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCCH1_CCL_LUT0_gc', '(0x01<<0)', 'Configurable custom logic LUT0'],
  ['EVSYS_ASYNCCH1_CCL_LUT1_gc', '(0x02<<0)', 'Configurable custom logic LUT1'],
  ['EVSYS_ASYNCCH1_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],
  ['EVSYS_ASYNCCH1_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter D0 compare B clear'],
  ['EVSYS_ASYNCCH1_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter D0 compare A set'],
  ['EVSYS_ASYNCCH1_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter D0 compare B set'],
  ['EVSYS_ASYNCCH1_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter D0 program event'],
  ['EVSYS_ASYNCCH1_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],
  ['EVSYS_ASYNCCH1_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],
  ['EVSYS_ASYNCCH1_PORTB_PIN0_gc', '(0x0A<<0)', 'Asynchronous Event from Pin PB0'],
  ['EVSYS_ASYNCCH1_PORTB_PIN1_gc', '(0x0B<<0)', 'Asynchronous Event from Pin PB1'],
  ['EVSYS_ASYNCCH1_PORTB_PIN2_gc', '(0x0C<<0)', 'Asynchronous Event from Pin PB2'],
  ['EVSYS_ASYNCCH1_PORTB_PIN3_gc', '(0x0D<<0)', 'Asynchronous Event from Pin PB3'],
  ['EVSYS_ASYNCCH1_PORTB_PIN4_gc', '(0x0E<<0)', 'Asynchronous Event from Pin PB4'],
  ['EVSYS_ASYNCCH1_PORTB_PIN5_gc', '(0x0F<<0)', 'Asynchronous Event from Pin PB5'],
  ['EVSYS_ASYNCCH1_PORTB_PIN6_gc', '(0x10<<0)', 'Asynchronous Event from Pin PB6'],
  ['EVSYS_ASYNCCH1_PORTB_PIN7_gc', '(0x11<<0)', 'Asynchronous Event from Pin PB7'],
  ['EVSYS_ASYNCCH2_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCCH2_CCL_LUT0_gc', '(0x01<<0)', 'Configurable Custom Logic LUT0'],
  ['EVSYS_ASYNCCH2_CCL_LUT1_gc', '(0x02<<0)', 'Configurable Custom Logic LUT1'],
  ['EVSYS_ASYNCCH2_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],
  ['EVSYS_ASYNCCH2_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter D0 compare B clear'],
  ['EVSYS_ASYNCCH2_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter D0 compare A set'],
  ['EVSYS_ASYNCCH2_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter D0 compare B set'],
  ['EVSYS_ASYNCCH2_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter D0 program event'],
  ['EVSYS_ASYNCCH2_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],
  ['EVSYS_ASYNCCH2_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],
  ['EVSYS_ASYNCCH2_PORTC_PIN0_gc', '(0x0A<<0)', 'Asynchronous Event from Pin PC0'],
  ['EVSYS_ASYNCCH2_PORTC_PIN1_gc', '(0x0B<<0)', 'Asynchronous Event from Pin PC1'],
  ['EVSYS_ASYNCCH2_PORTC_PIN2_gc', '(0x0C<<0)', 'Asynchronous Event from Pin PC2'],
  ['EVSYS_ASYNCCH2_PORTC_PIN3_gc', '(0x0D<<0)', 'Asynchronous Event from Pin PC3'],
  ['EVSYS_ASYNCCH2_PORTC_PIN4_gc', '(0x0E<<0)', 'Asynchronous Event from Pin PC4'],
  ['EVSYS_ASYNCCH2_PORTC_PIN5_gc', '(0x0F<<0)', 'Asynchronous Event from Pin PC5'],
  ['EVSYS_ASYNCCH3_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCCH3_CCL_LUT0_gc', '(0x01<<0)', 'Configurable custom logic LUT0'],
  ['EVSYS_ASYNCCH3_CCL_LUT1_gc', '(0x02<<0)', 'Configurable custom logic LUT1'],
  ['EVSYS_ASYNCCH3_AC0_OUT_gc', '(0x03<<0)', 'Analog Comparator 0 out'],
  ['EVSYS_ASYNCCH3_TCD0_CMPBCLR_gc', '(0x04<<0)', 'Timer/Counter type D compare B clear'],
  ['EVSYS_ASYNCCH3_TCD0_CMPASET_gc', '(0x05<<0)', 'Timer/Counter type D compare A set'],
  ['EVSYS_ASYNCCH3_TCD0_CMPBSET_gc', '(0x06<<0)', 'Timer/Counter type D compare B set'],
  ['EVSYS_ASYNCCH3_TCD0_PROGEV_gc', '(0x07<<0)', 'Timer/Counter type D program event'],
  ['EVSYS_ASYNCCH3_RTC_OVF_gc', '(0x08<<0)', 'Real Time Counter overflow'],
  ['EVSYS_ASYNCCH3_RTC_CMP_gc', '(0x09<<0)', 'Real Time Counter compare'],
  ['EVSYS_ASYNCCH3_PIT_DIV8192_gc', '(0x0A<<0)', 'Periodic Interrupt CLK_RTC div 8192'],
  ['EVSYS_ASYNCCH3_PIT_DIV4096_gc', '(0x0B<<0)', 'Periodic Interrupt CLK_RTC div 4096'],
  ['EVSYS_ASYNCCH3_PIT_DIV2048_gc', '(0x0C<<0)', 'Periodic Interrupt CLK_RTC div 2048'],
  ['EVSYS_ASYNCCH3_PIT_DIV1024_gc', '(0x0D<<0)', 'Periodic Interrupt CLK_RTC div 1024'],
  ['EVSYS_ASYNCCH3_PIT_DIV512_gc', '(0x0E<<0)', 'Periodic Interrupt CLK_RTC div 512'],
  ['EVSYS_ASYNCCH3_PIT_DIV256_gc', '(0x0F<<0)', 'Periodic Interrupt CLK_RTC div 256'],
  ['EVSYS_ASYNCCH3_PIT_DIV128_gc', '(0x10<<0)', 'Periodic Interrupt CLK_RTC div 128'],
  ['EVSYS_ASYNCCH3_PIT_DIV64_gc', '(0x11<<0)', 'Periodic Interrupt CLK_RTC div 64'],
  ['EVSYS_ASYNCUSER0_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER0_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER0_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER0_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER0_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER0_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER0_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER1_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER1_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER1_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER1_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER1_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER1_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER1_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER10_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER10_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER10_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER10_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER10_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER10_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER10_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER2_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER2_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER2_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER2_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER2_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER2_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER2_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER3_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER3_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER3_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER3_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER3_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER3_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER3_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER4_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER4_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER4_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER4_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER4_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER4_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER4_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER5_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER5_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER5_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER5_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER5_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER5_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER5_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER6_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER6_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER6_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER6_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER6_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER6_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER6_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER7_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER7_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER7_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER7_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER7_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER7_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER7_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER8_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER8_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER8_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER8_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER8_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER8_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER8_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_ASYNCUSER9_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_ASYNCUSER9_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER9_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER9_ASYNCCH0_gc', '(0x03<<0)', 'Asynchronous Event Channel 0'],
  ['EVSYS_ASYNCUSER9_ASYNCCH1_gc', '(0x04<<0)', 'Asynchronous Event Channel 1'],
  ['EVSYS_ASYNCUSER9_ASYNCCH2_gc', '(0x05<<0)', 'Asynchronous Event Channel 2'],
  ['EVSYS_ASYNCUSER9_ASYNCCH3_gc', '(0x06<<0)', 'Asynchronous Event Channel 3'],
  ['EVSYS_SYNCCH0_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_SYNCCH0_TCB0_gc', '(0x01<<0)', 'Timer/Counter B0'],
  ['EVSYS_SYNCCH0_TCA0_OVF_LUNF_gc', '(0x02<<0)', 'Timer/Counter A0 overflow'],
  ['EVSYS_SYNCCH0_TCA0_HUNF_gc', '(0x03<<0)', 'Timer/Counter A0 underflow high byte (split mode)'],
  ['EVSYS_SYNCCH0_TCA0_CMP0_gc', '(0x04<<0)', 'Timer/Counter A0 compare 0'],
  ['EVSYS_SYNCCH0_TCA0_CMP1_gc', '(0x05<<0)', 'Timer/Counter A0 compare 1'],
  ['EVSYS_SYNCCH0_TCA0_CMP2_gc', '(0x06<<0)', 'Timer/Counter A0 compare 2'],
  ['EVSYS_SYNCCH0_PORTC_PIN0_gc', '(0x07<<0)', 'Synchronous Event from Pin PC0'],
  ['EVSYS_SYNCCH0_PORTC_PIN1_gc', '(0x08<<0)', 'Synchronous Event from Pin PC1'],
  ['EVSYS_SYNCCH0_PORTC_PIN2_gc', '(0x09<<0)', 'Synchronous Event from Pin PC2'],
  ['EVSYS_SYNCCH0_PORTC_PIN3_gc', '(0x0A<<0)', 'Synchronous Event from Pin PC3'],
  ['EVSYS_SYNCCH0_PORTC_PIN4_gc', '(0x0B<<0)', 'Synchronous Event from Pin PC4'],
  ['EVSYS_SYNCCH0_PORTC_PIN5_gc', '(0x0C<<0)', 'Synchronous Event from Pin PC5'],
  ['EVSYS_SYNCCH0_PORTA_PIN0_gc', '(0x0D<<0)', 'Synchronous Event from Pin PA0'],
  ['EVSYS_SYNCCH0_PORTA_PIN1_gc', '(0x0E<<0)', 'Synchronous Event from Pin PA1'],
  ['EVSYS_SYNCCH0_PORTA_PIN2_gc', '(0x0F<<0)', 'Synchronous Event from Pin PA2'],
  ['EVSYS_SYNCCH0_PORTA_PIN3_gc', '(0x10<<0)', 'Synchronous Event from Pin PA3'],
  ['EVSYS_SYNCCH0_PORTA_PIN4_gc', '(0x11<<0)', 'Synchronous Event from Pin PA4'],
  ['EVSYS_SYNCCH0_PORTA_PIN5_gc', '(0x12<<0)', 'Synchronous Event from Pin PA5'],
  ['EVSYS_SYNCCH0_PORTA_PIN6_gc', '(0x13<<0)', 'Synchronous Event from Pin PA6'],
  ['EVSYS_SYNCCH0_PORTA_PIN7_gc', '(0x14<<0)', 'Synchronous Event from Pin PA7'],
  ['EVSYS_SYNCCH1_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_SYNCCH1_TCB0_gc', '(0x01<<0)', 'Timer/Counter B0'],
  ['EVSYS_SYNCCH1_TCA0_OVF_LUNF_gc', '(0x02<<0)', 'Timer/Counter A0 overflow'],
  ['EVSYS_SYNCCH1_TCA0_HUNF_gc', '(0x03<<0)', 'Timer/Counter A0 underflow high byte (split mode)'],
  ['EVSYS_SYNCCH1_TCA0_CMP0_gc', '(0x04<<0)', 'Timer/Counter A0 compare 0'],
  ['EVSYS_SYNCCH1_TCA0_CMP1_gc', '(0x05<<0)', 'Timer/Counter A0 compare 1'],
  ['EVSYS_SYNCCH1_TCA0_CMP2_gc', '(0x06<<0)', 'Timer/Counter A0 compare 2'],
  ['EVSYS_SYNCCH1_PORTB_PIN0_gc', '(0x08<<0)', 'Synchronous Event from Pin PB0'],
  ['EVSYS_SYNCCH1_PORTB_PIN1_gc', '(0x09<<0)', 'Synchronous Event from Pin PB1'],
  ['EVSYS_SYNCCH1_PORTB_PIN2_gc', '(0x0A<<0)', 'Synchronous Event from Pin PB2'],
  ['EVSYS_SYNCCH1_PORTB_PIN3_gc', '(0x0B<<0)', 'Synchronous Event from Pin PB3'],
  ['EVSYS_SYNCCH1_PORTB_PIN4_gc', '(0x0C<<0)', 'Synchronous Event from Pin PB4'],
  ['EVSYS_SYNCCH1_PORTB_PIN5_gc', '(0x0D<<0)', 'Synchronous Event from Pin PB5'],
  ['EVSYS_SYNCCH1_PORTB_PIN6_gc', '(0x0E<<0)', 'Synchronous Event from Pin PB6'],
  ['EVSYS_SYNCCH1_PORTB_PIN7_gc', '(0x0F<<0)', 'Synchronous Event from Pin PB7'],
  ['EVSYS_SYNCUSER0_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_SYNCUSER0_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_SYNCUSER0_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['EVSYS_SYNCUSER1_OFF_gc', '(0x00<<0)', 'Off'],
  ['EVSYS_SYNCUSER1_SYNCCH0_gc', '(0x01<<0)', 'Synchronous Event Channel 0'],
  ['EVSYS_SYNCUSER1_SYNCCH1_gc', '(0x02<<0)', 'Synchronous Event Channel 1'],
  ['ACTIVE_DIS_gc', '(0x00<<2)', 'Disabled'],
  ['ACTIVE_ENABLED_gc', '(0x01<<2)', 'Enabled'],
  ['ACTIVE_SAMPLED_gc', '(0x02<<2)', 'Sampled'],
  ['ACTIVE_ENWAKE_gc', '(0x03<<2)', 'Enabled with wake-up halted until BOD is ready'],
  ['CRCSRC_FLASH_gc', '(0x00<<6)', 'The CRC is performed on the entire Flash (boot, application code and application data section).'],
  ['CRCSRC_BOOT_gc', '(0x01<<6)', 'The CRC is performed on the boot section of Flash'],
  ['CRCSRC_BOOTAPP_gc', '(0x02<<6)', 'The CRC is performed on the boot and application code section of Flash'],
  ['CRCSRC_NOCRC_gc', '(0x03<<6)', 'Disable CRC.'],
  ['FREQSEL_16MHZ_gc', '(0x01<<0)', '16 MHz'],
  ['FREQSEL_20MHZ_gc', '(0x02<<0)', '20 MHz'],
  ['LVL_BODLEVEL0_gc', '(0x00<<5)', '1.8 V'],
  ['LVL_BODLEVEL2_gc', '(0x02<<5)', '2.6 V'],
  ['LVL_BODLEVEL7_gc', '(0x07<<5)', '4.2 V'],
  ['PERIOD_OFF_gc', '(0x00<<0)', 'Watch-Dog timer Off'],
  ['PERIOD_8CLK_gc', '(0x01<<0)', '8 cycles (8ms)'],
  ['PERIOD_16CLK_gc', '(0x02<<0)', '16 cycles (16ms)'],
  ['PERIOD_32CLK_gc', '(0x03<<0)', '32 cycles (32ms)'],
  ['PERIOD_64CLK_gc', '(0x04<<0)', '64 cycles (64ms)'],
  ['PERIOD_128CLK_gc', '(0x05<<0)', '128 cycles (0.128s)'],
  ['PERIOD_256CLK_gc', '(0x06<<0)', '256 cycles (0.256s)'],
  ['PERIOD_512CLK_gc', '(0x07<<0)', '512 cycles (0.512s)'],
  ['PERIOD_1KCLK_gc', '(0x08<<0)', '1K cycles (1.0s)'],
  ['PERIOD_2KCLK_gc', '(0x09<<0)', '2K cycles (2.0s)'],
  ['PERIOD_4KCLK_gc', '(0x0A<<0)', '4K cycles (4.1s)'],
  ['PERIOD_8KCLK_gc', '(0x0B<<0)', '8K cycles (8.2s)'],
  ['RSTPINCFG_GPIO_gc', '(0x00<<2)', 'GPIO mode'],
  ['RSTPINCFG_UPDI_gc', '(0x01<<2)', 'UPDI mode'],
  ['RSTPINCFG_RST_gc', '(0x02<<2)', 'Reset mode'],
  ['SAMPFREQ_1KHz_gc', '(0x00<<4)', '1kHz sampling frequency'],
  ['SAMPFREQ_125Hz_gc', '(0x01<<4)', '125Hz sampling frequency'],
  ['SLEEP_DIS_gc', '(0x00<<0)', 'Disabled'],
  ['SLEEP_ENABLED_gc', '(0x01<<0)', 'Enabled'],
  ['SLEEP_SAMPLED_gc', '(0x02<<0)', 'Sampled'],
  ['SUT_0MS_gc', '(0x00<<0)', '0 ms'],
  ['SUT_1MS_gc', '(0x01<<0)', '1 ms'],
  ['SUT_2MS_gc', '(0x02<<0)', '2 ms'],
  ['SUT_4MS_gc', '(0x03<<0)', '4 ms'],
  ['SUT_8MS_gc', '(0x04<<0)', '8 ms'],
  ['SUT_16MS_gc', '(0x05<<0)', '16 ms'],
  ['SUT_32MS_gc', '(0x06<<0)', '32 ms'],
  ['SUT_64MS_gc', '(0x07<<0)', '64 ms'],
  ['WINDOW_OFF_gc', '(0x00<<4)', 'Window mode off'],
  ['WINDOW_8CLK_gc', '(0x01<<4)', '8 cycles (8ms)'],
  ['WINDOW_16CLK_gc', '(0x02<<4)', '16 cycles (16ms)'],
  ['WINDOW_32CLK_gc', '(0x03<<4)', '32 cycles (32ms)'],
  ['WINDOW_64CLK_gc', '(0x04<<4)', '64 cycles (64ms)'],
  ['WINDOW_128CLK_gc', '(0x05<<4)', '128 cycles (0.128s)'],
  ['WINDOW_256CLK_gc', '(0x06<<4)', '256 cycles (0.256s)'],
  ['WINDOW_512CLK_gc', '(0x07<<4)', '512 cycles (0.512s)'],
  ['WINDOW_1KCLK_gc', '(0x08<<4)', '1K cycles (1.0s)'],
  ['WINDOW_2KCLK_gc', '(0x09<<4)', '2K cycles (2.0s)'],
  ['WINDOW_4KCLK_gc', '(0x0A<<4)', '4K cycles (4.1s)'],
  ['WINDOW_8KCLK_gc', '(0x0B<<4)', '8K cycles (8.2s)'],
  ['LB_RWLOCK_gc', '(0x3A<<0)', 'Read and write lock'],
  ['LB_NOLOCK_gc', '(0xC5<<0)', 'No locks'],
  ['NVMCTRL_CMD_NONE_gc', '(0x00<<0)', 'No Command'],
  ['NVMCTRL_CMD_PAGEWRITE_gc', '(0x01<<0)', 'Write page'],
  ['NVMCTRL_CMD_PAGEERASE_gc', '(0x02<<0)', 'Erase page'],
  ['NVMCTRL_CMD_PAGEERASEWRITE_gc', '(0x03<<0)', 'Erase and write page'],
  ['NVMCTRL_CMD_PAGEBUFCLR_gc', '(0x04<<0)', 'Page buffer clear'],
  ['NVMCTRL_CMD_CHIPERASE_gc', '(0x05<<0)', 'Chip erase'],
  ['NVMCTRL_CMD_EEERASE_gc', '(0x06<<0)', 'EEPROM erase'],
  ['NVMCTRL_CMD_FUSEWRITE_gc', '(0x07<<0)', 'Write fuse (PDI only)'],
  ['PORT_ISC_INTDISABLE_gc', '(0x00<<0)', 'Interrupt disabled but input buffer enabled'],
  ['PORT_ISC_BOTHEDGES_gc', '(0x01<<0)', 'Sense Both Edges'],
  ['PORT_ISC_RISING_gc', '(0x02<<0)', 'Sense Rising Edge'],
  ['PORT_ISC_FALLING_gc', '(0x03<<0)', 'Sense Falling Edge'],
  ['PORT_ISC_INPUT_DISABLE_gc', '(0x04<<0)', 'Digital Input Buffer disabled'],
  ['PORT_ISC_LEVEL_gc', '(0x05<<0)', 'Sense low Level'],
  ['PORTMUX_LUT0_DEFAULT_gc', '(0x00<<4)', 'Default pin'],
  ['PORTMUX_LUT0_ALTERNATE_gc', '(0x01<<4)', 'Alternate pin'],
  ['PORTMUX_LUT1_DEFAULT_gc', '(0x00<<5)', 'Default pin'],
  ['PORTMUX_LUT1_ALTERNATE_gc', '(0x01<<5)', 'Alternate pin'],
  ['PORTMUX_SPI0_DEFAULT_gc', '(0x00<<2)', 'Default pins'],
  ['PORTMUX_SPI0_ALTERNATE_gc', '(0x01<<2)', 'Alternate pins'],
  ['PORTMUX_TCA00_DEFAULT_gc', '(0x00<<0)', 'Default pin'],
  ['PORTMUX_TCA00_ALTERNATE_gc', '(0x01<<0)', 'Alternate pin'],
  ['PORTMUX_TCA01_DEFAULT_gc', '(0x00<<1)', 'Default pin'],
  ['PORTMUX_TCA01_ALTERNATE_gc', '(0x01<<1)', 'Alternate pin'],
  ['PORTMUX_TCA02_DEFAULT_gc', '(0x00<<2)', 'Default pin'],
  ['PORTMUX_TCA02_ALTERNATE_gc', '(0x01<<2)', 'Alternate pin'],
  ['PORTMUX_TCA03_DEFAULT_gc', '(0x00<<3)', 'Default pin'],
  ['PORTMUX_TCA03_ALTERNATE_gc', '(0x01<<3)', 'Alternate pin'],
  ['PORTMUX_TCA04_DEFAULT_gc', '(0x00<<4)', 'Default pin'],
  ['PORTMUX_TCA04_ALTERNATE_gc', '(0x01<<4)', 'Alternate pin'],
  ['PORTMUX_TCA05_DEFAULT_gc', '(0x00<<5)', 'Default pin'],
  ['PORTMUX_TCA05_ALTERNATE_gc', '(0x01<<5)', 'Alternate pin'],
  ['PORTMUX_TCB0_DEFAULT_gc', '(0x00<<0)', 'Default pin'],
  ['PORTMUX_TCB0_ALTERNATE_gc', '(0x01<<0)', 'Alternate pin'],
  ['PORTMUX_TWI0_DEFAULT_gc', '(0x00<<4)', 'Default pins'],
  ['PORTMUX_TWI0_ALTERNATE_gc', '(0x01<<4)', 'Alternate pins'],
  ['PORTMUX_USART0_DEFAULT_gc', '(0x00<<0)', 'Default pins'],
  ['PORTMUX_USART0_ALTERNATE_gc', '(0x01<<0)', 'Alternate pins'],
  ['RTC_CLKSEL_INT32K_gc', '(0x00<<0)', 'Internal 32kHz OSC'],
  ['RTC_CLKSEL_INT1K_gc', '(0x01<<0)', 'Internal 1kHz OSC'],
  ['RTC_CLKSEL_TOSC32K_gc', '(0x02<<0)', '32KHz Crystal OSC'],
  ['RTC_CLKSEL_EXTCLK_gc', '(0x03<<0)', 'External Clock'],
  ['RTC_PERIOD_OFF_gc', '(0x00<<3)', 'Off'],
  ['RTC_PERIOD_CYC4_gc', '(0x01<<3)', 'RTC Clock Cycles 4'],
  ['RTC_PERIOD_CYC8_gc', '(0x02<<3)', 'RTC Clock Cycles 8'],
  ['RTC_PERIOD_CYC16_gc', '(0x03<<3)', 'RTC Clock Cycles 16'],
  ['RTC_PERIOD_CYC32_gc', '(0x04<<3)', 'RTC Clock Cycles 32'],
  ['RTC_PERIOD_CYC64_gc', '(0x05<<3)', 'RTC Clock Cycles 64'],
  ['RTC_PERIOD_CYC128_gc', '(0x06<<3)', 'RTC Clock Cycles 128'],
  ['RTC_PERIOD_CYC256_gc', '(0x07<<3)', 'RTC Clock Cycles 256'],
  ['RTC_PERIOD_CYC512_gc', '(0x08<<3)', 'RTC Clock Cycles 512'],
  ['RTC_PERIOD_CYC1024_gc', '(0x09<<3)', 'RTC Clock Cycles 1024'],
  ['RTC_PERIOD_CYC2048_gc', '(0x0A<<3)', 'RTC Clock Cycles 2048'],
  ['RTC_PERIOD_CYC4096_gc', '(0x0B<<3)', 'RTC Clock Cycles 4096'],
  ['RTC_PERIOD_CYC8192_gc', '(0x0C<<3)', 'RTC Clock Cycles 8192'],
  ['RTC_PERIOD_CYC16384_gc', '(0x0D<<3)', 'RTC Clock Cycles 16384'],
  ['RTC_PERIOD_CYC32768_gc', '(0x0E<<3)', 'RTC Clock Cycles 32768'],
  ['RTC_PRESCALER_DIV1_gc', '(0x00<<3)', 'RTC Clock / 1'],
  ['RTC_PRESCALER_DIV2_gc', '(0x01<<3)', 'RTC Clock / 2'],
  ['RTC_PRESCALER_DIV4_gc', '(0x02<<3)', 'RTC Clock / 4'],
  ['RTC_PRESCALER_DIV8_gc', '(0x03<<3)', 'RTC Clock / 8'],
  ['RTC_PRESCALER_DIV16_gc', '(0x04<<3)', 'RTC Clock / 16'],
  ['RTC_PRESCALER_DIV32_gc', '(0x05<<3)', 'RTC Clock / 32'],
  ['RTC_PRESCALER_DIV64_gc', '(0x06<<3)', 'RTC Clock / 64'],
  ['RTC_PRESCALER_DIV128_gc', '(0x07<<3)', 'RTC Clock / 128'],
  ['RTC_PRESCALER_DIV256_gc', '(0x08<<3)', 'RTC Clock / 256'],
  ['RTC_PRESCALER_DIV512_gc', '(0x09<<3)', 'RTC Clock / 512'],
  ['RTC_PRESCALER_DIV1024_gc', '(0x0A<<3)', 'RTC Clock / 1024'],
  ['RTC_PRESCALER_DIV2048_gc', '(0x0B<<3)', 'RTC Clock / 2048'],
  ['RTC_PRESCALER_DIV4096_gc', '(0x0C<<3)', 'RTC Clock / 4096'],
  ['RTC_PRESCALER_DIV8192_gc', '(0x0D<<3)', 'RTC Clock / 8192'],
  ['RTC_PRESCALER_DIV16384_gc', '(0x0E<<3)', 'RTC Clock / 16384'],
  ['RTC_PRESCALER_DIV32768_gc', '(0x0F<<3)', 'RTC Clock / 32768'],
  ['SLPCTRL_SMODE_IDLE_gc', '(0x00<<1)', 'Idle mode'],
  ['SLPCTRL_SMODE_STDBY_gc', '(0x01<<1)', 'Standby Mode'],
  ['SLPCTRL_SMODE_PDOWN_gc', '(0x02<<1)', 'Power-down Mode'],
  ['SPI_MODE_0_gc', '(0x00<<0)', 'SPI Mode 0'],
  ['SPI_MODE_1_gc', '(0x01<<0)', 'SPI Mode 1'],
  ['SPI_MODE_2_gc', '(0x02<<0)', 'SPI Mode 2'],
  ['SPI_MODE_3_gc', '(0x03<<0)', 'SPI Mode 3'],
  ['SPI_PRESC_DIV4_gc', '(0x00<<1)', 'System Clock / 4'],
  ['SPI_PRESC_DIV16_gc', '(0x01<<1)', 'System Clock / 16'],
  ['SPI_PRESC_DIV64_gc', '(0x02<<1)', 'System Clock / 64'],
  ['SPI_PRESC_DIV128_gc', '(0x03<<1)', 'System Clock / 128'],
  ['TCA_SINGLE_CLKSEL_DIV1_gc', '(0x00<<1)', 'System Clock'],
  ['TCA_SINGLE_CLKSEL_DIV2_gc', '(0x01<<1)', 'System Clock / 2'],
  ['TCA_SINGLE_CLKSEL_DIV4_gc', '(0x02<<1)', 'System Clock / 4'],
  ['TCA_SINGLE_CLKSEL_DIV8_gc', '(0x03<<1)', 'System Clock / 8'],
  ['TCA_SINGLE_CLKSEL_DIV16_gc', '(0x04<<1)', 'System Clock / 16'],
  ['TCA_SINGLE_CLKSEL_DIV64_gc', '(0x05<<1)', 'System Clock / 64'],
  ['TCA_SINGLE_CLKSEL_DIV256_gc', '(0x06<<1)', 'System Clock / 256'],
  ['TCA_SINGLE_CLKSEL_DIV1024_gc', '(0x07<<1)', 'System Clock / 1024'],
  ['TCA_SINGLE_CMD_NONE_gc', '(0x00<<2)', 'No Command'],
  ['TCA_SINGLE_CMD_UPDATE_gc', '(0x01<<2)', 'Force Update'],
  ['TCA_SINGLE_CMD_RESTART_gc', '(0x02<<2)', 'Force Restart'],
  ['TCA_SINGLE_CMD_RESET_gc', '(0x03<<2)', 'Force Hard Reset'],
  ['TCA_SINGLE_DIR_UP_gc', '(0x00<<0)', 'Count up'],
  ['TCA_SINGLE_DIR_DOWN_gc', '(0x01<<0)', 'Count down'],
  ['TCA_SINGLE_EVACT_POSEDGE_gc', '(0x00<<1)', 'Count on positive edge event'],
  ['TCA_SINGLE_EVACT_ANYEDGE_gc', '(0x01<<1)', 'Count on any edge event'],
  ['TCA_SINGLE_EVACT_HIGHLVL_gc', '(0x02<<1)', 'Count on prescaled clock while event line is 1.'],
  ['TCA_SINGLE_EVACT_UPDOWN_gc', '(0x03<<1)', 'Count on prescaled clock. Event controls count direction. Up-count when event line is 0, down-count when event line is 1.'],
  ['TCA_SINGLE_WGMODE_NORMAL_gc', '(0x00<<0)', 'Normal Mode'],
  ['TCA_SINGLE_WGMODE_FRQ_gc', '(0x01<<0)', 'Frequency Generation Mode'],
  ['TCA_SINGLE_WGMODE_SINGLESLOPE_gc', '(0x03<<0)', 'Single Slope PWM'],
  ['TCA_SINGLE_WGMODE_DSTOP_gc', '(0x05<<0)', 'Dual Slope PWM, overflow on TOP'],
  ['TCA_SINGLE_WGMODE_DSBOTH_gc', '(0x06<<0)', 'Dual Slope PWM, overflow on TOP and BOTTOM'],
  ['TCA_SINGLE_WGMODE_DSBOTTOM_gc', '(0x07<<0)', 'Dual Slope PWM, overflow on BOTTOM'],
  ['TCA_SPLIT_CLKSEL_DIV1_gc', '(0x00<<1)', 'System Clock'],
  ['TCA_SPLIT_CLKSEL_DIV2_gc', '(0x01<<1)', 'System Clock / 2'],
  ['TCA_SPLIT_CLKSEL_DIV4_gc', '(0x02<<1)', 'System Clock / 4'],
  ['TCA_SPLIT_CLKSEL_DIV8_gc', '(0x03<<1)', 'System Clock / 8'],
  ['TCA_SPLIT_CLKSEL_DIV16_gc', '(0x04<<1)', 'System Clock / 16'],
  ['TCA_SPLIT_CLKSEL_DIV64_gc', '(0x05<<1)', 'System Clock / 64'],
  ['TCA_SPLIT_CLKSEL_DIV256_gc', '(0x06<<1)', 'System Clock / 256'],
  ['TCA_SPLIT_CLKSEL_DIV1024_gc', '(0x07<<1)', 'System Clock / 1024'],
  ['TCA_SPLIT_CMD_NONE_gc', '(0x00<<2)', 'No Command'],
  ['TCA_SPLIT_CMD_UPDATE_gc', '(0x01<<2)', 'Force Update'],
  ['TCA_SPLIT_CMD_RESTART_gc', '(0x02<<2)', 'Force Restart'],
  ['TCA_SPLIT_CMD_RESET_gc', '(0x03<<2)', 'Force Hard Reset'],
  ['TCB_CLKSEL_CLKDIV1_gc', '(0x00<<1)', 'CLK_PER (No Prescaling)'],
  ['TCB_CLKSEL_CLKDIV2_gc', '(0x01<<1)', 'CLK_PER/2 (From Prescaler)'],
  ['TCB_CLKSEL_CLKTCA_gc', '(0x02<<1)', 'Use Clock from TCA'],
  ['TCB_CNTMODE_INT_gc', '(0x00<<0)', 'Periodic Interrupt'],
  ['TCB_CNTMODE_TIMEOUT_gc', '(0x01<<0)', 'Periodic Timeout'],
  ['TCB_CNTMODE_CAPT_gc', '(0x02<<0)', 'Input Capture Event'],
  ['TCB_CNTMODE_FRQ_gc', '(0x03<<0)', 'Input Capture Frequency measurement'],
  ['TCB_CNTMODE_PW_gc', '(0x04<<0)', 'Input Capture Pulse-Width measurement'],
  ['TCB_CNTMODE_FRQPW_gc', '(0x05<<0)', 'Input Capture Frequency and Pulse-Width measurement'],
  ['TCB_CNTMODE_SINGLE_gc', '(0x06<<0)', 'Single Shot'],
  ['TCB_CNTMODE_PWM8_gc', '(0x07<<0)', '8-bit PWM'],
  ['TCD_ACTION_FAULT_gc', '(0x00<<2)', 'Event trigger a fault'],
  ['TCD_ACTION_CAPTURE_gc', '(0x01<<2)', 'Event trigger a fault and capture'],
  ['TCD_CFG_NEITHER_gc', '(0x00<<6)', 'Neither Filter nor Asynchronous Event is enabled'],
  ['TCD_CFG_FILTER_gc', '(0x01<<6)', 'Input Capture Noise Cancellation Filter enabled'],
  ['TCD_CFG_ASYNC_gc', '(0x02<<6)', 'Asynchronous Event output qualification enabled'],
  ['TCD_CLKSEL_20MHZ_gc', '(0x00<<5)', '20 MHz oscillator'],
  ['TCD_CLKSEL_EXTCLK_gc', '(0x02<<5)', 'External clock'],
  ['TCD_CLKSEL_SYSCLK_gc', '(0x03<<5)', 'System clock'],
  ['TCD_CMPCSEL_PWMA_gc', '(0x00<<6)', 'PWM A output'],
  ['TCD_CMPCSEL_PWMB_gc', '(0x01<<6)', 'PWM B output'],
  ['TCD_CMPDSEL_PWMA_gc', '(0x00<<7)', 'PWM A output'],
  ['TCD_CMPDSEL_PWMB_gc', '(0x01<<7)', 'PWM B output'],
  ['TCD_CNTPRES_DIV1_gc', '(0x00<<3)', 'Sync clock divided by 1'],
  ['TCD_CNTPRES_DIV4_gc', '(0x01<<3)', 'Sync clock divided by 4'],
  ['TCD_CNTPRES_DIV32_gc', '(0x02<<3)', 'Sync clock divided by 32'],
  ['TCD_DITHERSEL_ONTIMEB_gc', '(0x00<<0)', 'On-time ramp B'],
  ['TCD_DITHERSEL_ONTIMEAB_gc', '(0x01<<0)', 'On-time ramp A and B'],
  ['TCD_DITHERSEL_DEADTIMEB_gc', '(0x02<<0)', 'Dead-time rampB'],
  ['TCD_DITHERSEL_DEADTIMEAB_gc', '(0x03<<0)', 'Dead-time ramp A and B'],
  ['TCD_DLYPRESC_DIV1_gc', '(0x00<<4)', 'No prescaling'],
  ['TCD_DLYPRESC_DIV2_gc', '(0x01<<4)', 'Prescale with 2'],
  ['TCD_DLYPRESC_DIV4_gc', '(0x02<<4)', 'Prescale with 4'],
  ['TCD_DLYPRESC_DIV8_gc', '(0x03<<4)', 'Prescale with 8'],
  ['TCD_DLYSEL_OFF_gc', '(0x00<<0)', 'No delay'],
  ['TCD_DLYSEL_INBLANK_gc', '(0x01<<0)', 'Input blanking enabled'],
  ['TCD_DLYSEL_EVENT_gc', '(0x02<<0)', 'Event delay enabled'],
  ['TCD_DLYTRIG_CMPASET_gc', '(0x00<<2)', 'Compare A set'],
  ['TCD_DLYTRIG_CMPACLR_gc', '(0x01<<2)', 'Compare A clear'],
  ['TCD_DLYTRIG_CMPBSET_gc', '(0x02<<2)', 'Compare B set'],
  ['TCD_DLYTRIG_CMPBCLR_gc', '(0x03<<2)', 'Compare B clear'],
  ['TCD_EDGE_FALL_LOW_gc', '(0x00<<4)', 'The falling edge or low level of event generates retrigger or fault action'],
  ['TCD_EDGE_RISE_HIGH_gc', '(0x01<<4)', 'The rising edge or high level of event generates retrigger or fault action'],
  ['TCD_INPUTMODE_NONE_gc', '(0x00<<0)', 'Input has no actions'],
  ['TCD_INPUTMODE_JMPWAIT_gc', '(0x01<<0)', 'Stop output, jump to opposite compare cycle and wait'],
  ['TCD_INPUTMODE_EXECWAIT_gc', '(0x02<<0)', 'Stop output, execute opposite compare cycle and wait'],
  ['TCD_INPUTMODE_EXECFAULT_gc', '(0x03<<0)', 'stop output, execute opposite compare cycle while fault active'],
  ['TCD_INPUTMODE_FREQ_gc', '(0x04<<0)', 'Stop all outputs, maintain frequency'],
  ['TCD_INPUTMODE_EXECDT_gc', '(0x05<<0)', 'Stop all outputs, execute dead time while fault active'],
  ['TCD_INPUTMODE_WAIT_gc', '(0x06<<0)', 'Stop all outputs, jump to next compare cycle and wait'],
  ['TCD_INPUTMODE_WAITSW_gc', '(0x07<<0)', 'Stop all outputs, wait for software action'],
  ['TCD_INPUTMODE_EDGETRIG_gc', '(0x08<<0)', 'Stop output on edge, jump to next compare cycle'],
  ['TCD_INPUTMODE_EDGETRIGFREQ_gc', '(0x09<<0)', 'Stop output on edge, maintain frequency'],
  ['TCD_INPUTMODE_LVLTRIGFREQ_gc', '(0x0A<<0)', 'Stop output at level, maintain frequency'],
  ['TCD_SYNCPRES_DIV1_gc', '(0x00<<1)', 'Selevted clock source divided by 1'],
  ['TCD_SYNCPRES_DIV2_gc', '(0x01<<1)', 'Selevted clock source divided by 2'],
  ['TCD_SYNCPRES_DIV4_gc', '(0x02<<1)', 'Selevted clock source divided by 4'],
  ['TCD_SYNCPRES_DIV8_gc', '(0x03<<1)', 'Selevted clock source divided by 8'],
  ['TCD_WGMODE_ONERAMP_gc', '(0x00<<0)', 'One ramp mode'],
  ['TCD_WGMODE_TWORAMP_gc', '(0x01<<0)', 'Two ramp mode'],
  ['TCD_WGMODE_FOURRAMP_gc', '(0x02<<0)', 'Four ramp mode'],
  ['TCD_WGMODE_DS_gc', '(0x03<<0)', 'Dual slope mode'],
  ['TWI_ACKACT_ACK_gc', '(0x00<<2)', 'Send ACK'],
  ['TWI_ACKACT_NACK_gc', '(0x01<<2)', 'Send NACK'],
  ['TWI_AP_STOP_gc', '(0x00<<0)', 'Stop condition generated APIF'],
  ['TWI_AP_ADR_gc', '(0x01<<0)', 'Address detection generated APIF'],
  ['TWI_BUSSTATE_UNKNOWN_gc', '(0x00<<0)', 'Unknown Bus State'],
  ['TWI_BUSSTATE_IDLE_gc', '(0x01<<0)', 'Bus is Idle'],
  ['TWI_BUSSTATE_OWNER_gc', '(0x02<<0)', 'This Module Controls The Bus'],
  ['TWI_BUSSTATE_BUSY_gc', '(0x03<<0)', 'The Bus is Busy'],
  ['TWI_MCMD_NOACT_gc', '(0x00<<0)', 'No Action'],
  ['TWI_MCMD_REPSTART_gc', '(0x01<<0)', 'Issue Repeated Start Condition'],
  ['TWI_MCMD_RECVTRANS_gc', '(0x02<<0)', 'Receive or Transmit Data, depending on DIR'],
  ['TWI_MCMD_STOP_gc', '(0x03<<0)', 'Issue Stop Condition'],
  ['TWI_SCMD_NOACT_gc', '(0x00<<0)', 'No Action'],
  ['TWI_SCMD_COMPTRANS_gc', '(0x02<<0)', 'Used To Complete a Transaction'],
  ['TWI_SCMD_RESPONSE_gc', '(0x03<<0)', 'Used in Response to Address/Data Interrupt'],
  ['TWI_SDAHOLD_OFF_gc', '(0x00<<2)', 'SDA hold time off'],
  ['TWI_SDAHOLD_50NS_gc', '(0x01<<2)', 'Typical 50ns hold time'],
  ['TWI_SDAHOLD_300NS_gc', '(0x02<<2)', 'Typical 300ns hold time'],
  ['TWI_SDAHOLD_500NS_gc', '(0x03<<2)', 'Typical 500ns hold time'],
  ['TWI_SDASETUP_4CYC_gc', '(0x00<<4)', 'SDA setup time is 4 clock cycles'],
  ['TWI_SDASETUP_8CYC_gc', '(0x01<<4)', 'SDA setup time is 8 clock cycles'],
  ['TWI_TIMEOUT_DISABLED_gc', '(0x00<<2)', 'Bus Timeout Disabled'],
  ['TWI_TIMEOUT_50US_gc', '(0x01<<2)', '50 Microseconds'],
  ['TWI_TIMEOUT_100US_gc', '(0x02<<2)', '100 Microseconds'],
  ['TWI_TIMEOUT_200US_gc', '(0x03<<2)', '200 Microseconds'],
  ['USART_CHSIZE_5BIT_gc', '(0x00<<0)', 'Character size: 5 bit'],
  ['USART_CHSIZE_6BIT_gc', '(0x01<<0)', 'Character size: 6 bit'],
  ['USART_CHSIZE_7BIT_gc', '(0x02<<0)', 'Character size: 7 bit'],
  ['USART_CHSIZE_8BIT_gc', '(0x03<<0)', 'Character size: 8 bit'],
  ['USART_CHSIZE_9BITL_gc', '(0x06<<0)', 'Character size: 9 bit read low byte first'],
  ['USART_CHSIZE_9BITH_gc', '(0x07<<0)', 'Character size: 9 bit read high byte first'],
  ['USART_CMODE_ASYNCHRONOUS_gc', '(0x00<<6)', 'Asynchronous Mode'],
  ['USART_CMODE_SYNCHRONOUS_gc', '(0x01<<6)', 'Synchronous Mode'],
  ['USART_CMODE_IRCOM_gc', '(0x02<<6)', 'Infrared Communication'],
  ['USART_CMODE_MSPI_gc', '(0x03<<6)', 'Master SPI Mode'],
  ['USART_PMODE_DISABLED_gc', '(0x00<<4)', 'No Parity'],
  ['USART_PMODE_EVEN_gc', '(0x02<<4)', 'Even Parity'],
  ['USART_PMODE_ODD_gc', '(0x03<<4)', 'Odd Parity'],
  ['USART_RS485_OFF_gc', '(0x00<<0)', 'RS485 Mode disabled'],
  ['USART_RS485_EXT_gc', '(0x01<<0)', 'RS485 Mode External drive'],
  ['USART_RS485_INT_gc', '(0x02<<0)', 'RS485 Mode Internal drive'],
  ['USART_RXMODE_NORMAL_gc', '(0x00<<1)', 'Normal mode'],
  ['USART_RXMODE_CLK2X_gc', '(0x01<<1)', 'CLK2x mode'],
  ['USART_RXMODE_GENAUTO_gc', '(0x02<<1)', 'Generic autobaud mode'],
  ['USART_RXMODE_LINAUTO_gc', '(0x03<<1)', 'LIN constrained autobaud mode'],
  ['USART_SBMODE_1BIT_gc', '(0x00<<3)', '1 stop bit'],
  ['USART_SBMODE_2BIT_gc', '(0x01<<3)', '2 stop bits'],
  ['VREF_ADC0REFSEL_0V55_gc', '(0x00<<4)', 'Voltage reference at 0.55V'],
  ['VREF_ADC0REFSEL_1V1_gc', '(0x01<<4)', 'Voltage reference at 1.1V'],
  ['VREF_ADC0REFSEL_2V5_gc', '(0x02<<4)', 'Voltage reference at 2.5V'],
  ['VREF_ADC0REFSEL_4V34_gc', '(0x03<<4)', 'Voltage reference at 4.34V'],
  ['VREF_ADC0REFSEL_1V5_gc', '(0x04<<4)', 'Voltage reference at 1.5V'],
  ['VREF_DAC0REFSEL_0V55_gc', '(0x00<<0)', 'Voltage reference at 0.55V'],
  ['VREF_DAC0REFSEL_1V1_gc', '(0x01<<0)', 'Voltage reference at 1.1V'],
  ['VREF_DAC0REFSEL_2V5_gc', '(0x02<<0)', 'Voltage reference at 2.5V'],
  ['VREF_DAC0REFSEL_4V34_gc', '(0x03<<0)', 'Voltage reference at 4.34V'],
  ['VREF_DAC0REFSEL_1V5_gc', '(0x04<<0)', 'Voltage reference at 1.5V'],
  ['WDT_PERIOD_OFF_gc', '(0x00<<0)', 'Watch-Dog timer Off'],
  ['WDT_PERIOD_8CLK_gc', '(0x01<<0)', '8 cycles (8ms)'],
  ['WDT_PERIOD_16CLK_gc', '(0x02<<0)', '16 cycles (16ms)'],
  ['WDT_PERIOD_32CLK_gc', '(0x03<<0)', '32 cycles (32ms)'],
  ['WDT_PERIOD_64CLK_gc', '(0x04<<0)', '64 cycles (64ms)'],
  ['WDT_PERIOD_128CLK_gc', '(0x05<<0)', '128 cycles (0.128s)'],
  ['WDT_PERIOD_256CLK_gc', '(0x06<<0)', '256 cycles (0.256s)'],
  ['WDT_PERIOD_512CLK_gc', '(0x07<<0)', '512 cycles (0.512s)'],
  ['WDT_PERIOD_1KCLK_gc', '(0x08<<0)', '1K cycles (1.0s)'],
  ['WDT_PERIOD_2KCLK_gc', '(0x09<<0)', '2K cycles (2.0s)'],
  ['WDT_PERIOD_4KCLK_gc', '(0x0A<<0)', '4K cycles (4.1s)'],
  ['WDT_PERIOD_8KCLK_gc', '(0x0B<<0)', '8K cycles (8.2s)'],
  ['WDT_WINDOW_OFF_gc', '(0x00<<4)', 'Window mode off'],
  ['WDT_WINDOW_8CLK_gc', '(0x01<<4)', '8 cycles (8ms)'],
  ['WDT_WINDOW_16CLK_gc', '(0x02<<4)', '16 cycles (16ms)'],
  ['WDT_WINDOW_32CLK_gc', '(0x03<<4)', '32 cycles (32ms)'],
  ['WDT_WINDOW_64CLK_gc', '(0x04<<4)', '64 cycles (64ms)'],
  ['WDT_WINDOW_128CLK_gc', '(0x05<<4)', '128 cycles (0.128s)'],
  ['WDT_WINDOW_256CLK_gc', '(0x06<<4)', '256 cycles (0.256s)'],
  ['WDT_WINDOW_512CLK_gc', '(0x07<<4)', '512 cycles (0.512s)'],
  ['WDT_WINDOW_1KCLK_gc', '(0x08<<4)', '1K cycles (1.0s)'],
  ['WDT_WINDOW_2KCLK_gc', '(0x09<<4)', '2K cycles (2.0s)'],
  ['WDT_WINDOW_4KCLK_gc', '(0x0A<<4)', '4K cycles (4.1s)'],
  ['WDT_WINDOW_8KCLK_gc', '(0x0B<<4)', '8K cycles (8.2s)'],
]

const literalMap = literals.reduce((acc, literal) => {
  acc[literal[0]] = literal
  return acc
}, {})

export default literals
export {literalMap}
