ARM GAS  /tmp/cchwLUth.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"ahrs_float_dcm.c"
  13              		.text
  14              		.section	.text.ahrs_dcm_init,"ax",%progbits
  15              		.align	1
  16              		.p2align 4,,15
  17              		.global	ahrs_dcm_init
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  23              		.type	ahrs_dcm_init, %function
  24              	ahrs_dcm_init:
  25              		@ args = 0, pretend = 0, frame = 0
  26              		@ frame_needed = 0, uses_anonymous_args = 0
  27              		@ link register save eliminated.
  28 0000 0E4A     		ldr	r2, .L4
  29 0002 0F49     		ldr	r1, .L4+4
  30 0004 10B4     		push	{r4}
  31 0006 4FF4C844 		mov	r4, #25600
  32 000a 0023     		movs	r3, #0
  33 000c 4FF07E50 		mov	r0, #1065353216
  34 0010 D463     		str	r4, [r2, #60]
  35 0012 5DF8044B 		ldr	r4, [sp], #4
  36 0016 0860     		str	r0, [r1]	@ float
  37 0018 4B60     		str	r3, [r1, #4]	@ float
  38 001a 8B60     		str	r3, [r1, #8]	@ float
  39 001c CB60     		str	r3, [r1, #12]	@ float
  40 001e 0861     		str	r0, [r1, #16]	@ float
  41 0020 4B61     		str	r3, [r1, #20]	@ float
  42 0022 8B61     		str	r3, [r1, #24]	@ float
  43 0024 CB61     		str	r3, [r1, #28]	@ float
  44 0026 0862     		str	r0, [r1, #32]	@ float
  45 0028 9361     		str	r3, [r2, #24]	@ float
  46 002a D361     		str	r3, [r2, #28]	@ float
  47 002c 1362     		str	r3, [r2, #32]	@ float
  48 002e 5362     		str	r3, [r2, #36]	@ float
  49 0030 9362     		str	r3, [r2, #40]	@ float
  50 0032 D362     		str	r3, [r2, #44]	@ float
  51 0034 1363     		str	r3, [r2, #48]	@ float
  52 0036 5363     		str	r3, [r2, #52]	@ float
  53 0038 9363     		str	r3, [r2, #56]	@ float
  54 003a 7047     		bx	lr
  55              	.L5:
  56              		.align	2
  57              	.L4:
ARM GAS  /tmp/cchwLUth.s 			page 2


  58 003c 00000000 		.word	.LANCHOR1
  59 0040 00000000 		.word	.LANCHOR0
  60              		.size	ahrs_dcm_init, .-ahrs_dcm_init
  61              		.global	__aeabi_f2d
  62              		.global	__aeabi_dsub
  63              		.global	__aeabi_dcmplt
  64              		.global	__aeabi_dcmpgt
  65              		.section	.text.ahrs_dcm_align,"ax",%progbits
  66              		.align	1
  67              		.p2align 4,,15
  68              		.global	ahrs_dcm_align
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  72              		.fpu fpv4-sp-d16
  73              		.type	ahrs_dcm_align, %function
  74              	ahrs_dcm_align:
  75              		@ args = 0, pretend = 0, frame = 56
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  78 0002 2DED048B 		vpush.64	{d8, d9}
  79 0006 91ED018A 		vldr.32	s16, [r1, #4]
  80 000a 91ED009A 		vldr.32	s18, [r1]
  81 000e D1ED028A 		vldr.32	s17, [r1, #8]
  82 0012 68EE087A 		vmul.f32	s15, s16, s16
  83 0016 8FB0     		sub	sp, sp, #60
  84 0018 E9EE097A 		vfma.f32	s15, s18, s18
  85 001c 0546     		mov	r5, r0
  86 001e E8EEA87A 		vfma.f32	s15, s17, s17
  87 0022 F5EE407A 		vcmp.f32	s15, #0
  88 0026 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
  89 002a 00F1A480 		bmi	.L27
  90 002e B1EEE77A 		vsqrt.f32	s14, s15
  91              	.L9:
  92 0032 DFED547A 		vldr.32	s15, .L32
  93 0036 B4EEE77A 		vcmpe.f32	s14, s15
  94 003a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
  95 003e 05DD     		ble	.L10
  96 0040 89EE079A 		vdiv.f32	s18, s18, s14
  97 0044 88EE078A 		vdiv.f32	s16, s16, s14
  98 0048 C8EE878A 		vdiv.f32	s17, s17, s14
  99              	.L10:
 100 004c 18EE900A 		vmov	r0, s17
 101 0050 FFF7FEFF 		bl	__aeabi_f2d
 102 0054 4C4B     		ldr	r3, .L32+4
 103 0056 0022     		movs	r2, #0
 104 0058 FFF7FEFF 		bl	__aeabi_dsub
 105 005c 0022     		movs	r2, #0
 106 005e 0023     		movs	r3, #0
 107 0060 0646     		mov	r6, r0
 108 0062 0F46     		mov	r7, r1
 109 0064 FFF7FEFF 		bl	__aeabi_dcmplt
 110 0068 0022     		movs	r2, #0
 111 006a 0028     		cmp	r0, #0
 112 006c 36D1     		bne	.L31
 113 006e 474B     		ldr	r3, .L32+8
 114 0070 3046     		mov	r0, r6
ARM GAS  /tmp/cchwLUth.s 			page 3


 115 0072 3946     		mov	r1, r7
 116 0074 FFF7FEFF 		bl	__aeabi_dcmplt
 117 0078 0028     		cmp	r0, #0
 118 007a 36D0     		beq	.L15
 119              	.L14:
 120 007c 0023     		movs	r3, #0
 121 007e 4FF07E52 		mov	r2, #1065353216
 122 0082 0193     		str	r3, [sp, #4]	@ float
 123 0084 0292     		str	r2, [sp, #8]	@ float
 124 0086 0393     		str	r3, [sp, #12]	@ float
 125 0088 0493     		str	r3, [sp, #16]	@ float
 126              	.L17:
 127 008a 414C     		ldr	r4, .L32+12
 128 008c 01A9     		add	r1, sp, #4
 129 008e 04F11800 		add	r0, r4, #24
 130 0092 FFF7FEFF 		bl	float_eulers_of_quat
 131 0096 01A9     		add	r1, sp, #4
 132 0098 05A8     		add	r0, sp, #20
 133 009a FFF7FEFF 		bl	float_rmat_of_quat
 134 009e 3D4B     		ldr	r3, .L32+16
 135 00a0 089A     		ldr	r2, [sp, #32]	@ float
 136 00a2 5A60     		str	r2, [r3, #4]	@ float
 137 00a4 0599     		ldr	r1, [sp, #20]	@ float
 138 00a6 069A     		ldr	r2, [sp, #24]	@ float
 139 00a8 1960     		str	r1, [r3]	@ float
 140 00aa DA60     		str	r2, [r3, #12]	@ float
 141 00ac 0B99     		ldr	r1, [sp, #44]	@ float
 142 00ae 0C9A     		ldr	r2, [sp, #48]	@ float
 143 00b0 9960     		str	r1, [r3, #8]	@ float
 144 00b2 5A61     		str	r2, [r3, #20]	@ float
 145 00b4 0999     		ldr	r1, [sp, #36]	@ float
 146 00b6 0A9A     		ldr	r2, [sp, #40]	@ float
 147 00b8 1961     		str	r1, [r3, #16]	@ float
 148 00ba DA61     		str	r2, [r3, #28]	@ float
 149 00bc 0799     		ldr	r1, [sp, #28]	@ float
 150 00be 0D9A     		ldr	r2, [sp, #52]	@ float
 151 00c0 9961     		str	r1, [r3, #24]	@ float
 152 00c2 1A62     		str	r2, [r3, #32]	@ float
 153 00c4 95E80700 		ldm	r5, {r0, r1, r2}
 154 00c8 40F20113 		movw	r3, #257
 155 00cc 84E80700 		stm	r4, {r0, r1, r2}
 156 00d0 0120     		movs	r0, #1
 157 00d2 E387     		strh	r3, [r4, #62]	@ movhi
 158 00d4 0FB0     		add	sp, sp, #60
 159              		@ sp needed
 160 00d6 BDEC048B 		vldm	sp!, {d8-d9}
 161 00da F0BD     		pop	{r4, r5, r6, r7, pc}
 162              	.L31:
 163 00dc 2E4B     		ldr	r3, .L32+20
 164 00de 3046     		mov	r0, r6
 165 00e0 3946     		mov	r1, r7
 166 00e2 FFF7FEFF 		bl	__aeabi_dcmpgt
 167 00e6 0028     		cmp	r0, #0
 168 00e8 C8D1     		bne	.L14
 169              	.L15:
 170 00ea F7EE007A 		vmov.f32	s15, #1.0e+0
 171 00ee 77EEE88A 		vsub.f32	s17, s15, s17
ARM GAS  /tmp/cchwLUth.s 			page 4


 172 00f2 68EE087A 		vmul.f32	s15, s16, s16
 173 00f6 9FED297A 		vldr.32	s14, .L32+24
 174 00fa 8DED039A 		vstr.32	s18, [sp, #12]
 175 00fe E8EEA87A 		vfma.f32	s15, s17, s17
 176 0102 B1EE488A 		vneg.f32	s16, s16
 177 0106 E9EE097A 		vfma.f32	s15, s18, s18
 178 010a 8DED028A 		vstr.32	s16, [sp, #8]
 179 010e 77EE877A 		vadd.f32	s15, s15, s14
 180 0112 8DED047A 		vstr.32	s14, [sp, #16]
 181 0116 F4EE477A 		vcmp.f32	s15, s14
 182 011a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 183 011e CDED018A 		vstr.32	s17, [sp, #4]
 184 0122 21D4     		bmi	.L29
 185 0124 B1EEE77A 		vsqrt.f32	s14, s15
 186              	.L20:
 187 0128 DFED1D7A 		vldr.32	s15, .L32+28
 188 012c B4EEE77A 		vcmpe.f32	s14, s15
 189 0130 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 190 0134 A9DD     		ble	.L17
 191 0136 9DED016A 		vldr.32	s12, [sp, #4]
 192 013a DDED026A 		vldr.32	s13, [sp, #8]
 193 013e DDED037A 		vldr.32	s15, [sp, #12]
 194 0142 9DED045A 		vldr.32	s10, [sp, #16]
 195 0146 C6EE075A 		vdiv.f32	s11, s12, s14
 196 014a 86EE876A 		vdiv.f32	s12, s13, s14
 197 014e C7EE876A 		vdiv.f32	s13, s15, s14
 198 0152 C5EE077A 		vdiv.f32	s15, s10, s14
 199 0156 CDED015A 		vstr.32	s11, [sp, #4]
 200 015a 8DED026A 		vstr.32	s12, [sp, #8]
 201 015e CDED036A 		vstr.32	s13, [sp, #12]
 202 0162 CDED047A 		vstr.32	s15, [sp, #16]
 203 0166 90E7     		b	.L17
 204              	.L29:
 205 0168 17EE900A 		vmov	r0, s15
 206 016c FFF7FEFF 		bl	sqrtf
 207 0170 07EE100A 		vmov	s14, r0
 208 0174 D8E7     		b	.L20
 209              	.L27:
 210 0176 17EE900A 		vmov	r0, s15
 211 017a FFF7FEFF 		bl	sqrtf
 212 017e 07EE100A 		vmov	s14, r0
 213 0182 56E7     		b	.L9
 214              	.L33:
 215              		.align	2
 216              	.L32:
 217 0184 17B7D138 		.word	953267991
 218 0188 0000F03F 		.word	1072693248
 219 018c 00003438 		.word	942931968
 220 0190 00000000 		.word	.LANCHOR1
 221 0194 00000000 		.word	.LANCHOR0
 222 0198 000034B8 		.word	-1204551680
 223 019c 00000000 		.word	0
 224 01a0 00008000 		.word	8388608
 225              		.size	ahrs_dcm_align, .-ahrs_dcm_align
 226              		.global	__aeabi_i2d
 227              		.global	__aeabi_ddiv
 228              		.global	__aeabi_d2f
ARM GAS  /tmp/cchwLUth.s 			page 5


 229              		.section	.text.ahrs_dcm_update_gps,"ax",%progbits
 230              		.align	1
 231              		.p2align 4,,15
 232              		.global	ahrs_dcm_update_gps
 233              		.syntax unified
 234              		.thumb
 235              		.thumb_func
 236              		.fpu fpv4-sp-d16
 237              		.type	ahrs_dcm_update_gps, %function
 238              	ahrs_dcm_update_gps:
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241 0000 70B5     		push	{r4, r5, r6, lr}
 242 0002 90F86730 		ldrb	r3, [r0, #103]	@ zero_extendqisi2
 243 0006 022B     		cmp	r3, #2
 244 0008 24D9     		bls	.L35
 245 000a 234C     		ldr	r4, .L39
 246 000c 0546     		mov	r5, r0
 247 000e 0026     		movs	r6, #0
 248 0010 B0F84A00 		ldrh	r0, [r0, #74]
 249 0014 84F83D60 		strb	r6, [r4, #61]
 250 0018 FFF7FEFF 		bl	__aeabi_i2d
 251 001c 1F4B     		ldr	r3, .L39+4
 252 001e 0022     		movs	r2, #0
 253 0020 FFF7FEFF 		bl	__aeabi_ddiv
 254 0024 FFF7FEFF 		bl	__aeabi_d2f
 255 0028 B5F84830 		ldrh	r3, [r5, #72]
 256 002c 2063     		str	r0, [r4, #48]	@ float
 257 002e B3F5FA7F 		cmp	r3, #500
 258 0032 07EE900A 		vmov	s15, r0
 259 0036 2BD3     		bcc	.L36
 260 0038 95ED137A 		vldr.32	s14, [r5, #76]	@ int
 261 003c 9FED186A 		vldr.32	s12, .L39+8
 262 0040 B8EEC77A 		vcvt.f32.s32	s14, s14
 263 0044 0123     		movs	r3, #1
 264 0046 C7EE066A 		vdiv.f32	s13, s14, s12
 265 004a 84F83C30 		strb	r3, [r4, #60]
 266 004e C4ED0E6A 		vstr.32	s13, [r4, #56]
 267 0052 05E0     		b	.L37
 268              	.L35:
 269 0054 104C     		ldr	r4, .L39
 270 0056 6423     		movs	r3, #100
 271 0058 D4ED0C7A 		vldr.32	s15, [r4, #48]
 272 005c 84F83D30 		strb	r3, [r4, #61]
 273              	.L37:
 274 0060 104B     		ldr	r3, .L39+12
 275 0062 D4ED0D6A 		vldr.32	s13, [r4, #52]
 276 0066 93ED007A 		vldr.32	s14, [r3]
 277 006a C3ED007A 		vstr.32	s15, [r3]
 278 006e 37EEC77A 		vsub.f32	s14, s15, s14
 279 0072 B1EE005A 		vmov.f32	s10, #4.0e+0
 280 0076 F0EE665A 		vmov.f32	s11, s13
 281 007a D7EE055A 		vfnms.f32	s11, s14, s10
 282 007e B1EE046A 		vmov.f32	s12, #5.0e+0
 283 0082 C5EE867A 		vdiv.f32	s15, s11, s12
 284 0086 77EEA67A 		vadd.f32	s15, s15, s13
 285 008a C4ED0D7A 		vstr.32	s15, [r4, #52]
ARM GAS  /tmp/cchwLUth.s 			page 6


 286 008e 70BD     		pop	{r4, r5, r6, pc}
 287              	.L36:
 288 0090 84F83C60 		strb	r6, [r4, #60]
 289 0094 E4E7     		b	.L37
 290              	.L40:
 291 0096 00BF     		.align	2
 292              	.L39:
 293 0098 00000000 		.word	.LANCHOR1
 294 009c 00005940 		.word	1079574528
 295 00a0 8096184B 		.word	1259902592
 296 00a4 00000000 		.word	.LANCHOR2
 297              		.size	ahrs_dcm_update_gps, .-ahrs_dcm_update_gps
 298              		.section	.text.ahrs_dcm_update_mag,"ax",%progbits
 299              		.align	1
 300              		.p2align 4,,15
 301              		.global	ahrs_dcm_update_mag
 302              		.syntax unified
 303              		.thumb
 304              		.thumb_func
 305              		.fpu fpv4-sp-d16
 306              		.type	ahrs_dcm_update_mag, %function
 307              	ahrs_dcm_update_mag:
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 311 0000 7047     		bx	lr
 312              		.size	ahrs_dcm_update_mag, .-ahrs_dcm_update_mag
 313 0002 00BF     		.section	.text.Normalize,"ax",%progbits
 314              		.align	1
 315              		.p2align 4,,15
 316              		.global	Normalize
 317              		.syntax unified
 318              		.thumb
 319              		.thumb_func
 320              		.fpu fpv4-sp-d16
 321              		.type	Normalize, %function
 322              	Normalize:
 323              		@ args = 0, pretend = 0, frame = 0
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325 0000 38B5     		push	{r3, r4, r5, lr}
 326 0002 A44C     		ldr	r4, .L100
 327 0004 2DED0A8B 		vpush.64	{d8, d9, d10, d11, d12}
 328 0008 D4ED015A 		vldr.32	s11, [r4, #4]
 329 000c 94ED048A 		vldr.32	s16, [r4, #16]
 330 0010 94ED007A 		vldr.32	s14, [r4]
 331 0014 D4ED038A 		vldr.32	s17, [r4, #12]
 332 0018 94ED026A 		vldr.32	s12, [r4, #8]
 333 001c D4ED057A 		vldr.32	s15, [r4, #20]
 334 0020 65EE886A 		vmul.f32	s13, s11, s16
 335 0024 B6EE005A 		vmov.f32	s10, #5.0e-1
 336 0028 E7EE286A 		vfma.f32	s13, s14, s17
 337 002c F0EE659A 		vmov.f32	s19, s11
 338 0030 E6EE276A 		vfma.f32	s13, s12, s15
 339 0034 B0EE47AA 		vmov.f32	s20, s14
 340 0038 66EEC56A 		vnmul.f32	s13, s13, s10
 341 003c F0EE46AA 		vmov.f32	s21, s12
 342 0040 E6EE889A 		vfma.f32	s19, s13, s16
ARM GAS  /tmp/cchwLUth.s 			page 7


 343 0044 A6EEA8AA 		vfma.f32	s20, s13, s17
 344 0048 E6EE878A 		vfma.f32	s17, s13, s14
 345 004c 29EEA97A 		vmul.f32	s14, s19, s19
 346 0050 E6EEA7AA 		vfma.f32	s21, s13, s15
 347 0054 A6EEA58A 		vfma.f32	s16, s13, s11
 348 0058 E6EE867A 		vfma.f32	s15, s13, s12
 349 005c AAEE0A7A 		vfma.f32	s14, s20, s20
 350 0060 B0EE679A 		vmov.f32	s18, s15
 351 0064 AAEEAA7A 		vfma.f32	s14, s21, s21
 352 0068 6AEEC86A 		vnmul.f32	s13, s21, s16
 353 006c 6AEE677A 		vnmul.f32	s15, s20, s15
 354 0070 E9EE296A 		vfma.f32	s13, s18, s19
 355 0074 E8EEAA7A 		vfma.f32	s15, s17, s21
 356 0078 B7EE096A 		vmov.f32	s12, #1.5625e+0
 357 007c 29EEE8CA 		vnmul.f32	s24, s19, s17
 358 0080 B4EEC67A 		vcmpe.f32	s14, s12
 359 0084 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 360 0088 A8EE0ACA 		vfma.f32	s24, s16, s20
 361 008c F0EE66BA 		vmov.f32	s23, s13
 362 0090 B0EE67BA 		vmov.f32	s22, s15
 363 0094 0ED5     		bpl	.L43
 364 0096 DFED807A 		vldr.32	s15, .L100+4
 365 009a B4EEE77A 		vcmpe.f32	s14, s15
 366 009e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 367 00a2 07DD     		ble	.L43
 368 00a4 F0EE086A 		vmov.f32	s13, #3.0e+0
 369 00a8 76EEC76A 		vsub.f32	s13, s13, s14
 370 00ac 0025     		movs	r5, #0
 371 00ae 26EE857A 		vmul.f32	s14, s13, s10
 372 00b2 0CE0     		b	.L46
 373              	.L43:
 374 00b4 DFED797A 		vldr.32	s15, .L100+8
 375 00b8 B4EEE77A 		vcmpe.f32	s14, s15
 376 00bc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 377 00c0 00F1BA80 		bmi	.L97
 378              	.L47:
 379 00c4 764A     		ldr	r2, .L100+12
 380 00c6 1368     		ldr	r3, [r2]
 381 00c8 0125     		movs	r5, #1
 382 00ca 2B44     		add	r3, r3, r5
 383 00cc 1360     		str	r3, [r2]
 384              	.L46:
 385 00ce 68EE087A 		vmul.f32	s15, s16, s16
 386 00d2 F7EE096A 		vmov.f32	s13, #1.5625e+0
 387 00d6 E8EEA87A 		vfma.f32	s15, s17, s17
 388 00da 27EE0AAA 		vmul.f32	s20, s14, s20
 389 00de E9EE097A 		vfma.f32	s15, s18, s18
 390 00e2 67EE299A 		vmul.f32	s19, s14, s19
 391 00e6 F4EEE67A 		vcmpe.f32	s15, s13
 392 00ea 27EE2A7A 		vmul.f32	s14, s14, s21
 393 00ee F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 394 00f2 84ED00AA 		vstr.32	s20, [r4]
 395 00f6 C4ED019A 		vstr.32	s19, [r4, #4]
 396 00fa 84ED027A 		vstr.32	s14, [r4, #8]
 397 00fe 0FD5     		bpl	.L53
 398 0100 9FED657A 		vldr.32	s14, .L100+4
 399 0104 F4EEC77A 		vcmpe.f32	s15, s14
ARM GAS  /tmp/cchwLUth.s 			page 8


 400 0108 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 401 010c 08DD     		ble	.L53
 402 010e B0EE087A 		vmov.f32	s14, #3.0e+0
 403 0112 37EE677A 		vsub.f32	s14, s14, s15
 404 0116 F6EE007A 		vmov.f32	s15, #5.0e-1
 405 011a 67EE277A 		vmul.f32	s15, s14, s15
 406 011e 0BE0     		b	.L56
 407              	.L53:
 408 0120 9FED5E7A 		vldr.32	s14, .L100+8
 409 0124 F4EEC77A 		vcmpe.f32	s15, s14
 410 0128 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 411 012c 6DD4     		bmi	.L98
 412              	.L57:
 413 012e 5C4A     		ldr	r2, .L100+12
 414 0130 1368     		ldr	r3, [r2]
 415 0132 0125     		movs	r5, #1
 416 0134 2B44     		add	r3, r3, r5
 417 0136 1360     		str	r3, [r2]
 418              	.L56:
 419 0138 2BEE0B7A 		vmul.f32	s14, s22, s22
 420 013c F7EE096A 		vmov.f32	s13, #1.5625e+0
 421 0140 ABEEAB7A 		vfma.f32	s14, s23, s23
 422 0144 67EEA88A 		vmul.f32	s17, s15, s17
 423 0148 ACEE0C7A 		vfma.f32	s14, s24, s24
 424 014c 27EE888A 		vmul.f32	s16, s15, s16
 425 0150 B4EEE67A 		vcmpe.f32	s14, s13
 426 0154 67EE897A 		vmul.f32	s15, s15, s18
 427 0158 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 428 015c C4ED038A 		vstr.32	s17, [r4, #12]
 429 0160 84ED048A 		vstr.32	s16, [r4, #16]
 430 0164 C4ED057A 		vstr.32	s15, [r4, #20]
 431 0168 1ED5     		bpl	.L63
 432 016a DFED4B7A 		vldr.32	s15, .L100+4
 433 016e B4EEE77A 		vcmpe.f32	s14, s15
 434 0172 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 435 0176 17DD     		ble	.L63
 436 0178 F0EE087A 		vmov.f32	s15, #3.0e+0
 437 017c 37EEC77A 		vsub.f32	s14, s15, s14
 438 0180 F6EE007A 		vmov.f32	s15, #5.0e-1
 439 0184 27EE277A 		vmul.f32	s14, s14, s15
 440              	.L66:
 441 0188 67EE2B6A 		vmul.f32	s13, s14, s23
 442 018c 67EE0B7A 		vmul.f32	s15, s14, s22
 443 0190 27EE0C7A 		vmul.f32	s14, s14, s24
 444 0194 C4ED066A 		vstr.32	s13, [r4, #24]
 445 0198 C4ED077A 		vstr.32	s15, [r4, #28]
 446 019c 84ED087A 		vstr.32	s14, [r4, #32]
 447 01a0 6DB9     		cbnz	r5, .L73
 448 01a2 BDEC0A8B 		vldm	sp!, {d8-d12}
 449 01a6 38BD     		pop	{r3, r4, r5, pc}
 450              	.L63:
 451 01a8 DFED3C7A 		vldr.32	s15, .L100+8
 452 01ac B4EEE77A 		vcmpe.f32	s14, s15
 453 01b0 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 454 01b4 12D4     		bmi	.L99
 455              	.L67:
 456 01b6 3A4A     		ldr	r2, .L100+12
ARM GAS  /tmp/cchwLUth.s 			page 9


 457 01b8 1368     		ldr	r3, [r2]
 458 01ba 0133     		adds	r3, r3, #1
 459 01bc 1360     		str	r3, [r2]
 460              	.L73:
 461 01be BDEC0A8B 		vldm	sp!, {d8-d12}
 462 01c2 0023     		movs	r3, #0
 463 01c4 4FF07E52 		mov	r2, #1065353216
 464 01c8 2260     		str	r2, [r4]	@ float
 465 01ca 6360     		str	r3, [r4, #4]	@ float
 466 01cc A360     		str	r3, [r4, #8]	@ float
 467 01ce E360     		str	r3, [r4, #12]	@ float
 468 01d0 2261     		str	r2, [r4, #16]	@ float
 469 01d2 6361     		str	r3, [r4, #20]	@ float
 470 01d4 A361     		str	r3, [r4, #24]	@ float
 471 01d6 E361     		str	r3, [r4, #28]	@ float
 472 01d8 2262     		str	r2, [r4, #32]	@ float
 473 01da 38BD     		pop	{r3, r4, r5, pc}
 474              	.L99:
 475 01dc DFED317A 		vldr.32	s15, .L100+16
 476 01e0 B4EEE77A 		vcmpe.f32	s14, s15
 477 01e4 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 478 01e8 E5DD     		ble	.L67
 479 01ea B5EE407A 		vcmp.f32	s14, #0
 480 01ee F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 481 01f2 41D4     		bmi	.L95
 482 01f4 F1EEC77A 		vsqrt.f32	s15, s14
 483              	.L72:
 484 01f8 2B4A     		ldr	r2, .L100+20
 485 01fa 1368     		ldr	r3, [r2]
 486 01fc 0133     		adds	r3, r3, #1
 487 01fe 1360     		str	r3, [r2]
 488 0200 F7EE006A 		vmov.f32	s13, #1.0e+0
 489 0204 86EEA77A 		vdiv.f32	s14, s13, s15
 490 0208 BEE7     		b	.L66
 491              	.L98:
 492 020a 9FED267A 		vldr.32	s14, .L100+16
 493 020e F4EEC77A 		vcmpe.f32	s15, s14
 494 0212 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 495 0216 8ADD     		ble	.L57
 496 0218 F5EE407A 		vcmp.f32	s15, #0
 497 021c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 498 0220 31D4     		bmi	.L94
 499 0222 B1EEE77A 		vsqrt.f32	s14, s15
 500              	.L62:
 501 0226 204A     		ldr	r2, .L100+20
 502 0228 1368     		ldr	r3, [r2]
 503 022a 0133     		adds	r3, r3, #1
 504 022c 1360     		str	r3, [r2]
 505 022e F7EE006A 		vmov.f32	s13, #1.0e+0
 506 0232 C6EE877A 		vdiv.f32	s15, s13, s14
 507 0236 7FE7     		b	.L56
 508              	.L97:
 509 0238 DFED1A7A 		vldr.32	s15, .L100+16
 510 023c B4EEE77A 		vcmpe.f32	s14, s15
 511 0240 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 512 0244 7FF73EAF 		ble	.L47
 513 0248 B5EE407A 		vcmp.f32	s14, #0
ARM GAS  /tmp/cchwLUth.s 			page 10


 514 024c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 515 0250 0BD4     		bmi	.L93
 516 0252 F1EEC77A 		vsqrt.f32	s15, s14
 517              	.L52:
 518 0256 144A     		ldr	r2, .L100+20
 519 0258 1368     		ldr	r3, [r2]
 520 025a 0133     		adds	r3, r3, #1
 521 025c 1360     		str	r3, [r2]
 522 025e 0025     		movs	r5, #0
 523 0260 F7EE006A 		vmov.f32	s13, #1.0e+0
 524 0264 86EEA77A 		vdiv.f32	s14, s13, s15
 525 0268 31E7     		b	.L46
 526              	.L93:
 527 026a 17EE100A 		vmov	r0, s14
 528 026e FFF7FEFF 		bl	sqrtf
 529 0272 07EE900A 		vmov	s15, r0
 530 0276 EEE7     		b	.L52
 531              	.L95:
 532 0278 17EE100A 		vmov	r0, s14
 533 027c FFF7FEFF 		bl	sqrtf
 534 0280 07EE900A 		vmov	s15, r0
 535 0284 B8E7     		b	.L72
 536              	.L94:
 537 0286 17EE900A 		vmov	r0, s15
 538 028a FFF7FEFF 		bl	sqrtf
 539 028e 07EE100A 		vmov	s14, r0
 540 0292 C8E7     		b	.L62
 541              	.L101:
 542              		.align	2
 543              	.L100:
 544 0294 00000000 		.word	.LANCHOR0
 545 0298 0AD7233F 		.word	1059313418
 546 029c 0000C842 		.word	1120403456
 547 02a0 00000000 		.word	.LANCHOR4
 548 02a4 0AD7233C 		.word	1008981770
 549 02a8 00000000 		.word	.LANCHOR3
 550              		.size	Normalize, .-Normalize
 551              		.global	__aeabi_dmul
 552              		.section	.text.Drift_correction,"ax",%progbits
 553              		.align	1
 554              		.p2align 4,,15
 555              		.global	Drift_correction
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 559              		.fpu fpv4-sp-d16
 560              		.type	Drift_correction, %function
 561              	Drift_correction:
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 565 0002 BF4C     		ldr	r4, .L130+48
 566 0004 2DED0A8B 		vpush.64	{d8, d9, d10, d11, d12}
 567 0008 D4ED019A 		vldr.32	s19, [r4, #4]
 568 000c 94ED008A 		vldr.32	s16, [r4]
 569 0010 94ED029A 		vldr.32	s18, [r4, #8]
 570 0014 69EEA97A 		vmul.f32	s15, s19, s19
ARM GAS  /tmp/cchwLUth.s 			page 11


 571 0018 E8EE087A 		vfma.f32	s15, s16, s16
 572 001c E9EE097A 		vfma.f32	s15, s18, s18
 573 0020 F5EE407A 		vcmp.f32	s15, #0
 574 0024 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 575 0028 00F14381 		bmi	.L126
 576 002c B1EEE77A 		vsqrt.f32	s14, s15
 577              	.L105:
 578 0030 B44C     		ldr	r4, .L130+52
 579 0032 17EE100A 		vmov	r0, s14
 580 0036 FFF7FEFF 		bl	__aeabi_f2d
 581 003a A5A3     		adr	r3, .L130
 582 003c D3E90023 		ldrd	r2, [r3]
 583 0040 FFF7FEFF 		bl	__aeabi_ddiv
 584 0044 FFF7FEFF 		bl	__aeabi_d2f
 585 0048 D4ED006A 		vldr.32	s13, [r4]
 586 004c 07EE900A 		vmov	s15, r0
 587 0050 B1EE0C7A 		vmov.f32	s14, #7.0e+0
 588 0054 E6EE877A 		vfma.f32	s15, s13, s14
 589 0058 B4EE007A 		vmov.f32	s14, #1.25e-1
 590 005c 67EE877A 		vmul.f32	s15, s15, s14
 591 0060 F7EE006A 		vmov.f32	s13, #1.0e+0
 592 0064 36EEE77A 		vsub.f32	s14, s13, s15
 593 0068 B0EE006A 		vmov.f32	s12, #2.0e+0
 594 006c C4ED007A 		vstr.32	s15, [r4]
 595 0070 F0EEC77A 		vabs.f32	s15, s14
 596 0074 B0EE667A 		vmov.f32	s14, s13
 597 0078 A7EEC67A 		vfms.f32	s14, s15, s12
 598 007c B5EEC07A 		vcmpe.f32	s14, #0
 599 0080 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 600 0084 00F10781 		bmi	.L117
 601 0088 B4EEE67A 		vcmpe.f32	s14, s13
 602 008c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 603 0090 40F3CB80 		ble	.L129
 604 0094 9FED9C7A 		vldr.32	s14, .L130+56
 605 0098 9FED9CCA 		vldr.32	s24, .L130+60
 606 009c DFED9C8A 		vldr.32	s17, .L130+64
 607              	.L106:
 608 00a0 9C4B     		ldr	r3, .L130+68
 609 00a2 DFED9D7A 		vldr.32	s15, .L130+72
 610 00a6 D3ED006A 		vldr.32	s13, [r3]
 611 00aa 37EE267A 		vadd.f32	s14, s14, s13
 612 00ae B4EEE77A 		vcmpe.f32	s14, s15
 613 00b2 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 614 00b6 00F3E280 		bgt	.L107
 615 00ba C3ED007A 		vstr.32	s15, [r3]
 616              	.L108:
 617 00be 974E     		ldr	r6, .L130+76
 618 00c0 974C     		ldr	r4, .L130+80
 619 00c2 D6ED08CA 		vldr.32	s25, [r6, #32]
 620 00c6 96ED07BA 		vldr.32	s22, [r6, #28]
 621 00ca D6ED06BA 		vldr.32	s23, [r6, #24]
 622 00ce D4ED00AA 		vldr.32	s21, [r4]
 623 00d2 94ED02AA 		vldr.32	s20, [r4, #8]
 624 00d6 934B     		ldr	r3, .L130+84
 625 00d8 934D     		ldr	r5, .L130+88
 626 00da 93F83C20 		ldrb	r2, [r3, #60]	@ zero_extendqisi2
 627 00de 69EE4B6A 		vnmul.f32	s13, s18, s22
ARM GAS  /tmp/cchwLUth.s 			page 12


 628 00e2 28EE6C7A 		vnmul.f32	s14, s16, s25
 629 00e6 69EEEB7A 		vnmul.f32	s15, s19, s23
 630 00ea ECEEA96A 		vfma.f32	s13, s25, s19
 631 00ee EBEE087A 		vfma.f32	s15, s22, s16
 632 00f2 ABEE897A 		vfma.f32	s14, s23, s18
 633 00f6 94ED018A 		vldr.32	s16, [r4, #4]
 634 00fa E6EE8CAA 		vfma.f32	s21, s13, s24
 635 00fe A7EE0C8A 		vfma.f32	s16, s14, s24
 636 0102 A7EE8CAA 		vfma.f32	s20, s15, s24
 637 0106 66EEA89A 		vmul.f32	s19, s13, s17
 638 010a 27EE289A 		vmul.f32	s18, s14, s17
 639 010e 67EEA88A 		vmul.f32	s17, s15, s17
 640 0112 C5ED009A 		vstr.32	s19, [r5]
 641 0116 85ED019A 		vstr.32	s18, [r5, #4]
 642 011a C5ED028A 		vstr.32	s17, [r5, #8]
 643 011e C4ED00AA 		vstr.32	s21, [r4]
 644 0122 84ED018A 		vstr.32	s16, [r4, #4]
 645 0126 84ED02AA 		vstr.32	s20, [r4, #8]
 646 012a 002A     		cmp	r2, #0
 647 012c 44D0     		beq	.L111
 648 012e 986B     		ldr	r0, [r3, #56]	@ float
 649 0130 FFF7FEFF 		bl	__aeabi_f2d
 650 0134 68A3     		adr	r3, .L130+8
 651 0136 D3E90023 		ldrd	r2, [r3]
 652 013a FFF7FEFF 		bl	__aeabi_dsub
 653 013e FFF7FEFF 		bl	__aeabi_d2f
 654 0142 0746     		mov	r7, r0	@ float
 655 0144 FFF7FEFF 		bl	cosf
 656 0148 0346     		mov	r3, r0	@ float
 657 014a 3846     		mov	r0, r7	@ float
 658 014c 0CEE103A 		vmov	s24, r3
 659 0150 FFF7FEFF 		bl	sinf
 660 0154 D6ED037A 		vldr.32	s15, [r6, #12]
 661 0158 96ED007A 		vldr.32	s14, [r6]
 662 015c 9FED735A 		vldr.32	s10, .L130+92
 663 0160 DFED735A 		vldr.32	s11, .L130+96
 664 0164 06EE900A 		vmov	s13, r0
 665 0168 67EECC7A 		vnmul.f32	s15, s15, s24
 666 016c E7EE267A 		vfma.f32	s15, s14, s13
 667 0170 F0EE696A 		vmov.f32	s13, s19
 668 0174 67EEABBA 		vmul.f32	s23, s15, s23
 669 0178 27EE8BBA 		vmul.f32	s22, s15, s22
 670 017c 27EEAC6A 		vmul.f32	s12, s15, s25
 671 0180 B0EE497A 		vmov.f32	s14, s18
 672 0184 F0EE687A 		vmov.f32	s15, s17
 673 0188 EBEE856A 		vfma.f32	s13, s23, s10
 674 018c ABEE057A 		vfma.f32	s14, s22, s10
 675 0190 E6EE057A 		vfma.f32	s15, s12, s10
 676 0194 EBEEA5AA 		vfma.f32	s21, s23, s11
 677 0198 ABEE258A 		vfma.f32	s16, s22, s11
 678 019c A6EE25AA 		vfma.f32	s20, s12, s11
 679 01a0 C5ED006A 		vstr.32	s13, [r5]
 680 01a4 85ED017A 		vstr.32	s14, [r5, #4]
 681 01a8 C5ED027A 		vstr.32	s15, [r5, #8]
 682 01ac C4ED00AA 		vstr.32	s21, [r4]
 683 01b0 84ED018A 		vstr.32	s16, [r4, #4]
 684 01b4 84ED02AA 		vstr.32	s20, [r4, #8]
ARM GAS  /tmp/cchwLUth.s 			page 13


 685              	.L111:
 686 01b8 28EE088A 		vmul.f32	s16, s16, s16
 687 01bc AAEEAA8A 		vfma.f32	s16, s21, s21
 688 01c0 AAEE0A8A 		vfma.f32	s16, s20, s20
 689 01c4 B5EE408A 		vcmp.f32	s16, #0
 690 01c8 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 691 01cc 6AD4     		bmi	.L127
 692 01ce F1EEC87A 		vsqrt.f32	s15, s16
 693              	.L114:
 694 01d2 17EE900A 		vmov	r0, s15
 695 01d6 FFF7FEFF 		bl	__aeabi_f2d
 696 01da 41A3     		adr	r3, .L130+16
 697 01dc D3E90023 		ldrd	r2, [r3]
 698 01e0 0646     		mov	r6, r0
 699 01e2 0F46     		mov	r7, r1
 700 01e4 FFF7FEFF 		bl	__aeabi_dcmpgt
 701 01e8 E0B1     		cbz	r0, .L102
 702 01ea 3246     		mov	r2, r6
 703 01ec 3B46     		mov	r3, r7
 704 01ee 3EA1     		adr	r1, .L130+24
 705 01f0 D1E90001 		ldrd	r0, [r1]
 706 01f4 FFF7FEFF 		bl	__aeabi_ddiv
 707 01f8 FFF7FEFF 		bl	__aeabi_d2f
 708 01fc 94ED006A 		vldr.32	s12, [r4]
 709 0200 D4ED016A 		vldr.32	s13, [r4, #4]
 710 0204 94ED027A 		vldr.32	s14, [r4, #8]
 711 0208 07EE900A 		vmov	s15, r0
 712 020c 26EE276A 		vmul.f32	s12, s12, s15
 713 0210 66EEA76A 		vmul.f32	s13, s13, s15
 714 0214 67EE277A 		vmul.f32	s15, s14, s15
 715 0218 84ED006A 		vstr.32	s12, [r4]
 716 021c C4ED016A 		vstr.32	s13, [r4, #4]
 717 0220 C4ED027A 		vstr.32	s15, [r4, #8]
 718              	.L102:
 719 0224 BDEC0A8B 		vldm	sp!, {d8-d12}
 720 0228 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 721              	.L129:
 722 022a 17EE100A 		vmov	r0, s14
 723 022e FFF7FEFF 		bl	__aeabi_f2d
 724 0232 2FA3     		adr	r3, .L130+32
 725 0234 D3E90023 		ldrd	r2, [r3]
 726 0238 0646     		mov	r6, r0
 727 023a 0F46     		mov	r7, r1
 728 023c FFF7FEFF 		bl	__aeabi_dmul
 729 0240 FFF7FEFF 		bl	__aeabi_d2f
 730 0244 2CA3     		adr	r3, .L130+40
 731 0246 D3E90023 		ldrd	r2, [r3]
 732 024a 08EE900A 		vmov	s17, r0
 733 024e 3946     		mov	r1, r7
 734 0250 3046     		mov	r0, r6
 735 0252 FFF7FEFF 		bl	__aeabi_dmul
 736 0256 FFF7FEFF 		bl	__aeabi_d2f
 737 025a 364B     		ldr	r3, .L130+100
 738 025c 0446     		mov	r4, r0	@ float
 739 025e 0022     		movs	r2, #0
 740 0260 3046     		mov	r0, r6
 741 0262 3946     		mov	r1, r7
ARM GAS  /tmp/cchwLUth.s 			page 14


 742 0264 FFF7FEFF 		bl	__aeabi_dsub
 743 0268 334B     		ldr	r3, .L130+104
 744 026a 0022     		movs	r2, #0
 745 026c FFF7FEFF 		bl	__aeabi_dmul
 746 0270 FFF7FEFF 		bl	__aeabi_d2f
 747 0274 0CEE104A 		vmov	s24, r4
 748 0278 07EE100A 		vmov	s14, r0
 749 027c 10E7     		b	.L106
 750              	.L107:
 751 027e DFED2F7A 		vldr.32	s15, .L130+108
 752 0282 B4EEE77A 		vcmpe.f32	s14, s15
 753 0286 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 754 028a 58BF     		it	pl
 755 028c B0EE677A 		vmovpl.f32	s14, s15
 756 0290 83ED007A 		vstr.32	s14, [r3]
 757 0294 13E7     		b	.L108
 758              	.L117:
 759 0296 9FED2ACA 		vldr.32	s24, .L130+112
 760 029a 9FED2A7A 		vldr.32	s14, .L130+116
 761 029e F0EE4C8A 		vmov.f32	s17, s24
 762 02a2 FDE6     		b	.L106
 763              	.L127:
 764 02a4 18EE100A 		vmov	r0, s16
 765 02a8 FFF7FEFF 		bl	sqrtf
 766 02ac 07EE900A 		vmov	s15, r0
 767 02b0 8FE7     		b	.L114
 768              	.L126:
 769 02b2 17EE900A 		vmov	r0, s15
 770 02b6 FFF7FEFF 		bl	sqrtf
 771 02ba D4ED019A 		vldr.32	s19, [r4, #4]
 772 02be 94ED029A 		vldr.32	s18, [r4, #8]
 773 02c2 94ED008A 		vldr.32	s16, [r4]
 774 02c6 07EE100A 		vmov	s14, r0
 775 02ca B1E6     		b	.L105
 776              	.L131:
 777 02cc AFF30080 		.align	3
 778              	.L130:
 779 02d0 1F85EB51 		.word	1374389535
 780 02d4 B89E2340 		.word	1076076216
 781 02d8 182D4454 		.word	1413754136
 782 02dc FB210940 		.word	1074340347
 783 02e0 3FD038C6 		.word	-969355201
 784 02e4 A6F11440 		.word	1075114406
 785 02e8 3FD038C6 		.word	-969355201
 786 02ec A6F10440 		.word	1074065830
 787 02f0 B81E85EB 		.word	-343597384
 788 02f4 51B88E3F 		.word	1066317905
 789 02f8 F168E388 		.word	-1998362383
 790 02fc B5F8E43E 		.word	1055193269
 791 0300 00000000 		.word	.LANCHOR5
 792 0304 00000000 		.word	.LANCHOR6
 793 0308 00000043 		.word	1124073472
 794 030c ACC52737 		.word	925353388
 795 0310 8FC2753C 		.word	1014350479
 796 0314 00000000 		.word	.LANCHOR7
 797 0318 00000143 		.word	1124139008
 798 031c 00000000 		.word	.LANCHOR0
ARM GAS  /tmp/cchwLUth.s 			page 15


 799 0320 00000000 		.word	.LANCHOR9
 800 0324 00000000 		.word	.LANCHOR1
 801 0328 00000000 		.word	.LANCHOR8
 802 032c 6666663F 		.word	1063675494
 803 0330 17B75138 		.word	944879383
 804 0334 0000E03F 		.word	1071644672
 805 0338 00007040 		.word	1081081856
 806 033c 007D7F47 		.word	1199537408
 807 0340 00000000 		.word	0
 808 0344 000000C3 		.word	-1023410176
 809              		.size	Drift_correction, .-Drift_correction
 810              		.section	.text.ahrs_dcm_update_accel,"ax",%progbits
 811              		.align	1
 812              		.p2align 4,,15
 813              		.global	ahrs_dcm_update_accel
 814              		.syntax unified
 815              		.thumb
 816              		.thumb_func
 817              		.fpu fpv4-sp-d16
 818              		.type	ahrs_dcm_update_accel, %function
 819              	ahrs_dcm_update_accel:
 820              		@ args = 0, pretend = 0, frame = 0
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 822              		@ link register save eliminated.
 823 0000 1A4A     		ldr	r2, .L135
 824 0002 D0ED006A 		vldr.32	s13, [r0]
 825 0006 92F83D30 		ldrb	r3, [r2, #61]	@ zero_extendqisi2
 826 000a 90ED017A 		vldr.32	s14, [r0, #4]
 827 000e D0ED027A 		vldr.32	s15, [r0, #8]
 828 0012 1749     		ldr	r1, .L135+4
 829 0014 0133     		adds	r3, r3, #1
 830 0016 DBB2     		uxtb	r3, r3
 831 0018 F1EE666A 		vneg.f32	s13, s13
 832 001c B1EE477A 		vneg.f32	s14, s14
 833 0020 F1EE677A 		vneg.f32	s15, s15
 834 0024 312B     		cmp	r3, #49
 835 0026 C1ED006A 		vstr.32	s13, [r1]
 836 002a 81ED017A 		vstr.32	s14, [r1, #4]
 837 002e C1ED027A 		vstr.32	s15, [r1, #8]
 838 0032 82F83D30 		strb	r3, [r2, #61]
 839 0036 10D8     		bhi	.L133
 840 0038 0E4B     		ldr	r3, .L135+8
 841 003a D2ED0C6A 		vldr.32	s13, [r2, #48]
 842 003e D3ED025A 		vldr.32	s11, [r3, #8]
 843 0042 93ED016A 		vldr.32	s12, [r3, #4]
 844 0046 A6EEA57A 		vfma.f32	s14, s13, s11
 845 004a E6EEC67A 		vfms.f32	s15, s13, s12
 846 004e 81ED017A 		vstr.32	s14, [r1, #4]
 847 0052 C1ED027A 		vstr.32	s15, [r1, #8]
 848 0056 FFF7FEBF 		b	Drift_correction
 849              	.L133:
 850 005a 0023     		movs	r3, #0
 851 005c 6421     		movs	r1, #100
 852 005e 1363     		str	r3, [r2, #48]	@ float
 853 0060 5363     		str	r3, [r2, #52]	@ float
 854 0062 82F83D10 		strb	r1, [r2, #61]
 855 0066 FFF7FEBF 		b	Drift_correction
ARM GAS  /tmp/cchwLUth.s 			page 16


 856              	.L136:
 857 006a 00BF     		.align	2
 858              	.L135:
 859 006c 00000000 		.word	.LANCHOR1
 860 0070 00000000 		.word	.LANCHOR5
 861 0074 00000000 		.word	.LANCHOR10
 862              		.size	ahrs_dcm_update_accel, .-ahrs_dcm_update_accel
 863              		.section	.text.Matrix_update,"ax",%progbits
 864              		.align	1
 865              		.p2align 4,,15
 866              		.global	Matrix_update
 867              		.syntax unified
 868              		.thumb
 869              		.thumb_func
 870              		.fpu fpv4-sp-d16
 871              		.type	Matrix_update, %function
 872              	Matrix_update:
 873              		@ args = 0, pretend = 0, frame = 0
 874              		@ frame_needed = 0, uses_anonymous_args = 0
 875 0000 4C49     		ldr	r1, .L146
 876 0002 4D4A     		ldr	r2, .L146+4
 877 0004 4D4B     		ldr	r3, .L146+8
 878 0006 D2ED006A 		vldr.32	s13, [r2]
 879 000a 92ED017A 		vldr.32	s14, [r2, #4]
 880 000e D2ED027A 		vldr.32	s15, [r2, #8]
 881 0012 91ED094A 		vldr.32	s8, [r1, #36]
 882 0016 91ED0A5A 		vldr.32	s10, [r1, #40]
 883 001a D1ED0B5A 		vldr.32	s11, [r1, #44]
 884 001e 93ED006A 		vldr.32	s12, [r3]
 885 0022 474A     		ldr	r2, .L146+12
 886 0024 DFED474A 		vldr.32	s9, .L146+16
 887 0028 4749     		ldr	r1, .L146+20
 888 002a 34EE264A 		vadd.f32	s8, s8, s13
 889 002e 35EE075A 		vadd.f32	s10, s10, s14
 890 0032 75EEA75A 		vadd.f32	s11, s11, s15
 891 0036 D3ED016A 		vldr.32	s13, [r3, #4]
 892 003a 93ED027A 		vldr.32	s14, [r3, #8]
 893 003e 434B     		ldr	r3, .L146+24
 894 0040 07EE900A 		vmov	s15, r0
 895 0044 34EE066A 		vadd.f32	s12, s8, s12
 896 0048 75EE266A 		vadd.f32	s13, s10, s13
 897 004c 35EE877A 		vadd.f32	s14, s11, s14
 898 0050 10B5     		push	{r4, lr}
 899 0052 3F48     		ldr	r0, .L146+28
 900 0054 3F4C     		ldr	r4, .L146+32
 901 0056 80ED004A 		vstr.32	s8, [r0]
 902 005a 67EEC71A 		vnmul.f32	s3, s15, s14
 903 005e 27EEA62A 		vmul.f32	s4, s15, s13
 904 0062 67EE872A 		vmul.f32	s5, s15, s14
 905 0066 27EEC63A 		vnmul.f32	s6, s15, s12
 906 006a 67EEE63A 		vnmul.f32	s7, s15, s13
 907 006e 67EE867A 		vmul.f32	s15, s15, s12
 908 0072 80ED015A 		vstr.32	s10, [r0, #4]
 909 0076 C0ED025A 		vstr.32	s11, [r0, #8]
 910 007a 82ED006A 		vstr.32	s12, [r2]
 911 007e C2ED016A 		vstr.32	s13, [r2, #4]
 912 0082 82ED027A 		vstr.32	s14, [r2, #8]
ARM GAS  /tmp/cchwLUth.s 			page 17


 913 0086 C3ED004A 		vstr.32	s9, [r3]
 914 008a C3ED011A 		vstr.32	s3, [r3, #4]
 915 008e 83ED022A 		vstr.32	s4, [r3, #8]
 916 0092 C3ED032A 		vstr.32	s5, [r3, #12]
 917 0096 C3ED044A 		vstr.32	s9, [r3, #16]
 918 009a 83ED053A 		vstr.32	s6, [r3, #20]
 919 009e C3ED063A 		vstr.32	s7, [r3, #24]
 920 00a2 C3ED077A 		vstr.32	s15, [r3, #28]
 921 00a6 C3ED084A 		vstr.32	s9, [r3, #32]
 922 00aa 04F10C00 		add	r0, r4, #12
 923 00ae 01F1240E 		add	lr, r1, #36
 924 00b2 8C46     		mov	ip, r1
 925              	.L138:
 926 00b4 284B     		ldr	r3, .L146+36
 927 00b6 9CED005A 		vldr.32	s10, [ip]
 928 00ba DCED015A 		vldr.32	s11, [ip, #4]
 929 00be 9CED026A 		vldr.32	s12, [ip, #8]
 930 00c2 F0EE646A 		vmov.f32	s13, s9
 931 00c6 A0F10C02 		sub	r2, r0, #12
 932              	.L141:
 933 00ca D3ED027A 		vldr.32	s15, [r3, #8]
 934 00ce 93ED057A 		vldr.32	s14, [r3, #20]
 935 00d2 65EEA77A 		vmul.f32	s15, s11, s15
 936 00d6 E5EE267A 		vfma.f32	s15, s10, s13
 937 00da E6EE077A 		vfma.f32	s15, s12, s14
 938 00de E2EC017A 		vstmia.32	r2!, {s15}
 939 00e2 9042     		cmp	r0, r2
 940 00e4 02D0     		beq	.L145
 941 00e6 F3EC016A 		vldmia.32	r3!, {s13}
 942 00ea EEE7     		b	.L141
 943              	.L145:
 944 00ec 0CF10C0C 		add	ip, ip, #12
 945 00f0 E645     		cmp	lr, ip
 946 00f2 00F10C00 		add	r0, r0, #12
 947 00f6 DDD1     		bne	.L138
 948              	.L142:
 949 00f8 D1ED006A 		vldr.32	s13, [r1]
 950 00fc 91ED017A 		vldr.32	s14, [r1, #4]
 951 0100 D1ED027A 		vldr.32	s15, [r1, #8]
 952 0104 94ED005A 		vldr.32	s10, [r4]
 953 0108 D4ED015A 		vldr.32	s11, [r4, #4]
 954 010c 94ED026A 		vldr.32	s12, [r4, #8]
 955 0110 76EE856A 		vadd.f32	s13, s13, s10
 956 0114 37EE257A 		vadd.f32	s14, s14, s11
 957 0118 77EE867A 		vadd.f32	s15, s15, s12
 958 011c C1ED006A 		vstr.32	s13, [r1]
 959 0120 81ED017A 		vstr.32	s14, [r1, #4]
 960 0124 C1ED027A 		vstr.32	s15, [r1, #8]
 961 0128 0C31     		adds	r1, r1, #12
 962 012a 7145     		cmp	r1, lr
 963 012c 04F10C04 		add	r4, r4, #12
 964 0130 E2D1     		bne	.L142
 965 0132 10BD     		pop	{r4, pc}
 966              	.L147:
 967              		.align	2
 968              	.L146:
 969 0134 00000000 		.word	.LANCHOR1
ARM GAS  /tmp/cchwLUth.s 			page 18


 970 0138 00000000 		.word	.LANCHOR9
 971 013c 00000000 		.word	.LANCHOR8
 972 0140 00000000 		.word	.LANCHOR11
 973 0144 00000000 		.word	0
 974 0148 00000000 		.word	.LANCHOR0
 975 014c 00000000 		.word	.LANCHOR12
 976 0150 00000000 		.word	.LANCHOR10
 977 0154 00000000 		.word	.LANCHOR13
 978 0158 04000000 		.word	.LANCHOR12+4
 979              		.size	Matrix_update, .-Matrix_update
 980              		.global	__aeabi_dadd
 981              		.section	.text.ahrs_dcm_propagate,"ax",%progbits
 982              		.align	1
 983              		.p2align 4,,15
 984              		.global	ahrs_dcm_propagate
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 988              		.fpu fpv4-sp-d16
 989              		.type	ahrs_dcm_propagate, %function
 990              	ahrs_dcm_propagate:
 991              		@ args = 0, pretend = 0, frame = 8
 992              		@ frame_needed = 0, uses_anonymous_args = 0
 993 0000 30B5     		push	{r4, r5, lr}
 994 0002 314C     		ldr	r4, .L150+8
 995 0004 D0ED006A 		vldr.32	s13, [r0]
 996 0008 94ED005A 		vldr.32	s10, [r4]
 997 000c D4ED015A 		vldr.32	s11, [r4, #4]
 998 0010 94ED026A 		vldr.32	s12, [r4, #8]
 999 0014 90ED017A 		vldr.32	s14, [r0, #4]
 1000 0018 D0ED027A 		vldr.32	s15, [r0, #8]
 1001 001c 2B4D     		ldr	r5, .L150+12
 1002 001e 77EEC67A 		vsub.f32	s15, s15, s12
 1003 0022 76EEC56A 		vsub.f32	s13, s13, s10
 1004 0026 37EE657A 		vsub.f32	s14, s14, s11
 1005 002a 83B0     		sub	sp, sp, #12
 1006 002c 0846     		mov	r0, r1	@ float
 1007 002e C4ED096A 		vstr.32	s13, [r4, #36]
 1008 0032 84ED0A7A 		vstr.32	s14, [r4, #40]
 1009 0036 C4ED0B7A 		vstr.32	s15, [r4, #44]
 1010 003a FFF7FEFF 		bl	Matrix_update
 1011 003e FFF7FEFF 		bl	Normalize
 1012 0042 286A     		ldr	r0, [r5, #32]	@ float
 1013 0044 FFF7FEFF 		bl	__aeabi_f2d
 1014 0048 0246     		mov	r2, r0
 1015 004a 0B46     		mov	r3, r1
 1016 004c E869     		ldr	r0, [r5, #28]	@ float
 1017 004e CDE90023 		strd	r2, [sp]
 1018 0052 FFF7FEFF 		bl	__aeabi_f2d
 1019 0056 DDE90023 		ldrd	r2, [sp]
 1020 005a FFF7FEFF 		bl	atan2
 1021 005e FFF7FEFF 		bl	__aeabi_d2f
 1022 0062 0346     		mov	r3, r0	@ float
 1023 0064 A869     		ldr	r0, [r5, #24]	@ float
 1024 0066 A361     		str	r3, [r4, #24]	@ float
 1025 0068 FFF7FEFF 		bl	__aeabi_f2d
 1026 006c FFF7FEFF 		bl	asin
ARM GAS  /tmp/cchwLUth.s 			page 19


 1027 0070 FFF7FEFF 		bl	__aeabi_d2f
 1028 0074 0346     		mov	r3, r0	@ float
 1029 0076 07EE903A 		vmov	s15, r3
 1030 007a 2868     		ldr	r0, [r5]	@ float
 1031 007c F1EE677A 		vneg.f32	s15, s15
 1032 0080 C4ED077A 		vstr.32	s15, [r4, #28]
 1033 0084 FFF7FEFF 		bl	__aeabi_f2d
 1034 0088 0246     		mov	r2, r0
 1035 008a 0B46     		mov	r3, r1
 1036 008c E868     		ldr	r0, [r5, #12]	@ float
 1037 008e CDE90023 		strd	r2, [sp]
 1038 0092 FFF7FEFF 		bl	__aeabi_f2d
 1039 0096 DDE90023 		ldrd	r2, [sp]
 1040 009a FFF7FEFF 		bl	atan2
 1041 009e FFF7FEFF 		bl	__aeabi_d2f
 1042 00a2 FFF7FEFF 		bl	__aeabi_f2d
 1043 00a6 06A3     		adr	r3, .L150
 1044 00a8 D3E90023 		ldrd	r2, [r3]
 1045 00ac FFF7FEFF 		bl	__aeabi_dadd
 1046 00b0 FFF7FEFF 		bl	__aeabi_d2f
 1047 00b4 2062     		str	r0, [r4, #32]	@ float
 1048 00b6 03B0     		add	sp, sp, #12
 1049              		@ sp needed
 1050 00b8 30BD     		pop	{r4, r5, pc}
 1051              	.L151:
 1052 00ba 00BFAFF3 		.align	3
 1052      0080
 1053              	.L150:
 1054 00c0 182D4454 		.word	1413754136
 1055 00c4 FB210940 		.word	1074340347
 1056 00c8 00000000 		.word	.LANCHOR1
 1057 00cc 00000000 		.word	.LANCHOR0
 1058              		.size	ahrs_dcm_propagate, .-ahrs_dcm_propagate
 1059              		.global	imu_health
 1060              		.global	renorm_blowup_count
 1061              		.global	renorm_sqrt_count
 1062              		.global	Temporary_Matrix
 1063              		.global	Update_Matrix
 1064              		.global	DCM_Matrix
 1065              		.global	Omega
 1066              		.global	Omega_I
 1067              		.global	Omega_P
 1068              		.global	Omega_Vector
 1069              		.global	mag_float
 1070              		.global	accel_float
 1071              		.global	ahrs_dcm
 1072              		.section	.bss.Accel_filtered.2,"aw",%nobits
 1073              		.align	2
 1074              		.set	.LANCHOR6,. + 0
 1075              		.type	Accel_filtered.2, %object
 1076              		.size	Accel_filtered.2, 4
 1077              	Accel_filtered.2:
 1078 0000 00000000 		.space	4
 1079              		.section	.bss.Omega,"aw",%nobits
 1080              		.align	2
 1081              		.set	.LANCHOR10,. + 0
 1082              		.type	Omega, %object
ARM GAS  /tmp/cchwLUth.s 			page 20


 1083              		.size	Omega, 12
 1084              	Omega:
 1085 0000 00000000 		.space	12
 1085      00000000 
 1085      00000000 
 1086              		.section	.bss.Omega_I,"aw",%nobits
 1087              		.align	2
 1088              		.set	.LANCHOR9,. + 0
 1089              		.type	Omega_I, %object
 1090              		.size	Omega_I, 12
 1091              	Omega_I:
 1092 0000 00000000 		.space	12
 1092      00000000 
 1092      00000000 
 1093              		.section	.bss.Omega_P,"aw",%nobits
 1094              		.align	2
 1095              		.set	.LANCHOR8,. + 0
 1096              		.type	Omega_P, %object
 1097              		.size	Omega_P, 12
 1098              	Omega_P:
 1099 0000 00000000 		.space	12
 1099      00000000 
 1099      00000000 
 1100              		.section	.bss.Omega_Vector,"aw",%nobits
 1101              		.align	2
 1102              		.set	.LANCHOR11,. + 0
 1103              		.type	Omega_Vector, %object
 1104              		.size	Omega_Vector, 12
 1105              	Omega_Vector:
 1106 0000 00000000 		.space	12
 1106      00000000 
 1106      00000000 
 1107              		.section	.bss.Temporary_Matrix,"aw",%nobits
 1108              		.align	2
 1109              		.set	.LANCHOR13,. + 0
 1110              		.type	Temporary_Matrix, %object
 1111              		.size	Temporary_Matrix, 36
 1112              	Temporary_Matrix:
 1113 0000 00000000 		.space	36
 1113      00000000 
 1113      00000000 
 1113      00000000 
 1113      00000000 
 1114              		.section	.bss.accel_float,"aw",%nobits
 1115              		.align	2
 1116              		.set	.LANCHOR5,. + 0
 1117              		.type	accel_float, %object
 1118              		.size	accel_float, 12
 1119              	accel_float:
 1120 0000 00000000 		.space	12
 1120      00000000 
 1120      00000000 
 1121              		.section	.bss.ahrs_dcm,"aw",%nobits
 1122              		.align	2
 1123              		.set	.LANCHOR1,. + 0
 1124              		.type	ahrs_dcm, %object
 1125              		.size	ahrs_dcm, 64
ARM GAS  /tmp/cchwLUth.s 			page 21


 1126              	ahrs_dcm:
 1127 0000 00000000 		.space	64
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1127      00000000 
 1128              		.section	.bss.imu_health,"aw",%nobits
 1129              		.align	2
 1130              		.set	.LANCHOR7,. + 0
 1131              		.type	imu_health, %object
 1132              		.size	imu_health, 4
 1133              	imu_health:
 1134 0000 00000000 		.space	4
 1135              		.section	.bss.last_gps_speed_3d.3,"aw",%nobits
 1136              		.align	2
 1137              		.set	.LANCHOR2,. + 0
 1138              		.type	last_gps_speed_3d.3, %object
 1139              		.size	last_gps_speed_3d.3, 4
 1140              	last_gps_speed_3d.3:
 1141 0000 00000000 		.space	4
 1142              		.section	.bss.mag_float,"aw",%nobits
 1143              		.align	2
 1144              		.type	mag_float, %object
 1145              		.size	mag_float, 12
 1146              	mag_float:
 1147 0000 00000000 		.space	12
 1147      00000000 
 1147      00000000 
 1148              		.section	.bss.renorm_blowup_count,"aw",%nobits
 1149              		.align	2
 1150              		.set	.LANCHOR4,. + 0
 1151              		.type	renorm_blowup_count, %object
 1152              		.size	renorm_blowup_count, 4
 1153              	renorm_blowup_count:
 1154 0000 00000000 		.space	4
 1155              		.section	.bss.renorm_sqrt_count,"aw",%nobits
 1156              		.align	2
 1157              		.set	.LANCHOR3,. + 0
 1158              		.type	renorm_sqrt_count, %object
 1159              		.size	renorm_sqrt_count, 4
 1160              	renorm_sqrt_count:
 1161 0000 00000000 		.space	4
 1162              		.section	.data.DCM_Matrix,"aw"
 1163              		.align	2
 1164              		.set	.LANCHOR0,. + 0
 1165              		.type	DCM_Matrix, %object
 1166              		.size	DCM_Matrix, 36
 1167              	DCM_Matrix:
 1168 0000 0000803F 		.word	1065353216
 1169 0004 00000000 		.word	0
 1170 0008 00000000 		.word	0
 1171 000c 00000000 		.word	0
 1172 0010 0000803F 		.word	1065353216
 1173 0014 00000000 		.word	0
 1174 0018 00000000 		.word	0
 1175 001c 00000000 		.word	0
 1176 0020 0000803F 		.word	1065353216
ARM GAS  /tmp/cchwLUth.s 			page 22


 1177              		.section	.data.Update_Matrix,"aw"
 1178              		.align	2
 1179              		.set	.LANCHOR12,. + 0
 1180              		.type	Update_Matrix, %object
 1181              		.size	Update_Matrix, 36
 1182              	Update_Matrix:
 1183 0000 00000000 		.word	0
 1184 0004 0000803F 		.word	1065353216
 1185 0008 00000040 		.word	1073741824
 1186 000c 00004040 		.word	1077936128
 1187 0010 00008040 		.word	1082130432
 1188 0014 0000A040 		.word	1084227584
 1189 0018 0000C040 		.word	1086324736
 1190 001c 0000E040 		.word	1088421888
 1191 0020 00000041 		.word	1090519040
 1192              		.ident	"GCC: (15:10.3-2021.07-4) 10.3.1 20210621 (release)"
ARM GAS  /tmp/cchwLUth.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ahrs_float_dcm.c
     /tmp/cchwLUth.s:15     .text.ahrs_dcm_init:0000000000000000 $t
     /tmp/cchwLUth.s:24     .text.ahrs_dcm_init:0000000000000000 ahrs_dcm_init
     /tmp/cchwLUth.s:58     .text.ahrs_dcm_init:000000000000003c $d
     /tmp/cchwLUth.s:66     .text.ahrs_dcm_align:0000000000000000 $t
     /tmp/cchwLUth.s:74     .text.ahrs_dcm_align:0000000000000000 ahrs_dcm_align
     /tmp/cchwLUth.s:217    .text.ahrs_dcm_align:0000000000000184 $d
     /tmp/cchwLUth.s:230    .text.ahrs_dcm_update_gps:0000000000000000 $t
     /tmp/cchwLUth.s:238    .text.ahrs_dcm_update_gps:0000000000000000 ahrs_dcm_update_gps
     /tmp/cchwLUth.s:293    .text.ahrs_dcm_update_gps:0000000000000098 $d
     /tmp/cchwLUth.s:299    .text.ahrs_dcm_update_mag:0000000000000000 $t
     /tmp/cchwLUth.s:307    .text.ahrs_dcm_update_mag:0000000000000000 ahrs_dcm_update_mag
     /tmp/cchwLUth.s:314    .text.Normalize:0000000000000000 $t
     /tmp/cchwLUth.s:322    .text.Normalize:0000000000000000 Normalize
     /tmp/cchwLUth.s:544    .text.Normalize:0000000000000294 $d
     /tmp/cchwLUth.s:553    .text.Drift_correction:0000000000000000 $t
     /tmp/cchwLUth.s:561    .text.Drift_correction:0000000000000000 Drift_correction
     /tmp/cchwLUth.s:779    .text.Drift_correction:00000000000002d0 $d
     /tmp/cchwLUth.s:811    .text.ahrs_dcm_update_accel:0000000000000000 $t
     /tmp/cchwLUth.s:819    .text.ahrs_dcm_update_accel:0000000000000000 ahrs_dcm_update_accel
     /tmp/cchwLUth.s:859    .text.ahrs_dcm_update_accel:000000000000006c $d
     /tmp/cchwLUth.s:864    .text.Matrix_update:0000000000000000 $t
     /tmp/cchwLUth.s:872    .text.Matrix_update:0000000000000000 Matrix_update
     /tmp/cchwLUth.s:969    .text.Matrix_update:0000000000000134 $d
     /tmp/cchwLUth.s:982    .text.ahrs_dcm_propagate:0000000000000000 $t
     /tmp/cchwLUth.s:990    .text.ahrs_dcm_propagate:0000000000000000 ahrs_dcm_propagate
     /tmp/cchwLUth.s:1054   .text.ahrs_dcm_propagate:00000000000000c0 $d
     /tmp/cchwLUth.s:1133   .bss.imu_health:0000000000000000 imu_health
     /tmp/cchwLUth.s:1153   .bss.renorm_blowup_count:0000000000000000 renorm_blowup_count
     /tmp/cchwLUth.s:1160   .bss.renorm_sqrt_count:0000000000000000 renorm_sqrt_count
     /tmp/cchwLUth.s:1112   .bss.Temporary_Matrix:0000000000000000 Temporary_Matrix
     /tmp/cchwLUth.s:1182   .data.Update_Matrix:0000000000000000 Update_Matrix
     /tmp/cchwLUth.s:1167   .data.DCM_Matrix:0000000000000000 DCM_Matrix
     /tmp/cchwLUth.s:1084   .bss.Omega:0000000000000000 Omega
     /tmp/cchwLUth.s:1091   .bss.Omega_I:0000000000000000 Omega_I
     /tmp/cchwLUth.s:1098   .bss.Omega_P:0000000000000000 Omega_P
     /tmp/cchwLUth.s:1105   .bss.Omega_Vector:0000000000000000 Omega_Vector
     /tmp/cchwLUth.s:1146   .bss.mag_float:0000000000000000 mag_float
     /tmp/cchwLUth.s:1119   .bss.accel_float:0000000000000000 accel_float
     /tmp/cchwLUth.s:1126   .bss.ahrs_dcm:0000000000000000 ahrs_dcm
     /tmp/cchwLUth.s:1073   .bss.Accel_filtered.2:0000000000000000 $d
     /tmp/cchwLUth.s:1077   .bss.Accel_filtered.2:0000000000000000 Accel_filtered.2
     /tmp/cchwLUth.s:1080   .bss.Omega:0000000000000000 $d
     /tmp/cchwLUth.s:1087   .bss.Omega_I:0000000000000000 $d
     /tmp/cchwLUth.s:1094   .bss.Omega_P:0000000000000000 $d
     /tmp/cchwLUth.s:1101   .bss.Omega_Vector:0000000000000000 $d
     /tmp/cchwLUth.s:1108   .bss.Temporary_Matrix:0000000000000000 $d
     /tmp/cchwLUth.s:1115   .bss.accel_float:0000000000000000 $d
     /tmp/cchwLUth.s:1122   .bss.ahrs_dcm:0000000000000000 $d
     /tmp/cchwLUth.s:1129   .bss.imu_health:0000000000000000 $d
     /tmp/cchwLUth.s:1136   .bss.last_gps_speed_3d.3:0000000000000000 $d
     /tmp/cchwLUth.s:1140   .bss.last_gps_speed_3d.3:0000000000000000 last_gps_speed_3d.3
     /tmp/cchwLUth.s:1143   .bss.mag_float:0000000000000000 $d
     /tmp/cchwLUth.s:1149   .bss.renorm_blowup_count:0000000000000000 $d
     /tmp/cchwLUth.s:1156   .bss.renorm_sqrt_count:0000000000000000 $d
     /tmp/cchwLUth.s:1163   .data.DCM_Matrix:0000000000000000 $d
ARM GAS  /tmp/cchwLUth.s 			page 24


     /tmp/cchwLUth.s:1178   .data.Update_Matrix:0000000000000000 $d

UNDEFINED SYMBOLS
__aeabi_f2d
__aeabi_dsub
__aeabi_dcmplt
__aeabi_dcmpgt
float_eulers_of_quat
float_rmat_of_quat
sqrtf
__aeabi_i2d
__aeabi_ddiv
__aeabi_d2f
__aeabi_dmul
cosf
sinf
__aeabi_dadd
atan2
asin
