Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 27 15:14:45 2022
| Host         : DESKTOP-MLS39H4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (259)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1518)
5. checking no_input_delay (6)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (259)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/pdi_0/U0/FSM_sequential_current_s_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/pdi_0/U0/FSM_sequential_current_s_reg[1]/Q (HIGH)

 There are 235 register/latch pins with no clock driven by root clock pin: design_1_i/video_out_0/U0/Sync/clk25MHz_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/video_out_0/U0/Sync/s_h_sync_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1518)
---------------------------------------------------
 There are 1518 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.609        0.000                      0                   49        0.249        0.000                      0                   49        1.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clk                          {0.000 4.000}        8.000           125.000         
  clk_250_design_1_clk_wiz_0_0   {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_250_design_1_clk_wiz_0_0         0.609        0.000                      0                   49        0.249        0.000                      0                   49        1.500        0.000                       0                    51  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250_design_1_clk_wiz_0_0
  To Clock:  clk_250_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/Sync/clk25MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/Sync/clk25MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.357ns  (logic 0.681ns (20.286%)  route 2.676ns (79.714%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 2.666 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/Sync/clk250
    SLICE_X22Y46         FDRE                                         r  design_1_i/video_out_0/U0/Sync/clk25MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  design_1_i/video_out_0/U0/Sync/clk25MHz_reg/Q
                         net (fo=1, routed)           0.735     0.504    design_1_i/video_out_0/U0/Sync/CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.605 r  design_1_i/video_out_0/U0/Sync/CLK_BUFG_inst/O
                         net (fo=237, routed)         1.942     2.546    design_1_i/video_out_0/U0/Sync/CLK_BUFG
    SLICE_X22Y46         LUT4 (Prop_lut4_I3_O)        0.124     2.670 r  design_1_i/video_out_0/U0/Sync/clk25MHz_i_1/O
                         net (fo=1, routed)           0.000     2.670    design_1_i/video_out_0/U0/Sync/clk25MHz_i_1_n_0
    SLICE_X22Y46         FDRE                                         r  design_1_i/video_out_0/U0/Sync/clk25MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.498     2.666    design_1_i/video_out_0/U0/Sync/clk250
    SLICE_X22Y46         FDRE                                         r  design_1_i/video_out_0/U0/Sync/clk25MHz_reg/C
                         clock pessimism              0.647     3.313    
                         clock uncertainty           -0.063     3.250    
    SLICE_X22Y46         FDRE (Setup_fdre_C_D)        0.029     3.279    design_1_i/video_out_0/U0/Sync/clk25MHz_reg
  -------------------------------------------------------------------
                         required time                          3.279    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_r/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.842ns (32.781%)  route 1.727ns (67.219%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.268 r  design_1_i/video_out_0/U0/SR_r/count_reg[2]/Q
                         net (fo=6, routed)           1.107     0.840    design_1_i/video_out_0/U0/SR_r/count_reg[2]
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.299     1.139 r  design_1_i/video_out_0/U0/SR_r/dout_i_2/O
                         net (fo=1, routed)           0.619     1.758    design_1_i/video_out_0/U0/SR_r/dout_i_2_n_0
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.882 r  design_1_i/video_out_0/U0/SR_r/dout_i_1/O
                         net (fo=1, routed)           0.000     1.882    design_1_i/video_out_0/U0/SR_r/dout_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/dout_reg/C
                         clock pessimism              0.648     3.313    
                         clock uncertainty           -0.063     3.250    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.031     3.281    design_1_i/video_out_0/U0/SR_r/dout_reg
  -------------------------------------------------------------------
                         required time                          3.281    
                         arrival time                          -1.882    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_b/data_bits_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_b/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.766ns (32.641%)  route 1.581ns (67.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 2.664 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.691ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.668    -0.691    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X34Y32         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/data_bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.173 r  design_1_i/video_out_0/U0/SR_b/data_bits_reg[0]/Q
                         net (fo=1, routed)           0.962     0.789    design_1_i/video_out_0/U0/SR_b/data_bits[0]
    SLICE_X34Y33         LUT6 (Prop_lut6_I3_O)        0.124     0.913 r  design_1_i/video_out_0/U0/SR_b/dout_i_2__1/O
                         net (fo=1, routed)           0.619     1.532    design_1_i/video_out_0/U0/SR_b/dout_i_2__1_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I0_O)        0.124     1.656 r  design_1_i/video_out_0/U0/SR_b/dout_i_1__1/O
                         net (fo=1, routed)           0.000     1.656    design_1_i/video_out_0/U0/SR_b/dout_i_1__1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.496     2.664    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/dout_reg/C
                         clock pessimism              0.622     3.286    
                         clock uncertainty           -0.063     3.223    
    SLICE_X35Y33         FDRE (Setup_fdre_C_D)        0.031     3.254    design_1_i/video_out_0/U0/SR_b/dout_reg
  -------------------------------------------------------------------
                         required time                          3.254    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/data_bits_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.773ns (37.134%)  route 1.309ns (62.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.209 f  design_1_i/video_out_0/U0/SR_g/count_reg[2]/Q
                         net (fo=6, routed)           0.732     0.524    design_1_i/video_out_0/U0/SR_g/count_reg[2]
    SLICE_X30Y36         LUT4 (Prop_lut4_I0_O)        0.295     0.819 r  design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0/O
                         net (fo=10, routed)          0.576     1.395    design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0_n_0
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[1]/C
                         clock pessimism              0.623     3.288    
                         clock uncertainty           -0.063     3.225    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     3.020    design_1_i/video_out_0/U0/SR_g/data_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/data_bits_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.773ns (37.134%)  route 1.309ns (62.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.209 f  design_1_i/video_out_0/U0/SR_g/count_reg[2]/Q
                         net (fo=6, routed)           0.732     0.524    design_1_i/video_out_0/U0/SR_g/count_reg[2]
    SLICE_X30Y36         LUT4 (Prop_lut4_I0_O)        0.295     0.819 r  design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0/O
                         net (fo=10, routed)          0.576     1.395    design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0_n_0
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[3]/C
                         clock pessimism              0.623     3.288    
                         clock uncertainty           -0.063     3.225    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     3.020    design_1_i/video_out_0/U0/SR_g/data_bits_reg[3]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/data_bits_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.773ns (37.134%)  route 1.309ns (62.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.209 f  design_1_i/video_out_0/U0/SR_g/count_reg[2]/Q
                         net (fo=6, routed)           0.732     0.524    design_1_i/video_out_0/U0/SR_g/count_reg[2]
    SLICE_X30Y36         LUT4 (Prop_lut4_I0_O)        0.295     0.819 r  design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0/O
                         net (fo=10, routed)          0.576     1.395    design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0_n_0
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[4]/C
                         clock pessimism              0.623     3.288    
                         clock uncertainty           -0.063     3.225    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     3.020    design_1_i/video_out_0/U0/SR_g/data_bits_reg[4]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/data_bits_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.773ns (37.134%)  route 1.309ns (62.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.209 f  design_1_i/video_out_0/U0/SR_g/count_reg[2]/Q
                         net (fo=6, routed)           0.732     0.524    design_1_i/video_out_0/U0/SR_g/count_reg[2]
    SLICE_X30Y36         LUT4 (Prop_lut4_I0_O)        0.295     0.819 r  design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0/O
                         net (fo=10, routed)          0.576     1.395    design_1_i/video_out_0/U0/SR_g/data_bits[9]_i_1__0_n_0
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X29Y35         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[5]/C
                         clock pessimism              0.623     3.288    
                         clock uncertainty           -0.063     3.225    
    SLICE_X29Y35         FDRE (Setup_fdre_C_CE)      -0.205     3.020    design_1_i/video_out_0/U0/SR_g/data_bits_reg[5]
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_g/data_bits_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.704ns (30.375%)  route 1.614ns (69.625%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X31Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.231 r  design_1_i/video_out_0/U0/SR_g/data_bits_reg[8]/Q
                         net (fo=2, routed)           0.956     0.726    design_1_i/video_out_0/U0/SR_g/data_bits[8]
    SLICE_X31Y36         LUT6 (Prop_lut6_I1_O)        0.124     0.850 r  design_1_i/video_out_0/U0/SR_g/dout_i_2__0/O
                         net (fo=1, routed)           0.657     1.507    design_1_i/video_out_0/U0/SR_g/dout_i_2__0_n_0
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.124     1.631 r  design_1_i/video_out_0/U0/SR_g/dout_i_1__0/O
                         net (fo=1, routed)           0.000     1.631    design_1_i/video_out_0/U0/SR_g/dout_i_1__0_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/dout_reg/C
                         clock pessimism              0.626     3.291    
                         clock uncertainty           -0.063     3.228    
    SLICE_X30Y36         FDRE (Setup_fdre_C_D)        0.079     3.307    design_1_i/video_out_0/U0/SR_g/dout_reg
  -------------------------------------------------------------------
                         required time                          3.307    
                         arrival time                          -1.631    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_r/data_bits_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.718ns (36.460%)  route 1.251ns (63.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.268 f  design_1_i/video_out_0/U0/SR_r/count_reg[2]/Q
                         net (fo=6, routed)           0.702     0.435    design_1_i/video_out_0/U0/SR_r/count_reg[2]
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.299     0.734 r  design_1_i/video_out_0/U0/SR_r/data_bits[9]_i_1/O
                         net (fo=10, routed)          0.549     1.283    design_1_i/video_out_0/U0/SR_r/data_bits[9]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/data_bits_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X26Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/data_bits_reg[1]/C
                         clock pessimism              0.588     3.253    
                         clock uncertainty           -0.063     3.190    
    SLICE_X26Y36         FDRE (Setup_fdre_C_CE)      -0.205     2.985    design_1_i/video_out_0/U0/SR_r/data_bits_reg[1]
  -------------------------------------------------------------------
                         required time                          2.985    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_r/data_bits_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250_design_1_clk_wiz_0_0 rise@4.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.718ns (36.460%)  route 1.251ns (63.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 2.665 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.672    -0.687    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.419    -0.268 f  design_1_i/video_out_0/U0/SR_r/count_reg[2]/Q
                         net (fo=6, routed)           0.702     0.435    design_1_i/video_out_0/U0/SR_r/count_reg[2]
    SLICE_X28Y36         LUT4 (Prop_lut4_I0_O)        0.299     0.734 r  design_1_i/video_out_0/U0/SR_r/data_bits[9]_i_1/O
                         net (fo=10, routed)          0.549     1.283    design_1_i/video_out_0/U0/SR_r/data_bits[9]_i_1_n_0
    SLICE_X26Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/data_bits_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    L16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -0.522 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     1.077    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.497     2.665    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X26Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/data_bits_reg[2]/C
                         clock pessimism              0.588     3.253    
                         clock uncertainty           -0.063     3.190    
    SLICE_X26Y36         FDRE (Setup_fdre_C_CE)      -0.205     2.985    design_1_i/video_out_0/U0/SR_r/data_bits_reg[2]
  -------------------------------------------------------------------
                         required time                          2.985    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  1.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_r/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_r/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  design_1_i/video_out_0/U0/SR_r/count_reg[3]/Q
                         net (fo=4, routed)           0.115    -0.257    design_1_i/video_out_0/U0/SR_r/count_reg[3]
    SLICE_X29Y36         LUT5 (Prop_lut5_I1_O)        0.098    -0.159 r  design_1_i/video_out_0/U0/SR_r/dout_i_1/O
                         net (fo=1, routed)           0.000    -0.159    design_1_i/video_out_0/U0/SR_r/dout_i_1_n_0
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/dout_reg/C
                         clock pessimism              0.235    -0.500    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.092    -0.408    design_1_i/video_out_0/U0/SR_r/dout_reg
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_b/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_b/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.041%)  route 0.132ns (36.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.560    -0.501    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  design_1_i/video_out_0/U0/SR_b/count_reg[3]/Q
                         net (fo=4, routed)           0.132    -0.240    design_1_i/video_out_0/U0/SR_b/count_reg[3]
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.098    -0.142 r  design_1_i/video_out_0/U0/SR_b/dout_i_1__1/O
                         net (fo=1, routed)           0.000    -0.142    design_1_i/video_out_0/U0/SR_b/dout_i_1__1_n_0
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.827    -0.736    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/dout_reg/C
                         clock pessimism              0.235    -0.501    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.092    -0.409    design_1_i/video_out_0/U0/SR_b/dout_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.139    design_1_i/video_out_0/U0/SR_g/count_reg[0]
    SLICE_X30Y36         LUT3 (Prop_lut3_I2_O)        0.043    -0.096 r  design_1_i/video_out_0/U0/SR_g/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/video_out_0/U0/SR_g/p_0_in__0[2]
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[2]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.131    -0.369    design_1_i/video_out_0/U0/SR_g/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.139    design_1_i/video_out_0/U0/SR_g/count_reg[0]
    SLICE_X30Y36         LUT4 (Prop_lut4_I2_O)        0.043    -0.096 r  design_1_i/video_out_0/U0/SR_g/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.096    design_1_i/video_out_0/U0/SR_g/p_0_in__0[3]
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[3]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.131    -0.369    design_1_i/video_out_0/U0/SR_g/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.139    design_1_i/video_out_0/U0/SR_g/count_reg[0]
    SLICE_X30Y36         LUT4 (Prop_lut4_I3_O)        0.045    -0.094 r  design_1_i/video_out_0/U0/SR_g/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/video_out_0/U0/SR_g/p_0_in__0[1]
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[1]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.121    -0.379    design_1_i/video_out_0/U0/SR_g/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_g/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  design_1_i/video_out_0/U0/SR_g/count_reg[0]/Q
                         net (fo=8, routed)           0.197    -0.139    design_1_i/video_out_0/U0/SR_g/count_reg[0]
    SLICE_X30Y36         LUT1 (Prop_lut1_I0_O)        0.045    -0.094 r  design_1_i/video_out_0/U0/SR_g/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.094    design_1_i/video_out_0/U0/SR_g/p_0_in__0[0]
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_g/clk250
    SLICE_X30Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_g/count_reg[0]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.380    design_1_i/video_out_0/U0/SR_g/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_b/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.560    -0.501    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/video_out_0/U0/SR_b/count_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.147    design_1_i/video_out_0/U0/SR_b/count_reg[0]
    SLICE_X35Y33         LUT3 (Prop_lut3_I2_O)        0.042    -0.105 r  design_1_i/video_out_0/U0/SR_b/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.105    design_1_i/video_out_0/U0/SR_b/p_0_in__1[2]
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.827    -0.736    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[2]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.107    -0.394    design_1_i/video_out_0/U0/SR_b/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_r/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_r/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.183ns (46.252%)  route 0.213ns (53.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/video_out_0/U0/SR_r/count_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.146    design_1_i/video_out_0/U0/SR_r/count_reg[0]
    SLICE_X29Y36         LUT3 (Prop_lut3_I2_O)        0.042    -0.104 r  design_1_i/video_out_0/U0/SR_r/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    design_1_i/video_out_0/U0/SR_r/p_0_in[2]
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[2]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.107    -0.393    design_1_i/video_out_0/U0/SR_r/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_b/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.155%)  route 0.215ns (53.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.560    -0.501    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  design_1_i/video_out_0/U0/SR_b/count_reg[0]/Q
                         net (fo=8, routed)           0.215    -0.145    design_1_i/video_out_0/U0/SR_b/count_reg[0]
    SLICE_X35Y33         LUT4 (Prop_lut4_I2_O)        0.043    -0.102 r  design_1_i/video_out_0/U0/SR_b/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.102    design_1_i/video_out_0/U0/SR_b/p_0_in__1[3]
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.827    -0.736    design_1_i/video_out_0/U0/SR_b/clk250
    SLICE_X35Y33         FDRE                                         r  design_1_i/video_out_0/U0/SR_b/count_reg[3]/C
                         clock pessimism              0.235    -0.501    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.107    -0.394    design_1_i/video_out_0/U0/SR_b/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/video_out_0/U0/SR_r/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/video_out_0/U0/SR_r/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250_design_1_clk_wiz_0_0 rise@0.000ns - clk_250_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.155%)  route 0.215ns (53.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.561    -0.500    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  design_1_i/video_out_0/U0/SR_r/count_reg[0]/Q
                         net (fo=8, routed)           0.215    -0.144    design_1_i/video_out_0/U0/SR_r/count_reg[0]
    SLICE_X29Y36         LUT4 (Prop_lut4_I2_O)        0.043    -0.101 r  design_1_i/video_out_0/U0/SR_r/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    design_1_i/video_out_0/U0/SR_r/p_0_in[3]
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_250_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.828    -0.735    design_1_i/video_out_0/U0/SR_r/clk250
    SLICE_X29Y36         FDRE                                         r  design_1_i/video_out_0/U0/SR_r/count_reg[3]/C
                         clock pessimism              0.235    -0.500    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.107    -0.393    design_1_i/video_out_0/U0/SR_r/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y32     design_1_i/video_out_0/U0/SR_b/data_bits_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y33     design_1_i/video_out_0/U0/SR_b/data_bits_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y32     design_1_i/video_out_0/U0/SR_b/data_bits_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X34Y33     design_1_i/video_out_0/U0/SR_b/data_bits_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y46     design_1_i/video_out_0/U0/Sync/clk25MHz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y46     design_1_i/video_out_0/U0/Sync/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y46     design_1_i/video_out_0/U0/Sync/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X22Y46     design_1_i/video_out_0/U0/Sync/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y33     design_1_i/video_out_0/U0/SR_b/data_bits_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y33     design_1_i/video_out_0/U0/SR_b/data_bits_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y33     design_1_i/video_out_0/U0/SR_b/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y32     design_1_i/video_out_0/U0/SR_b/data_bits_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y32     design_1_i/video_out_0/U0/SR_b/data_bits_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y33     design_1_i/video_out_0/U0/SR_b/data_bits_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y32     design_1_i/video_out_0/U0/SR_b/data_bits_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y32     design_1_i/video_out_0/U0/SR_b/data_bits_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X34Y33     design_1_i/video_out_0/U0/SR_b/data_bits_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



