Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Thu Mar 10 14:15:27 2016
| Host         : minmi running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.288        0.000                      0                  182        0.171        0.000                      0                  182        2.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 4.000}        8.000           125.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             4.288        0.000                      0                   48        0.206        0.000                      0                   48        3.500        0.000                       0                    45  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         30.077        0.000                      0                  134        0.174        0.000                      0                  134       19.500        0.000                       0                    90  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         4.448        0.000                      0                   30        0.171        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 1.056ns (28.990%)  route 2.587ns (71.010%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/Q
                         net (fo=4, routed)           0.705     4.212    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[4]
    SLICE_X43Y93         LUT2 (Prop_lut2_I1_O)        0.150     4.362 f  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_4/O
                         net (fo=6, routed)           0.688     5.050    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[5]
    SLICE_X42Y94         LUT6 (Prop_lut6_I5_O)        0.326     5.376 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2/O
                         net (fo=1, routed)           1.194     6.570    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     6.694 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     6.694    system_i/zybo_hdmi_0/U0/DVID/shift_red[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.268    11.026    
                         clock uncertainty           -0.125    10.901    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.081    10.982    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         10.982    
                         arrival time                          -6.694    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.828ns (23.148%)  route 2.749ns (76.852%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/Q
                         net (fo=4, routed)           0.705     4.212    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[4]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.124     4.336 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_3/O
                         net (fo=6, routed)           0.636     4.972    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[4]
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     5.096 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2/O
                         net (fo=1, routed)           1.408     6.504    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2_n_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.124     6.628 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     6.628    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[9]
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.271    11.029    
                         clock uncertainty           -0.125    10.904    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)        0.077    10.981    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.027ns (30.311%)  route 2.361ns (69.689%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          1.028     6.315    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.124     6.439 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     6.439    system_i/zybo_hdmi_0/U0/DVID/shift_red[2]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.031    10.818    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.384ns  (logic 1.027ns (30.347%)  route 2.357ns (69.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          1.024     6.311    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.124     6.435 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     6.435    system_i/zybo_hdmi_0/U0/DVID/shift_red[0]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.029    10.816    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         10.816    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.428ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.022ns (30.208%)  route 2.361ns (69.792%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          1.028     6.315    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.119     6.434 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     6.434    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    10.862    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  4.428    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 1.021ns (30.223%)  route 2.357ns (69.777%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          1.024     6.311    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.118     6.429 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     6.429    system_i/zybo_hdmi_0/U0/DVID/shift_red[1]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    10.862    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 1.027ns (31.500%)  route 2.233ns (68.500%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.900     6.187    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.124     6.311 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     6.311    system_i/zybo_hdmi_0/U0/DVID/shift_red[3]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.031    10.818    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         10.818    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 1.027ns (31.509%)  route 2.232ns (68.491%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.899     6.186    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.124     6.310 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     6.310    system_i/zybo_hdmi_0/U0/DVID/shift_red[4]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.032    10.819    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         10.819    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.023ns (31.415%)  route 2.233ns (68.585%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.900     6.187    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.120     6.307 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     6.307    system_i/zybo_hdmi_0/U0/DVID/shift_red[6]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    10.862    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 1.020ns (31.362%)  route 2.232ns (68.638%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.743     3.051    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.478     3.529 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=8, routed)           1.184     4.713    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X43Y93         LUT6 (Prop_lut6_I0_O)        0.301     5.014 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3/O
                         net (fo=1, routed)           0.149     5.163    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_3_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.287 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[7]_i_2/O
                         net (fo=24, routed)          0.899     6.186    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_clock_reg[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.117     6.303 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     6.303    system_i/zybo_hdmi_0/U0/DVID/shift_red[5]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    10.862    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  4.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/Q
                         net (fo=8, routed)           0.070     1.129    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/Q[5]
    SLICE_X43Y94         LUT5 (Prop_lut5_I1_O)        0.099     1.228 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.228    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[9]
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.091     1.022    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.470%)  route 0.138ns (49.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=3, routed)           0.138     1.210    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.060     1.004    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/Q
                         net (fo=4, routed)           0.139     1.211    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[4]
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.070     1.001    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.086     1.144    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green_reg[9][3]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.098     1.242 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.242    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.023    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.855%)  route 0.160ns (53.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/Q
                         net (fo=8, routed)           0.160     1.232    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[2]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                         clock pessimism             -0.283     0.947    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.060     1.007    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.208ns (51.719%)  route 0.194ns (48.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.194     1.289    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue_reg[9][6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.044     1.333 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.333    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[6]
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.131     1.077    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.226ns (61.823%)  route 0.140ns (38.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.128     1.059 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.140     1.198    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green_reg[9][2]
    SLICE_X43Y96         LUT3 (Prop_lut3_I0_O)        0.098     1.296 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.296    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.092     1.023    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.207ns (48.801%)  route 0.217ns (51.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.217     1.312    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue_reg[9][7]
    SLICE_X42Y92         LUT3 (Prop_lut3_I0_O)        0.043     1.355 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.355    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.131     1.077    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.391%)  route 0.208ns (59.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/Q
                         net (fo=4, routed)           0.208     1.280    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[5]
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                         clock pessimism             -0.299     0.931    
    SLICE_X43Y93         FDRE (Hold_fdre_C_D)         0.066     0.997    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.227ns (54.418%)  route 0.190ns (45.582%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.590     0.931    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.128     1.059 f  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/Q
                         net (fo=8, routed)           0.190     1.249    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/Q[5]
    SLICE_X42Y94         LUT5 (Prop_lut5_I1_O)        0.099     1.348 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.348    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism             -0.286     0.944    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120     1.064    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y98   system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y96   system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y74   system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y96   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y96   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.077ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.448ns  (logic 2.247ns (23.782%)  route 7.201ns (76.218%))
  Logic Levels:           7  (LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.023     7.079    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.407 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.996     8.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.152     8.555 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7/O
                         net (fo=8, routed)           0.937     9.491    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7_n_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.326     9.817 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           0.667    10.484    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X33Y96         LUT5 (Prop_lut5_I4_O)        0.152    10.636 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[2]_i_1/O
                         net (fo=1, routed)           0.475    11.111    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[2]
    SLICE_X33Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.490    41.490    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X33Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/C
                         clock pessimism              0.114    41.604    
                         clock uncertainty           -0.160    41.444    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.255    41.189    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.189    
                         arrival time                         -11.111    
  -------------------------------------------------------------------
                         slack                                 30.077    

Slack (MET) :             30.779ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 2.219ns (24.345%)  route 6.896ns (75.655%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.023     7.079    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.407 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.996     8.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.152     8.555 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7/O
                         net (fo=8, routed)           0.937     9.491    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7_n_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.326     9.817 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           0.837    10.654    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X34Y96         LUT3 (Prop_lut3_I2_O)        0.124    10.778 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    10.778    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[4]
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.490    41.490    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
                         clock pessimism              0.148    41.638    
                         clock uncertainty           -0.160    41.478    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)        0.079    41.557    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         41.557    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                 30.779    

Slack (MET) :             30.789ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.144ns  (logic 2.248ns (24.584%)  route 6.896ns (75.416%))
  Logic Levels:           7  (LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.023     7.079    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.407 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.996     8.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.152     8.555 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7/O
                         net (fo=8, routed)           0.937     9.491    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7_n_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.326     9.817 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           0.837    10.654    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X34Y96         LUT5 (Prop_lut5_I4_O)        0.153    10.807 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[6]_i_1/O
                         net (fo=1, routed)           0.000    10.807    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[6]
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.490    41.490    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
                         clock pessimism              0.148    41.638    
                         clock uncertainty           -0.160    41.478    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)        0.118    41.596    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                 30.789    

Slack (MET) :             30.800ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 1.584ns (18.217%)  route 7.111ns (81.783%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 41.566 - 40.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDSE (Prop_fdse_C_Q)         0.456     2.197 r  system_i/vga_color_test_0/U0/rgb_reg[9]/Q
                         net (fo=14, routed)          1.198     3.395    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/rgb[1]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152     3.547 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0/O
                         net (fo=4, routed)           0.605     4.152    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.326     4.478 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1/O
                         net (fo=23, routed)          1.194     5.672    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.796 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[1]_i_10__0/O
                         net (fo=7, routed)           0.857     6.654    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[1]_i_10__0_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_13__0/O
                         net (fo=1, routed)           0.635     7.413    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_13__0_n_0
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.537 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.165     8.702    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_3__0_n_0
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0/O
                         net (fo=5, routed)           0.828     9.654    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0_n_0
    SLICE_X41Y96         LUT5 (Prop_lut5_I4_O)        0.154     9.808 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.629    10.436    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[2]_i_1__0_n_0
    SLICE_X41Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    41.566    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X41Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
                         clock pessimism              0.114    41.680    
                         clock uncertainty           -0.160    41.520    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)       -0.284    41.236    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]
  -------------------------------------------------------------------
                         required time                         41.236    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 30.800    

Slack (MET) :             30.997ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 2.219ns (25.034%)  route 6.645ns (74.966%))
  Logic Levels:           7  (LUT3=3 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.023     7.079    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.407 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.996     8.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.152     8.555 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7/O
                         net (fo=8, routed)           0.869     9.424    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.326     9.750 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_3/O
                         net (fo=1, routed)           0.653    10.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_3_n_0
    SLICE_X30Y96         LUT6 (Prop_lut6_I0_O)        0.124    10.527 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.000    10.527    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_2_n_0
    SLICE_X30Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.489    41.489    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X30Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[3]/C
                         clock pessimism              0.114    41.603    
                         clock uncertainty           -0.160    41.443    
    SLICE_X30Y96         FDRE (Setup_fdre_C_D)        0.081    41.524    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         41.524    
                         arrival time                         -10.527    
  -------------------------------------------------------------------
                         slack                                 30.997    

Slack (MET) :             31.172ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 2.219ns (25.447%)  route 6.501ns (74.553%))
  Logic Levels:           7  (LUT3=5 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.023     7.079    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.407 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.996     8.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.152     8.555 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7/O
                         net (fo=8, routed)           0.937     9.491    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7_n_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.326     9.817 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           0.442    10.259    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X34Y96         LUT3 (Prop_lut3_I2_O)        0.124    10.383 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000    10.383    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[0]
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.490    41.490    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
                         clock pessimism              0.148    41.638    
                         clock uncertainty           -0.160    41.478    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)        0.077    41.555    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         41.555    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 31.172    

Slack (MET) :             31.221ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.211ns (25.379%)  route 6.501ns (74.621%))
  Logic Levels:           7  (LUT2=1 LUT3=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.023     7.079    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.407 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18/O
                         net (fo=2, routed)           0.996     8.403    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_18_n_0
    SLICE_X31Y97         LUT3 (Prop_lut3_I1_O)        0.152     8.555 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7/O
                         net (fo=8, routed)           0.937     9.491    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_7_n_0
    SLICE_X32Y96         LUT3 (Prop_lut3_I2_O)        0.326     9.817 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2/O
                         net (fo=5, routed)           0.442    10.259    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_2_n_0
    SLICE_X34Y96         LUT2 (Prop_lut2_I1_O)        0.116    10.375 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.375    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded[9]
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.490    41.490    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
                         clock pessimism              0.148    41.638    
                         clock uncertainty           -0.160    41.478    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)        0.118    41.596    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         41.596    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 31.221    

Slack (MET) :             31.329ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 1.580ns (19.228%)  route 6.637ns (80.772%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 41.566 - 40.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/vga_color_test_0/U0/clk_25
    SLICE_X36Y95         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDSE (Prop_fdse_C_Q)         0.456     2.197 r  system_i/vga_color_test_0/U0/rgb_reg[9]/Q
                         net (fo=14, routed)          1.198     3.395    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/rgb[1]
    SLICE_X36Y97         LUT3 (Prop_lut3_I2_O)        0.152     3.547 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0/O
                         net (fo=4, routed)           0.605     4.152    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_10__0_n_0
    SLICE_X37Y96         LUT6 (Prop_lut6_I4_O)        0.326     4.478 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1/O
                         net (fo=23, routed)          1.194     5.672    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_2__1_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I5_O)        0.124     5.796 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[1]_i_10__0/O
                         net (fo=7, routed)           0.857     6.654    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[1]_i_10__0_n_0
    SLICE_X40Y98         LUT5 (Prop_lut5_I4_O)        0.124     6.778 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_13__0/O
                         net (fo=1, routed)           0.635     7.413    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_13__0_n_0
    SLICE_X41Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.537 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_3__0/O
                         net (fo=10, routed)          1.165     8.702    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/dc_bias[3]_i_3__0_n_0
    SLICE_X41Y95         LUT3 (Prop_lut3_I2_O)        0.124     8.826 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0/O
                         net (fo=5, routed)           0.655     9.481    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[9]_i_2__0_n_0
    SLICE_X41Y96         LUT5 (Prop_lut5_I4_O)        0.150     9.631 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[6]_i_1__0/O
                         net (fo=1, routed)           0.328     9.958    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded[6]_i_1__0_n_0
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    41.566    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
                         clock pessimism              0.114    41.680    
                         clock uncertainty           -0.160    41.520    
    SLICE_X42Y96         FDRE (Setup_fdre_C_D)       -0.232    41.288    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]
  -------------------------------------------------------------------
                         required time                         41.288    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                 31.329    

Slack (MET) :             31.415ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 1.989ns (23.558%)  route 6.454ns (76.442%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/vga_color_test_0/U0/clk_25
    SLICE_X34Y94         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDSE (Prop_fdse_C_Q)         0.478     2.141 r  system_i/vga_color_test_0/U0/rgb_reg[20]/Q
                         net (fo=7, routed)           1.009     3.150    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/rgb[4]
    SLICE_X33Y95         LUT3 (Prop_lut3_I2_O)        0.329     3.479 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21/O
                         net (fo=2, routed)           0.607     4.086    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_21_n_0
    SLICE_X34Y95         LUT6 (Prop_lut6_I3_O)        0.332     4.418 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1/O
                         net (fo=24, routed)          1.487     5.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_8__1_n_0
    SLICE_X34Y97         LUT3 (Prop_lut3_I2_O)        0.150     6.056 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7/O
                         net (fo=5, routed)           1.022     7.078    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[0]_i_7_n_0
    SLICE_X31Y98         LUT6 (Prop_lut6_I1_O)        0.328     7.406 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_17/O
                         net (fo=5, routed)           0.896     8.302    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_17_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I2_O)        0.124     8.426 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_12/O
                         net (fo=2, routed)           0.752     9.178    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[3]_i_12_n_0
    SLICE_X28Y97         LUT5 (Prop_lut5_I4_O)        0.124     9.302 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_4__0/O
                         net (fo=1, routed)           0.680     9.982    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_4__0_n_0
    SLICE_X28Y97         LUT4 (Prop_lut4_I2_O)        0.124    10.106 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    10.106    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias[2]_i_1_n_0
    SLICE_X28Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.490    41.490    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X28Y97         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[2]/C
                         clock pessimism              0.114    41.604    
                         clock uncertainty           -0.160    41.444    
    SLICE_X28Y97         FDRE (Setup_fdre_C_D)        0.077    41.521    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         41.521    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                 31.415    

Slack (MET) :             31.449ns  (required time - arrival time)
  Source:                 system_i/vga_color_test_0/U0/rgb_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.359ns  (logic 2.103ns (25.158%)  route 6.256ns (74.842%))
  Logic Levels:           7  (LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 41.565 - 40.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.740     1.740    system_i/vga_color_test_0/U0/clk_25
    SLICE_X38Y92         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDSE (Prop_fdse_C_Q)         0.518     2.258 r  system_i/vga_color_test_0/U0/rgb_reg[2]/Q
                         net (fo=15, routed)          1.066     3.324    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/rgb[2]
    SLICE_X38Y90         LUT3 (Prop_lut3_I1_O)        0.150     3.474 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1/O
                         net (fo=1, routed)           0.290     3.764    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_19__1_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.348     4.112 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1/O
                         net (fo=30, routed)          0.791     4.903    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[3]_i_6__1_n_0
    SLICE_X39Y92         LUT3 (Prop_lut3_I2_O)        0.150     5.053 f  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[0]_i_5/O
                         net (fo=8, routed)           1.213     6.266    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[0]_i_5_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I4_O)        0.332     6.598 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_15__0/O
                         net (fo=2, routed)           1.009     7.607    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_15__0_n_0
    SLICE_X41Y90         LUT2 (Prop_lut2_I1_O)        0.154     7.761 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_6__1/O
                         net (fo=5, routed)           1.006     8.767    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/dc_bias[2]_i_6__1_n_0
    SLICE_X41Y91         LUT2 (Prop_lut2_I0_O)        0.327     9.094 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1/O
                         net (fo=8, routed)           0.881     9.975    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[7]_i_3__1_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.099 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[1]_i_1__0/O
                         net (fo=1, routed)           0.000    10.099    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded[1]_i_1__0_n_0
    SLICE_X40Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.565    41.565    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
                         clock pessimism              0.114    41.679    
                         clock uncertainty           -0.160    41.519    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.029    41.548    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         41.548    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                 31.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_sync_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.274%)  route 0.145ns (43.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  system_i/vga_sync_0/U0/v_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.145     0.845    system_i/vga_sync_0/U0/yaddr[9]
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.890 r  system_i/vga_sync_0/U0/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.890    system_i/vga_sync_0/U0/v_sync_reg_i_1_n_0
    SLICE_X34Y90         FDPE                                         r  system_i/vga_sync_0/U0/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.830     0.830    system_i/vga_sync_0/U0/clk_25
    SLICE_X34Y90         FDPE                                         r  system_i/vga_sync_0/U0/v_sync_reg_reg/C
                         clock pessimism             -0.234     0.596    
    SLICE_X34Y90         FDPE (Hold_fdpe_C_D)         0.121     0.717    system_i/vga_sync_0/U0/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.739%)  route 0.173ns (48.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.173     0.874    system_i/vga_sync_0/U0/yaddr[5]
    SLICE_X32Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.919 r  system_i/vga_sync_0/U0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.919    system_i/vga_sync_0/U0/p_0_in[6]
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X32Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[6]/C
                         clock pessimism             -0.253     0.576    
    SLICE_X32Y91         FDCE (Hold_fdce_C_D)         0.121     0.697    system_i/vga_sync_0/U0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.949%)  route 0.098ns (30.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.128     0.688 r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.098     0.785    system_i/vga_sync_0/U0/yaddr[3]
    SLICE_X33Y90         LUT6 (Prop_lut6_I1_O)        0.099     0.884 r  system_i/vga_sync_0/U0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.884    system_i/vga_sync_0/U0/p_0_in[5]
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X33Y90         FDCE (Hold_fdce_C_D)         0.092     0.652    system_i/vga_sync_0/U0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.981%)  route 0.146ns (44.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/Q
                         net (fo=10, routed)          0.146     0.847    system_i/vga_sync_0/U0/yaddr[9]
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.045     0.892 r  system_i/vga_sync_0/U0/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.892    system_i/vga_sync_0/U0/p_0_in[9]
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[9]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X33Y91         FDCE (Hold_fdce_C_D)         0.092     0.652    system_i/vga_sync_0/U0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.179     0.880    system_i/vga_sync_0/U0/yaddr[2]
    SLICE_X33Y90         LUT5 (Prop_lut5_I2_O)        0.042     0.922 r  system_i/vga_sync_0/U0/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    system_i/vga_sync_0/U0/p_0_in[3]
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X33Y90         FDCE (Hold_fdce_C_D)         0.107     0.667    system_i/vga_sync_0/U0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/v_count_reg_reg[7]/Q
                         net (fo=11, routed)          0.180     0.881    system_i/vga_sync_0/U0/yaddr[7]
    SLICE_X33Y91         LUT4 (Prop_lut4_I1_O)        0.042     0.923 r  system_i/vga_sync_0/U0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    system_i/vga_sync_0/U0/p_0_in[8]
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[8]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X33Y91         FDCE (Hold_fdce_C_D)         0.107     0.667    system_i/vga_sync_0/U0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.179     0.880    system_i/vga_sync_0/U0/yaddr[2]
    SLICE_X33Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.925 r  system_i/vga_sync_0/U0/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.925    system_i/vga_sync_0/U0/p_0_in[2]
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y90         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[2]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X33Y90         FDCE (Hold_fdce_C_D)         0.091     0.651    system_i/vga_sync_0/U0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  system_i/vga_sync_0/U0/v_count_reg_reg[7]/Q
                         net (fo=11, routed)          0.180     0.881    system_i/vga_sync_0/U0/yaddr[7]
    SLICE_X33Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.926 r  system_i/vga_sync_0/U0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.926    system_i/vga_sync_0/U0/p_0_in[7]
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.829     0.829    system_i/vga_sync_0/U0/clk_25
    SLICE_X33Y91         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[7]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X33Y91         FDCE (Hold_fdce_C_D)         0.091     0.651    system_i/vga_sync_0/U0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.445%)  route 0.203ns (52.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587     0.587    system_i/vga_sync_0/U0/clk_25
    SLICE_X37Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  system_i/vga_sync_0/U0/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.203     0.930    system_i/vga_sync_0/U0/xaddr[0]
    SLICE_X37Y91         LUT2 (Prop_lut2_I0_O)        0.042     0.972 r  system_i/vga_sync_0/U0/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.972    system_i/vga_sync_0/U0/h_count_next[1]
    SLICE_X37Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.857     0.857    system_i/vga_sync_0/U0/clk_25
    SLICE_X37Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[1]/C
                         clock pessimism             -0.270     0.587    
    SLICE_X37Y91         FDCE (Hold_fdce_C_D)         0.107     0.694    system_i/vga_sync_0/U0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_sync_0/U0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.560     0.560    system_i/vga_sync_0/U0/clk_25
    SLICE_X34Y91         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y91         FDCE (Prop_fdce_C_Q)         0.164     0.724 f  system_i/vga_sync_0/U0/h_count_reg_reg[8]/Q
                         net (fo=22, routed)          0.210     0.933    system_i/vga_sync_0/U0/xaddr[8]
    SLICE_X34Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.978 r  system_i/vga_sync_0/U0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.978    system_i/vga_sync_0/U0/h_count_next[5]
    SLICE_X34Y90         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.830     0.830    system_i/vga_sync_0/U0/clk_25
    SLICE_X34Y90         FDCE                                         r  system_i/vga_sync_0/U0/h_count_reg_reg[5]/C
                         clock pessimism             -0.254     0.576    
    SLICE_X34Y90         FDCE (Hold_fdce_C_D)         0.121     0.697    system_i/vga_sync_0/U0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y93     system_i/vga_color_test_0/U0/rgb_reg[23]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X38Y92     system_i/vga_color_test_0/U0/rgb_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X38Y92     system_i/vga_color_test_0/U0/rgb_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[4]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[6]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y94     system_i/vga_color_test_0/U0/rgb_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y92     system_i/vga_color_test_0/U0/rgb_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y92     system_i/vga_color_test_0/U0/rgb_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y93     system_i/vga_color_test_0/U0/rgb_reg[23]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y92     system_i/vga_color_test_0/U0/rgb_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X38Y92     system_i/vga_color_test_0/U0/rgb_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y92     system_i/vga_color_test_0/U0/rgb_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y92     system_i/vga_color_test_0/U0/rgb_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y94     system_i/vga_color_test_0/U0/rgb_reg[8]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y95     system_i/vga_color_test_0/U0/rgb_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y92     system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 0.897ns (20.998%)  route 3.375ns (79.002%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.478     2.141 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/Q
                         net (fo=1, routed)           2.417     4.558    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[9]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.295     4.853 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.957     5.811    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_2_n_0
    SLICE_X43Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.935 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     5.935    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.031    10.383    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         10.383    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.704ns (17.547%)  route 3.308ns (82.453%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.741     1.741    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X39Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     2.197 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[8]/Q
                         net (fo=1, routed)           2.565     4.762    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[8]
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.124     4.886 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_2/O
                         net (fo=1, routed)           0.743     5.629    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.753 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     5.753    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.077    10.429    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.903ns (22.437%)  route 3.122ns (77.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.478     2.141 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[8]/Q
                         net (fo=1, routed)           1.928     4.069    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[8]
    SLICE_X42Y94         LUT6 (Prop_lut6_I0_O)        0.301     4.370 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2/O
                         net (fo=1, routed)           1.194     5.564    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_2_n_0
    SLICE_X42Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.688 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     5.688    system_i/zybo_hdmi_0/U0/DVID/shift_red[8]
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y94         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y94         FDRE (Setup_fdre_C_D)        0.081    10.433    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.704ns (18.429%)  route 3.116ns (81.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X41Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           1.708     3.906    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[9]
    SLICE_X42Y93         LUT6 (Prop_lut6_I0_O)        0.124     4.030 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2/O
                         net (fo=1, routed)           1.408     5.438    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_2_n_0
    SLICE_X42Y93         LUT5 (Prop_lut5_I2_O)        0.124     5.562 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     5.562    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[9]
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)        0.077    10.429    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.911ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.580ns (15.538%)  route 3.153ns (84.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X33Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     2.119 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[3]/Q
                         net (fo=1, routed)           3.153     5.272    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[3]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.396 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     5.396    system_i/zybo_hdmi_0/U0/DVID/shift_red[3]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]/C
                         clock pessimism              0.000    10.682    
                         clock uncertainty           -0.406    10.276    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.031    10.307    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         10.307    
                         arrival time                          -5.396    
  -------------------------------------------------------------------
                         slack                                  4.911    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.602ns (16.061%)  route 3.146ns (83.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y93         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[7]/Q
                         net (fo=1, routed)           3.146     5.345    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[7]
    SLICE_X42Y92         LUT3 (Prop_lut3_I2_O)        0.146     5.491 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     5.491    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    10.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.406    10.351    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)        0.118    10.469    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.580ns (15.888%)  route 3.071ns (84.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.743     1.743    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X41Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.456     2.199 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/Q
                         net (fo=1, routed)           3.071     5.270    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[2]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.124     5.394 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     5.394    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.566    10.758    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.406    10.352    
    SLICE_X43Y96         FDRE (Setup_fdre_C_D)        0.031    10.383    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         10.383    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.612ns (16.470%)  route 3.104ns (83.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.742     1.742    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X41Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     2.198 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/Q
                         net (fo=1, routed)           3.104     5.302    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[6]
    SLICE_X42Y92         LUT3 (Prop_lut3_I2_O)        0.156     5.458 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     5.458    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[6]
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.565    10.757    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.406    10.351    
    SLICE_X42Y92         FDRE (Setup_fdre_C_D)        0.118    10.469    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         10.469    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.608ns (16.670%)  route 3.039ns (83.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X33Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.456     2.119 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/Q
                         net (fo=1, routed)           3.039     5.158    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[7]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.152     5.310 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     5.310    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.000    10.682    
                         clock uncertainty           -0.406    10.276    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    10.351    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.667ns (18.324%)  route 2.973ns (81.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 10.682 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.663     1.663    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.518     2.181 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[5]/Q
                         net (fo=1, routed)           2.973     5.154    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[5]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.149     5.303 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     5.303    system_i/zybo_hdmi_0/U0/DVID/shift_red[5]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.490    10.682    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]/C
                         clock pessimism              0.000    10.682    
                         clock uncertainty           -0.406    10.276    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)        0.075    10.351    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  5.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.186ns (13.798%)  route 1.162ns (86.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/Q
                         net (fo=1, routed)           1.162     1.892    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[5]
    SLICE_X42Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.937    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.406     1.635    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.131     1.766    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.245ns (18.361%)  route 1.089ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/Q
                         net (fo=1, routed)           1.089     1.798    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[6]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.097     1.895 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.895    system_i/zybo_hdmi_0/U0/DVID/shift_red[6]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.406     1.607    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.107     1.714    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.246ns (18.386%)  route 1.092ns (81.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.590     0.590    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/Q
                         net (fo=1, routed)           1.092     1.830    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[6]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.098     1.928 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.928    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[6]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.107     1.743    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.208ns (15.432%)  route 1.140ns (84.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.590     0.590    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/Q
                         net (fo=1, routed)           1.140     1.894    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[7]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.938 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.938    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[7]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.107     1.743    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.244ns (18.022%)  route 1.110ns (81.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.590     0.590    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X42Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.148     0.738 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/Q
                         net (fo=1, routed)           1.110     1.848    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[4]
    SLICE_X43Y96         LUT3 (Prop_lut3_I2_O)        0.096     1.944 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.944    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[4]
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.860     1.230    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                         clock pessimism              0.000     1.230    
                         clock uncertainty            0.406     1.636    
    SLICE_X43Y96         FDRE (Hold_fdre_C_D)         0.107     1.743    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.209ns (15.578%)  route 1.133ns (84.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[0]/Q
                         net (fo=1, routed)           1.133     1.857    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[0]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.902 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    system_i/zybo_hdmi_0/U0/DVID/shift_red[0]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.406     1.607    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.091     1.698    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.367ns  (logic 0.206ns (15.073%)  route 1.161ns (84.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[1]/Q
                         net (fo=1, routed)           1.161     1.885    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[1]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.042     1.927 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    system_i/zybo_hdmi_0/U0/DVID/shift_red[1]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.406     1.607    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.107     1.714    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.186ns (13.445%)  route 1.197ns (86.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.589     0.589    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X40Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/Q
                         net (fo=1, routed)           1.197     1.927    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[1]
    SLICE_X42Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.972 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.972    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.859     1.229    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y92         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.000     1.229    
                         clock uncertainty            0.406     1.635    
    SLICE_X42Y92         FDRE (Hold_fdre_C_D)         0.121     1.756    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.184ns (13.370%)  route 1.192ns (86.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X33Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/Q
                         net (fo=1, routed)           1.192     1.894    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[7]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.043     1.937 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.937    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.406     1.607    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.107     1.714    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.375ns  (logic 0.209ns (15.198%)  route 1.166ns (84.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.406ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.246ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.561     0.561    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X34Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y96         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/Q
                         net (fo=1, routed)           1.166     1.891    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[4]
    SLICE_X35Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.936 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.936    system_i/zybo_hdmi_0/U0/DVID/shift_red[4]
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.831     1.201    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X35Y96         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.406     1.607    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.092     1.699    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.237    





