<profile>

<section name = "Vitis HLS Report for 'conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'" level="0">
<item name = "Date">Thu Mar 13 12:52:38 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3">?, ?, 16, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1082, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 126, -</column>
<column name="Register">-, -, 704, 96, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln73_1_fu_324_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln73_2_fu_267_p2">+, 0, 0, 103, 96, 1</column>
<column name="add_ln73_fu_279_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln74_1_fu_466_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln74_2_fu_481_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln74_fu_358_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln75_fu_435_p2">+, 0, 0, 38, 31, 1</column>
<column name="empty_41_fu_410_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state11_pp0_stage0_iter10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter16">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op103_writereq_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op124_writeresp_state17">and, 0, 0, 2, 1, 1</column>
<column name="first_iter_1366_fu_339_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="first_iter_1_mid1_fu_376_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln73_fu_262_p2">icmp, 0, 0, 103, 96, 96</column>
<column name="icmp_ln74_1_fu_476_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln74_fu_285_p2">icmp, 0, 0, 71, 64, 64</column>
<column name="icmp_ln75_1_fu_461_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln75_fu_257_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln73_1_fu_345_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln73_fu_298_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln74_fu_370_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln73_1_fu_304_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln73_2_fu_351_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln73_fu_290_p3">select, 0, 0, 31, 1, 1</column>
<column name="select_ln74_1_fu_390_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln74_2_fu_487_p3">select, 0, 0, 64, 1, 1</column>
<column name="select_ln74_fu_382_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln75_1_fu_449_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln75_fu_441_p3">select, 0, 0, 31, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln74_fu_364_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_207_p4">9, 2, 1, 2</column>
<column name="indvar_flatten33_fu_116">9, 2, 96, 192</column>
<column name="indvar_flatten_fu_108">9, 2, 64, 128</column>
<column name="mem1_blk_n_AR">9, 2, 1, 2</column>
<column name="mem1_blk_n_R">9, 2, 1, 2</column>
<column name="mem2_blk_n_AW">9, 2, 1, 2</column>
<column name="mem2_blk_n_B">9, 2, 1, 2</column>
<column name="mem2_blk_n_W">9, 2, 1, 2</column>
<column name="oc_fu_112">9, 2, 31, 62</column>
<column name="oh_fu_104">9, 2, 31, 62</column>
<column name="ow_fu_100">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="first_iter_0_reg_203">1, 0, 1, 0</column>
<column name="icmp_ln73_reg_627">1, 0, 1, 0</column>
<column name="icmp_ln74_1_reg_654">1, 0, 1, 0</column>
<column name="icmp_ln75_1_reg_650">1, 0, 1, 0</column>
<column name="indvar_flatten33_fu_116">96, 0, 96, 0</column>
<column name="indvar_flatten_fu_108">64, 0, 64, 0</column>
<column name="mem1_addr_reg_644">64, 0, 64, 0</column>
<column name="mem1_load1_fu_120">32, 0, 32, 0</column>
<column name="oc_fu_112">31, 0, 31, 0</column>
<column name="oh_fu_104">31, 0, 31, 0</column>
<column name="or_ln74_reg_636">1, 0, 1, 0</column>
<column name="ow_fu_100">31, 0, 31, 0</column>
<column name="select_ln74_reg_640">1, 0, 1, 0</column>
<column name="sext_ln74_mid2_v_reg_631">62, 0, 62, 0</column>
<column name="zext_ln73_1_cast_reg_622">63, 0, 64, 1</column>
<column name="icmp_ln74_1_reg_654">64, 32, 1, 0</column>
<column name="icmp_ln75_1_reg_650">64, 32, 1, 0</column>
<column name="or_ln74_reg_636">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_via_tiling_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3, return value</column>
<column name="m_axi_mem2_AWVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWADDR">out, 64, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWLEN">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWSIZE">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWBURST">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWLOCK">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWCACHE">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWPROT">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWQOS">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWREGION">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_AWUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WDATA">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WSTRB">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WLAST">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_WUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARVALID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARREADY">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARADDR">out, 64, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARID">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARLEN">out, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARSIZE">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARBURST">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARLOCK">out, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARCACHE">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARPROT">out, 3, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARQOS">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARREGION">out, 4, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_ARUSER">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RVALID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RREADY">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RDATA">in, 32, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RLAST">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RFIFONUM">in, 9, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RUSER">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_RRESP">in, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BVALID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BREADY">out, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BRESP">in, 2, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BID">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem2_BUSER">in, 1, m_axi, mem2, pointer</column>
<column name="m_axi_mem1_AWVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWADDR">out, 64, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWLEN">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWSIZE">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWBURST">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWLOCK">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWCACHE">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWPROT">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWQOS">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWREGION">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_AWUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WDATA">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WSTRB">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WLAST">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_WUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARVALID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARREADY">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARADDR">out, 64, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARID">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARLEN">out, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARSIZE">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARBURST">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARLOCK">out, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARCACHE">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARPROT">out, 3, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARQOS">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARREGION">out, 4, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_ARUSER">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RVALID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RREADY">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RDATA">in, 32, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RLAST">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RFIFONUM">in, 9, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RUSER">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_RRESP">in, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BVALID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BREADY">out, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BRESP">in, 2, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BID">in, 1, m_axi, mem1, pointer</column>
<column name="m_axi_mem1_BUSER">in, 1, m_axi, mem1, pointer</column>
<column name="out_w">in, 32, ap_none, out_w, scalar</column>
<column name="mul_ln44_1">in, 96, ap_none, mul_ln44_1, scalar</column>
<column name="out_h">in, 32, ap_none, out_h, scalar</column>
<column name="zext_ln73_1">in, 63, ap_none, zext_ln73_1, scalar</column>
<column name="mul_ln44">in, 64, ap_none, mul_ln44, scalar</column>
<column name="output_r">in, 64, ap_none, output_r, scalar</column>
<column name="cmp764">in, 1, ap_none, cmp764, scalar</column>
<column name="bias">in, 64, ap_none, bias, scalar</column>
</table>
</item>
</section>
</profile>
